{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650147027827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650147027831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 17:10:27 2022 " "Processing started: Sat Apr 16 17:10:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650147027831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650147027831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650147027831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650147028101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650147028101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650147032624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650147032624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EN2 regfile.v(19) " "Verilog HDL Implicit Net warning at regfile.v(19): created implicit net for \"EN2\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650147032624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650147032670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_3to8.v 1 1 " "Using design file decoder_3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3to8 " "Found entity 1: Decoder_3to8" {  } { { "decoder_3to8.v" "" { Text "U:/CPRE281/Lab12/regfile/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650147032873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650147032873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3to8 Decoder_3to8:Decode " "Elaborating entity \"Decoder_3to8\" for hierarchy \"Decoder_3to8:Decode\"" {  } { { "regfile.v" "Decode" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650147032873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_4b.v 1 1 " "Using design file mux8_4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4b " "Found entity 1: mux8_4b" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/regfile/mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650147033045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650147033045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_4b mux8_4b:PMUX " "Elaborating entity \"mux8_4b\" for hierarchy \"mux8_4b:PMUX\"" {  } { { "regfile.v" "PMUX" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650147033045 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S2 mux8_4b.v(11) " "Verilog HDL Always Construct warning at mux8_4b.v(11): variable \"S2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/regfile/mux8_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650147033045 "|regfile|mux8_4b:PMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S1 mux8_4b.v(11) " "Verilog HDL Always Construct warning at mux8_4b.v(11): variable \"S1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/regfile/mux8_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650147033045 "|regfile|mux8_4b:PMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S0 mux8_4b.v(11) " "Verilog HDL Always Construct warning at mux8_4b.v(11): variable \"S0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/regfile/mux8_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650147033045 "|regfile|mux8_4b:PMUX"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA0\[3\] " "Net \"DATA0\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA0\[2\] " "Net \"DATA0\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA0\[1\] " "Net \"DATA0\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA0\[0\] " "Net \"DATA0\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA1\[3\] " "Net \"DATA1\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA1\[2\] " "Net \"DATA1\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA1\[1\] " "Net \"DATA1\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA1\[0\] " "Net \"DATA1\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA2\[3\] " "Net \"DATA2\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA2\[2\] " "Net \"DATA2\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA2\[1\] " "Net \"DATA2\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA2\[0\] " "Net \"DATA2\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA3\[3\] " "Net \"DATA3\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA3\[2\] " "Net \"DATA3\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA3\[1\] " "Net \"DATA3\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA3\[0\] " "Net \"DATA3\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA4\[3\] " "Net \"DATA4\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA4\[2\] " "Net \"DATA4\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA4\[1\] " "Net \"DATA4\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA4\[0\] " "Net \"DATA4\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA5\[3\] " "Net \"DATA5\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA5\[2\] " "Net \"DATA5\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA5\[1\] " "Net \"DATA5\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA5\[0\] " "Net \"DATA5\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA6\[3\] " "Net \"DATA6\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA6\[2\] " "Net \"DATA6\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA6\[1\] " "Net \"DATA6\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA6\[0\] " "Net \"DATA6\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA7\[3\] " "Net \"DATA7\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA7\[2\] " "Net \"DATA7\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA7\[1\] " "Net \"DATA7\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA7\[0\] " "Net \"DATA7\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033202 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1650147033202 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA0\[3\] " "Net \"DATA0\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA0\[2\] " "Net \"DATA0\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA0\[1\] " "Net \"DATA0\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA0\[0\] " "Net \"DATA0\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA1\[3\] " "Net \"DATA1\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA1\[2\] " "Net \"DATA1\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA1\[1\] " "Net \"DATA1\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA1\[0\] " "Net \"DATA1\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA2\[3\] " "Net \"DATA2\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA2\[2\] " "Net \"DATA2\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA2\[1\] " "Net \"DATA2\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA2\[0\] " "Net \"DATA2\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA3\[3\] " "Net \"DATA3\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA3\[2\] " "Net \"DATA3\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA3\[1\] " "Net \"DATA3\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA3\[0\] " "Net \"DATA3\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA4\[3\] " "Net \"DATA4\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA4\[2\] " "Net \"DATA4\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA4\[1\] " "Net \"DATA4\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA4\[0\] " "Net \"DATA4\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA5\[3\] " "Net \"DATA5\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA5\[2\] " "Net \"DATA5\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA5\[1\] " "Net \"DATA5\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA5\[0\] " "Net \"DATA5\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA6\[3\] " "Net \"DATA6\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA6\[2\] " "Net \"DATA6\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA6\[1\] " "Net \"DATA6\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA6\[0\] " "Net \"DATA6\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA7\[3\] " "Net \"DATA7\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[3\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA7\[2\] " "Net \"DATA7\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[2\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA7\[1\] " "Net \"DATA7\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[1\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA7\[0\] " "Net \"DATA7\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[0\]" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650147033217 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1650147033217 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650147033539 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP3 GND " "Pin \"DATAP3\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650147033554 "|regfile|DATAP3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP2 GND " "Pin \"DATAP2\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650147033554 "|regfile|DATAP2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP1 GND " "Pin \"DATAP1\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650147033554 "|regfile|DATAP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP0 GND " "Pin \"DATAP0\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650147033554 "|regfile|DATAP0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ3 GND " "Pin \"DATAQ3\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650147033554 "|regfile|DATAQ3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ2 GND " "Pin \"DATAQ2\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650147033554 "|regfile|DATAQ2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ1 GND " "Pin \"DATAQ1\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650147033554 "|regfile|DATAQ1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ0 GND " "Pin \"DATAQ0\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650147033554 "|regfile|DATAQ0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650147033554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650147033945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650147033945 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA2 " "No output dependent on input pin \"WA2\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|WA2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA1 " "No output dependent on input pin \"WA1\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|WA1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA0 " "No output dependent on input pin \"WA0\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|WA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[0\] " "No output dependent on input pin \"LD_DATA\[0\]\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|LD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[1\] " "No output dependent on input pin \"LD_DATA\[1\]\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|LD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[2\] " "No output dependent on input pin \"LD_DATA\[2\]\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|LD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[3\] " "No output dependent on input pin \"LD_DATA\[3\]\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|LD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR " "No output dependent on input pin \"WR\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|WR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRN " "No output dependent on input pin \"CLRN\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|CLRN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RP2 " "No output dependent on input pin \"RP2\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|RP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RP1 " "No output dependent on input pin \"RP1\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|RP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RP0 " "No output dependent on input pin \"RP0\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|RP0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RQ2 " "No output dependent on input pin \"RQ2\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|RQ2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RQ1 " "No output dependent on input pin \"RQ1\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|RQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RQ0 " "No output dependent on input pin \"RQ0\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650147034148 "|regfile|RQ0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650147034148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650147034148 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650147034148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650147034148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650147034242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 17:10:34 2022 " "Processing ended: Sat Apr 16 17:10:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650147034242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650147034242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650147034242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650147034242 ""}
