--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml main_decoder.twx main_decoder.ncd -o main_decoder.twr
main_decoder.pcf

Design file:              main_decoder.ncd
Physical constraint file: main_decoder.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Opcode<11> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ALUOp       |    7.947(F)|RegDst_not0001    |   0.000|
ALUSrc1     |    7.972(F)|RegDst_not0001    |   0.000|
ALUSrc2_01  |    8.016(F)|RegDst_not0001    |   0.000|
ALUSrc2_10  |    8.038(F)|RegDst_not0001    |   0.000|
Branch      |    8.040(F)|RegDst_not0001    |   0.000|
ImmSrc      |    7.947(F)|RegDst_not0001    |   0.000|
JarSrc      |    7.965(F)|RegDst_not0001    |   0.000|
Jump        |    8.038(F)|RegDst_not0001    |   0.000|
MemWrite    |    7.943(F)|RegDst_not0001    |   0.000|
RegDst      |    7.965(F)|RegDst_not0001    |   0.000|
RegWrite    |    7.943(F)|RegDst_not0001    |   0.000|
ResultSrc   |    8.016(F)|RegDst_not0001    |   0.000|
Test        |    8.028(F)|RegDst_not0001    |   0.000|
WirteSrc2_10|    7.972(F)|RegDst_not0001    |   0.000|
WriteSrc1_01|    8.028(F)|RegDst_not0001    |   0.000|
------------+------------+------------------+--------+

Clock Opcode<12> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ALUOp       |    9.064(F)|RegDst_not0001    |   0.000|
ALUSrc1     |    9.089(F)|RegDst_not0001    |   0.000|
ALUSrc2_01  |    9.133(F)|RegDst_not0001    |   0.000|
ALUSrc2_10  |    9.155(F)|RegDst_not0001    |   0.000|
Branch      |    9.157(F)|RegDst_not0001    |   0.000|
ImmSrc      |    9.064(F)|RegDst_not0001    |   0.000|
JarSrc      |    9.082(F)|RegDst_not0001    |   0.000|
Jump        |    9.155(F)|RegDst_not0001    |   0.000|
MemWrite    |    9.060(F)|RegDst_not0001    |   0.000|
RegDst      |    9.082(F)|RegDst_not0001    |   0.000|
RegWrite    |    9.060(F)|RegDst_not0001    |   0.000|
ResultSrc   |    9.133(F)|RegDst_not0001    |   0.000|
Test        |    9.145(F)|RegDst_not0001    |   0.000|
WirteSrc2_10|    9.089(F)|RegDst_not0001    |   0.000|
WriteSrc1_01|    9.145(F)|RegDst_not0001    |   0.000|
------------+------------+------------------+--------+

Clock Opcode<13> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ALUOp       |    8.217(F)|RegDst_not0001    |   0.000|
ALUSrc1     |    8.242(F)|RegDst_not0001    |   0.000|
ALUSrc2_01  |    8.286(F)|RegDst_not0001    |   0.000|
ALUSrc2_10  |    8.308(F)|RegDst_not0001    |   0.000|
Branch      |    8.310(F)|RegDst_not0001    |   0.000|
ImmSrc      |    8.217(F)|RegDst_not0001    |   0.000|
JarSrc      |    8.235(F)|RegDst_not0001    |   0.000|
Jump        |    8.308(F)|RegDst_not0001    |   0.000|
MemWrite    |    8.213(F)|RegDst_not0001    |   0.000|
RegDst      |    8.235(F)|RegDst_not0001    |   0.000|
RegWrite    |    8.213(F)|RegDst_not0001    |   0.000|
ResultSrc   |    8.286(F)|RegDst_not0001    |   0.000|
Test        |    8.298(F)|RegDst_not0001    |   0.000|
WirteSrc2_10|    8.242(F)|RegDst_not0001    |   0.000|
WriteSrc1_01|    8.298(F)|RegDst_not0001    |   0.000|
------------+------------+------------------+--------+

Clock Opcode<14> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ALUOp       |    8.257(F)|RegDst_not0001    |   0.000|
ALUSrc1     |    8.282(F)|RegDst_not0001    |   0.000|
ALUSrc2_01  |    8.326(F)|RegDst_not0001    |   0.000|
ALUSrc2_10  |    8.348(F)|RegDst_not0001    |   0.000|
Branch      |    8.350(F)|RegDst_not0001    |   0.000|
ImmSrc      |    8.257(F)|RegDst_not0001    |   0.000|
JarSrc      |    8.275(F)|RegDst_not0001    |   0.000|
Jump        |    8.348(F)|RegDst_not0001    |   0.000|
MemWrite    |    8.253(F)|RegDst_not0001    |   0.000|
RegDst      |    8.275(F)|RegDst_not0001    |   0.000|
RegWrite    |    8.253(F)|RegDst_not0001    |   0.000|
ResultSrc   |    8.326(F)|RegDst_not0001    |   0.000|
Test        |    8.338(F)|RegDst_not0001    |   0.000|
WirteSrc2_10|    8.282(F)|RegDst_not0001    |   0.000|
WriteSrc1_01|    8.338(F)|RegDst_not0001    |   0.000|
------------+------------+------------------+--------+

Clock Opcode<15> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ALUOp       |    8.349(F)|RegDst_not0001    |   0.000|
ALUSrc1     |    8.374(F)|RegDst_not0001    |   0.000|
ALUSrc2_01  |    8.418(F)|RegDst_not0001    |   0.000|
ALUSrc2_10  |    8.440(F)|RegDst_not0001    |   0.000|
Branch      |    8.442(F)|RegDst_not0001    |   0.000|
ImmSrc      |    8.349(F)|RegDst_not0001    |   0.000|
JarSrc      |    8.367(F)|RegDst_not0001    |   0.000|
Jump        |    8.440(F)|RegDst_not0001    |   0.000|
MemWrite    |    8.345(F)|RegDst_not0001    |   0.000|
RegDst      |    8.367(F)|RegDst_not0001    |   0.000|
RegWrite    |    8.345(F)|RegDst_not0001    |   0.000|
ResultSrc   |    8.418(F)|RegDst_not0001    |   0.000|
Test        |    8.430(F)|RegDst_not0001    |   0.000|
WirteSrc2_10|    8.374(F)|RegDst_not0001    |   0.000|
WriteSrc1_01|    8.430(F)|RegDst_not0001    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Opcode<11>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Opcode<11>     |         |         |    2.015|    2.015|
Opcode<12>     |         |         |    1.917|    1.917|
Opcode<13>     |         |         |    2.155|    2.155|
Opcode<14>     |         |         |    2.864|    2.864|
Opcode<15>     |         |         |    2.243|    2.243|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Opcode<12>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Opcode<11>     |         |         |    1.123|    1.123|
Opcode<12>     |         |         |    1.025|    1.025|
Opcode<13>     |         |         |    1.263|    1.263|
Opcode<14>     |         |         |    1.972|    1.972|
Opcode<15>     |         |         |    1.351|    1.351|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Opcode<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Opcode<11>     |         |         |    1.825|    1.825|
Opcode<12>     |         |         |    1.727|    1.727|
Opcode<13>     |         |         |    1.965|    1.965|
Opcode<14>     |         |         |    2.674|    2.674|
Opcode<15>     |         |         |    2.053|    2.053|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Opcode<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Opcode<11>     |         |         |    1.786|    1.786|
Opcode<12>     |         |         |    1.688|    1.688|
Opcode<13>     |         |         |    1.926|    1.926|
Opcode<14>     |         |         |    2.635|    2.635|
Opcode<15>     |         |         |    2.014|    2.014|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Opcode<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Opcode<11>     |         |         |    1.725|    1.725|
Opcode<12>     |         |         |    1.627|    1.627|
Opcode<13>     |         |         |    1.865|    1.865|
Opcode<14>     |         |         |    2.574|    2.574|
Opcode<15>     |         |         |    1.953|    1.953|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 20 15:50:08 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 333 MB



