$date
	Mon Oct 30 20:59:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mealy_Sequence_Detector_t $end
$var wire 1 ! Dec $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst_n $end
$scope module Mealy_Sequence_Detector $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst_n $end
$var reg 2 % count [1:0] $end
$var reg 1 ! dec $end
$var reg 3 & next_state [2:0] $end
$var reg 3 ' state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
0$
0#
0"
x!
$end
#5000
b100 &
0!
b0 %
b0 '
1"
#10000
0"
1$
#15000
b0 &
b100 '
b1 %
1"
#20000
b101 &
0"
1#
#25000
b11 &
b101 '
b10 %
1"
#30000
0"
#35000
1!
b0 &
b11 '
b11 %
1"
#40000
0"
#45000
b1 &
0!
b0 '
b0 %
1"
#50000
b100 &
0"
0#
#55000
b0 &
b100 '
b1 %
1"
#60000
b101 &
0"
1#
#65000
b11 &
b101 '
b10 %
1"
#70000
0"
#75000
1!
b0 &
b11 '
b11 %
1"
#80000
0!
0"
0#
#85000
b100 &
b0 '
b0 %
1"
#90000
b1 &
0"
1#
#95000
b110 &
b1 '
b1 %
1"
#100000
b10 &
0"
0#
#105000
b11 &
b10 '
b10 %
1"
#110000
0"
#115000
b0 &
b11 '
b11 %
1"
#120000
1!
0"
1#
#125000
b1 &
0!
b0 '
b0 %
1"
#130000
b100 &
0"
0#
#135000
b0 &
b100 '
b1 %
1"
#140000
b101 &
0"
1#
#145000
b11 &
b101 '
b10 %
1"
#150000
b0 &
0"
0#
#155000
b100 &
b0 '
b11 %
1"
#160000
0"
#165000
b0 %
1"
#170000
0"
