Fitter report for Test
Sun Jan 20 16:48:07 2013
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Macrocells
 19. Shareable Expander
 20. Logic Cell Interconnection
 21. Fitter Device Options
 22. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Fitter Summary                                                        ;
+---------------------------+-------------------------------------------+
; Fitter Status             ; Successful - Sun Jan 20 16:48:07 2013     ;
; Quartus II 64-Bit Version ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name             ; Test                                      ;
; Top-level Entity Name     ; ps2                                       ;
; Family                    ; MAX3000A                                  ;
; Device                    ; EPM3064ALC44-10                           ;
; Timing Models             ; Final                                     ;
; Total macrocells          ; 24 / 64 ( 38 % )                          ;
; Total pins                ; 26 / 34 ( 76 % )                          ;
+---------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3064ALC44-10 ;               ;
; Fitter Effort                                                              ; Standard Fit    ; Auto Fit      ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 64          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-64 processors        ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/D1_Keyboard_Test/Test.pin.


+------------------------------------------------------+
; Fitter Resource Usage Summary                        ;
+-----------------------------------+------------------+
; Resource                          ; Usage            ;
+-----------------------------------+------------------+
; Logic cells                       ; 24 / 64 ( 38 % ) ;
; Registers                         ; 4 / 64 ( 6 % )   ;
; Number of pterms used             ; 71               ;
; User inserted logic elements      ; 0                ;
; I/O pins                          ; 26 / 34 ( 76 % ) ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )   ;
;     -- Dedicated input pins       ; 1 / 2 ( 50 % )   ;
;                                   ;                  ;
; Global signals                    ; 2                ;
; Shareable expanders               ; 11 / 64 ( 17 % ) ;
; Parallel expanders                ; 0 / 60 ( 0 % )   ;
; Cells using turbo bit             ; 24 / 64 ( 38 % ) ;
; Maximum fan-out node              ; ps2_present[3]   ;
; Maximum fan-out                   ; 34               ;
; Highest non-global fan-out signal ; ps2_present[3]   ;
; Highest non-global fan-out        ; 34               ;
; Total fan-out                     ; 221              ;
; Average fan-out                   ; 3.62             ;
+-----------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                    ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name     ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Clk      ; 16    ; --       ; 2   ; 0                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; nReset   ; 1     ; --       ; --  ; 4                     ; 0                  ; yes    ; 3.3-V LVTTL  ; Fitter               ;
; ndata    ; 37    ; --       ; 4   ; 15                    ; 0                  ; no     ; 3.3-V LVTTL  ; Fitter               ;
; ps2_nclk ; 43    ; --       ; --  ; 4                     ; 0                  ; yes    ; 3.3-V LVTTL  ; Fitter               ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                             ;
+---------------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; last_serial_data[0] ; 27    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; last_serial_data[1] ; 8     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; last_serial_data[2] ; 5     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; last_serial_data[3] ; 26    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; last_serial_data[4] ; 14    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; last_serial_data[5] ; 20    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; last_serial_data[6] ; 4     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; last_serial_data[7] ; 28    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; paritycheck         ; 29    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; serial_data[0]      ; 31    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; serial_data[1]      ; 9     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; serial_data[2]      ; 11    ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; serial_data[3]      ; 24    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; serial_data[4]      ; 19    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; serial_data[5]      ; 18    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; serial_data[6]      ; 6     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; serial_data[7]      ; 25    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
; valid               ; 12    ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
+---------------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                           ;
+----------+------------+----------+---------------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage      ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+---------------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; nReset              ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 2        ; 1          ; --       ; GND+                ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT              ; power  ;              ; 3.3V    ;                 ;
; 4        ; 3          ; --       ; last_serial_data[6] ; output ; 3.3-V LVTTL  ;         ; N               ;
; 5        ; 4          ; --       ; last_serial_data[2] ; output ; 3.3-V LVTTL  ;         ; N               ;
; 6        ; 5          ; --       ; serial_data[6]      ; output ; 3.3-V LVTTL  ;         ; N               ;
; 7        ; 6          ; --       ; TDI                 ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 7          ; --       ; last_serial_data[1] ; output ; 3.3-V LVTTL  ;         ; N               ;
; 9        ; 8          ; --       ; serial_data[1]      ; output ; 3.3-V LVTTL  ;         ; N               ;
; 10       ; 9          ; --       ; GND                 ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; serial_data[2]      ; output ; 3.3-V LVTTL  ;         ; N               ;
; 12       ; 11         ; --       ; valid               ; output ; 3.3-V LVTTL  ;         ; N               ;
; 13       ; 12         ; --       ; TMS                 ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 14       ; 13         ; --       ; last_serial_data[4] ; output ; 3.3-V LVTTL  ;         ; N               ;
; 15       ; 14         ; --       ; VCCIO               ; power  ;              ; 3.3V    ;                 ;
; 16       ; 15         ; --       ; Clk                 ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 17       ; 16         ; --       ; GND                 ; gnd    ;              ;         ;                 ;
; 18       ; 17         ; --       ; serial_data[5]      ; output ; 3.3-V LVTTL  ;         ; N               ;
; 19       ; 18         ; --       ; serial_data[4]      ; output ; 3.3-V LVTTL  ;         ; N               ;
; 20       ; 19         ; --       ; last_serial_data[5] ; output ; 3.3-V LVTTL  ;         ; N               ;
; 21       ; 20         ; --       ; RESERVED            ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; GND                 ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCCINT              ; power  ;              ; 3.3V    ;                 ;
; 24       ; 23         ; --       ; serial_data[3]      ; output ; 3.3-V LVTTL  ;         ; N               ;
; 25       ; 24         ; --       ; serial_data[7]      ; output ; 3.3-V LVTTL  ;         ; N               ;
; 26       ; 25         ; --       ; last_serial_data[3] ; output ; 3.3-V LVTTL  ;         ; N               ;
; 27       ; 26         ; --       ; last_serial_data[0] ; output ; 3.3-V LVTTL  ;         ; N               ;
; 28       ; 27         ; --       ; last_serial_data[7] ; output ; 3.3-V LVTTL  ;         ; N               ;
; 29       ; 28         ; --       ; paritycheck         ; output ; 3.3-V LVTTL  ;         ; N               ;
; 30       ; 29         ; --       ; GND                 ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; serial_data[0]      ; output ; 3.3-V LVTTL  ;         ; N               ;
; 32       ; 31         ; --       ; TCK                 ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 32         ; --       ; RESERVED            ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; RESERVED            ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; VCCIO               ; power  ;              ; 3.3V    ;                 ;
; 36       ; 35         ; --       ; GND                 ; gnd    ;              ;         ;                 ;
; 37       ; 36         ; --       ; ndata               ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 38       ; 37         ; --       ; TDO                 ; output ; 3.3-V LVTTL  ;         ; N               ;
; 39       ; 38         ; --       ; RESERVED            ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; RESERVED            ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; RESERVED            ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND                 ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; ps2_nclk            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 44       ; 43         ; --       ; GND+                ;        ;              ;         ;                 ;
+----------+------------+----------+---------------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 2                    ; 0                 ; 0                 ; 2     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+------------------------------------------------------------------------+
; Dedicated Inputs I/O                                                   ;
+----------+-------+-------+-------+--------------+------------+---------+
; Name     ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+----------+-------+-------+-------+--------------+------------+---------+
; nReset   ; 1     ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
; ps2_nclk ; 43    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+----------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                               ;
+----------------------------+------------+------+---------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+------------+------+---------------------+--------------+
; |ps2                       ; 24         ; 26   ; |ps2                ; work         ;
+----------------------------+------------+------+---------------------+--------------+


+-------------------------------------------------------------------------------------------------+
; Control Signals                                                                                 ;
+----------+----------+---------+--------------+--------+----------------------+------------------+
; Name     ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+----------+----------+---------+--------------+--------+----------------------+------------------+
; nReset   ; PIN_1    ; 4       ; Async. clear ; yes    ; On                   ; --               ;
; ps2_nclk ; PIN_43   ; 4       ; Clock        ; yes    ; On                   ; --               ;
+----------+----------+---------+--------------+--------+----------------------+------------------+


+-------------------------------------------------------------------------+
; Global & Other Fast Signals                                             ;
+----------+----------+---------+----------------------+------------------+
; Name     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+----------+----------+---------+----------------------+------------------+
; nReset   ; PIN_1    ; 4       ; On                   ; --               ;
; ps2_nclk ; PIN_43   ; 4       ; On                   ; --               ;
+----------+----------+---------+----------------------+------------------+


+---------------------------------------+
; Non-Global High Fan-Out Signals       ;
+-----------------------------+---------+
; Name                        ; Fan-Out ;
+-----------------------------+---------+
; ps2_present[1]              ; 34      ;
; ps2_present[3]              ; 34      ;
; ps2_present[0]              ; 33      ;
; ps2_present[2]              ; 32      ;
; ndata                       ; 15      ;
; Equal9~1                    ; 9       ;
; serial_data[0]$latch~6      ; 3       ;
; serial_data[7]$latch~6      ; 3       ;
; serial_data[6]$latch~6      ; 3       ;
; serial_data[5]$latch~6      ; 3       ;
; serial_data[4]$latch~6      ; 3       ;
; serial_data[3]$latch~6      ; 3       ;
; serial_data[2]$latch~6      ; 3       ;
; serial_data[1]$latch~6      ; 3       ;
; Selector4~1sexpand0         ; 2       ;
; last_serial_data[0]$latch~6 ; 2       ;
; last_serial_data[7]$latch~6 ; 2       ;
; last_serial_data[6]$latch~6 ; 2       ;
; last_serial_data[5]$latch~6 ; 2       ;
; last_serial_data[4]$latch~6 ; 2       ;
; last_serial_data[3]$latch~6 ; 2       ;
; last_serial_data[2]$latch~6 ; 2       ;
; last_serial_data[1]$latch~6 ; 2       ;
; Selector2~3                 ; 2       ;
; Selector4~6                 ; 1       ;
; Selector4~5                 ; 1       ;
; Selector16~1sexpand1        ; 1       ;
; Selector16~1sexpand0        ; 1       ;
; Selector12~1sexpand1        ; 1       ;
; Selector10~1sexpand1        ; 1       ;
; Selector10~1sexpand0        ; 1       ;
; Selector8~1sexpand0         ; 1       ;
; Selector6~1sexpand0         ; 1       ;
; Selector4~1sexpand1         ; 1       ;
; ~GND~0                      ; 1       ;
; Selector14~1                ; 1       ;
+-----------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 36 / 144 ( 25 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 6.00) ; Number of LABs  (Total = 3) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 1                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 1                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 1                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 2.75) ; Number of LABs  (Total = 3) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 1                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 1                           ;
; 4                                               ; 2                           ;
+-------------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                     ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC10       ; ps2_nclk, nReset, ps2_present[1], ps2_present[0], ps2_present[3], ps2_present[2]                                                          ; ps2_present[2], ps2_present[3], Selector2~3, Selector14~1, ps2_present[0], Equal9~1, serial_data[2]$latch~6, serial_data[3]$latch~6, serial_data[4]$latch~6, serial_data[1]$latch~6, serial_data[5]$latch~6, serial_data[7]$latch~6, Selector4~1sexpand0, Selector4~1sexpand1, Selector6~1sexpand0, Selector8~1sexpand0, Selector10~1sexpand1, Selector12~1sexpand1, serial_data[6]$latch~6, Selector16~1sexpand0, Selector16~1sexpand1, serial_data[0]$latch~6, last_serial_data[1]$latch~6, last_serial_data[2]$latch~6, last_serial_data[3]$latch~6, last_serial_data[4]$latch~6, last_serial_data[5]$latch~6, last_serial_data[6]$latch~6, last_serial_data[7]$latch~6, last_serial_data[0]$latch~6, Selector4~5, Selector4~6                                       ;
;  A  ; LC2        ; ps2_nclk, nReset, ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]                                                          ; ps2_present[2], ps2_present[3], ps2_present[1], Selector2~3, Selector14~1, ps2_present[0], Equal9~1, serial_data[2]$latch~6, serial_data[3]$latch~6, serial_data[4]$latch~6, serial_data[1]$latch~6, serial_data[5]$latch~6, serial_data[7]$latch~6, Selector4~1sexpand0, Selector4~1sexpand1, Selector6~1sexpand0, Selector8~1sexpand0, Selector10~1sexpand0, Selector10~1sexpand1, Selector12~1sexpand1, serial_data[6]$latch~6, Selector16~1sexpand0, Selector16~1sexpand1, serial_data[0]$latch~6, last_serial_data[1]$latch~6, last_serial_data[2]$latch~6, last_serial_data[3]$latch~6, last_serial_data[4]$latch~6, last_serial_data[5]$latch~6, last_serial_data[6]$latch~6, last_serial_data[7]$latch~6, last_serial_data[0]$latch~6, Selector4~5, Selector4~6 ;
;  A  ; LC7        ; ps2_nclk, nReset, ps2_present[3], ps2_present[1], ps2_present[0]                                                                          ; ps2_present[2], ps2_present[3], ps2_present[1], Selector2~3, Selector14~1, ps2_present[0], Equal9~1, serial_data[2]$latch~6, serial_data[3]$latch~6, serial_data[4]$latch~6, serial_data[1]$latch~6, serial_data[5]$latch~6, serial_data[7]$latch~6, Selector4~1sexpand0, Selector4~1sexpand1, Selector6~1sexpand0, Selector8~1sexpand0, Selector10~1sexpand0, Selector10~1sexpand1, Selector12~1sexpand1, serial_data[6]$latch~6, Selector16~1sexpand0, Selector16~1sexpand1, serial_data[0]$latch~6, last_serial_data[1]$latch~6, last_serial_data[2]$latch~6, last_serial_data[3]$latch~6, last_serial_data[4]$latch~6, last_serial_data[5]$latch~6, last_serial_data[6]$latch~6, last_serial_data[7]$latch~6, last_serial_data[0]$latch~6, Selector4~5, Selector4~6 ;
;  A  ; LC13       ; ndata, ps2_present[3], ps2_present[0], ps2_present[2], ps2_present[1]                                                                     ; ps2_present[0], serial_data[0]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC6        ; ps2_present[1], ndata, ps2_present[2], ps2_present[3], ps2_present[0]                                                                     ; serial_data[6]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC4        ; serial_data[1]$latch~6, ps2_present[2], ndata, ps2_present[3], ps2_present[0], ps2_present[1], Selector4~1sexpand0, Selector4~1sexpand1   ; serial_data[1]$latch~6, serial_data[1], last_serial_data[1]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC3        ; serial_data[2]$latch~6, ps2_present[2], ndata, ps2_present[3], ps2_present[0], ps2_present[1], Selector6~1sexpand0, Selector4~1sexpand0   ; serial_data[2]$latch~6, serial_data[2], last_serial_data[2]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC11       ; Selector14~1, serial_data[6]$latch~6, ps2_present[2], ndata, ps2_present[3], ps2_present[0], ps2_present[1]                               ; serial_data[6]$latch~6, serial_data[6], last_serial_data[6]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC1        ; ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]                                                                            ; valid, last_serial_data[1]$latch~6, last_serial_data[2]$latch~6, last_serial_data[3]$latch~6, last_serial_data[4]$latch~6, last_serial_data[5]$latch~6, last_serial_data[6]$latch~6, last_serial_data[7]$latch~6, last_serial_data[0]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC5        ; serial_data[1]$latch~6, Equal9~1, last_serial_data[1]$latch~6, ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]             ; last_serial_data[1]$latch~6, last_serial_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC14       ; serial_data[2]$latch~6, Equal9~1, last_serial_data[2]$latch~6, ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]             ; last_serial_data[2]$latch~6, last_serial_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC16       ; serial_data[6]$latch~6, Equal9~1, last_serial_data[6]$latch~6, ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]             ; last_serial_data[6]$latch~6, last_serial_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC20       ; serial_data[4]$latch~6, ps2_present[2], ndata, ps2_present[3], ps2_present[0], ps2_present[1], Selector10~1sexpand0, Selector10~1sexpand1 ; serial_data[4]$latch~6, serial_data[4], last_serial_data[4]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC21       ; serial_data[5]$latch~6, ps2_present[2], ndata, ps2_present[3], ps2_present[0], ps2_present[1], Selector4~6, Selector12~1sexpand1          ; serial_data[5]$latch~6, serial_data[5], last_serial_data[5]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC30       ; serial_data[4]$latch~6, Equal9~1, last_serial_data[4]$latch~6, ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]             ; last_serial_data[4]$latch~6, last_serial_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC19       ; serial_data[5]$latch~6, Equal9~1, last_serial_data[5]$latch~6, ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]             ; last_serial_data[5]$latch~6, last_serial_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC34       ; ps2_nclk, nReset, ps2_present[3], ps2_present[0], ps2_present[2], ps2_present[1], Selector2~3                                             ; ps2_present[2], ps2_present[3], ps2_present[1], Selector2~3, Selector14~1, ps2_present[0], Equal9~1, serial_data[2]$latch~6, serial_data[3]$latch~6, serial_data[4]$latch~6, serial_data[1]$latch~6, serial_data[5]$latch~6, serial_data[7]$latch~6, Selector4~1sexpand0, Selector4~1sexpand1, Selector6~1sexpand0, Selector8~1sexpand0, Selector10~1sexpand0, Selector10~1sexpand1, Selector12~1sexpand1, serial_data[6]$latch~6, Selector16~1sexpand1, serial_data[0]$latch~6, last_serial_data[1]$latch~6, last_serial_data[2]$latch~6, last_serial_data[3]$latch~6, last_serial_data[4]$latch~6, last_serial_data[5]$latch~6, last_serial_data[6]$latch~6, last_serial_data[7]$latch~6, last_serial_data[0]$latch~6, Selector4~5, Selector4~6                       ;
;  C  ; LC33       ; serial_data[3]$latch~6, ps2_present[2], ndata, ps2_present[3], ps2_present[0], ps2_present[1], Selector8~1sexpand0, Selector4~5           ; serial_data[3]$latch~6, serial_data[3], last_serial_data[3]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC35       ; serial_data[7]$latch~6, ps2_present[2], ndata, ps2_present[3], ps2_present[0], ps2_present[1], Selector16~1sexpand0, Selector16~1sexpand1 ; serial_data[7]$latch~6, serial_data[7], last_serial_data[7]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC36       ; serial_data[3]$latch~6, Equal9~1, last_serial_data[3]$latch~6, ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]             ; last_serial_data[3]$latch~6, last_serial_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC40       ; serial_data[7]$latch~6, Equal9~1, last_serial_data[7]$latch~6, ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]             ; last_serial_data[7]$latch~6, last_serial_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC46       ; Selector2~3, serial_data[0]$latch~6, ps2_present[2], ndata, ps2_present[3], ps2_present[0], ps2_present[1]                                ; serial_data[0]$latch~6, serial_data[0], last_serial_data[0]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC37       ; serial_data[0]$latch~6, Equal9~1, last_serial_data[0]$latch~6, ps2_present[0], ps2_present[3], ps2_present[2], ps2_present[1]             ; last_serial_data[0]$latch~6, last_serial_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC41       ;                                                                                                                                           ; paritycheck                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Sun Jan 20 16:47:51 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Test -c Test
Info (20030): Parallel compilation is enabled and will use 16 of the 64 processors detected
Info (119006): Selected device EPM3064ALC44-10 for design "Test"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "n_reset" is assigned to location or region, but does not exist in design
    Warning (15706): Node "out[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "q[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "reset" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rin" is assigned to location or region, but does not exist in design
    Warning (15706): Node "s[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "s[1]" is assigned to location or region, but does not exist in design
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Sun Jan 20 16:48:07 2013
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:01


