Source Block: hdl/library/axi_dmac/data_mover.v@203:223@HdlStmProcess
assign last_load = m_axi_valid && last_eot && eot;
assign req_ready = (last_load && ~early_tlast) ||
                   ((~active && ~transfer_abort_s) && pending_burst) ||
                   (transfer_abort_s && rewind_req_ready);

always @(posedge clk) begin
  if (req_ready) begin
    last_eot <= req_last_burst_length == 'h0;
    last_non_eot <= 1'b0;
    beat_counter <= 'h1;
  end else if (m_axi_valid == 1'b1) begin
    last_eot <= beat_counter == last_burst_length;
    last_non_eot <= beat_counter == BEAT_COUNTER_MAX;
    beat_counter <= beat_counter + 1'b1;
  end
end

always @(posedge clk) begin
  if (req_ready)
    last_burst_length <= req_last_burst_length;
end

Diff Content:
- 208 always @(posedge clk) begin
- 209   if (req_ready) begin
- 210     last_eot <= req_last_burst_length == 'h0;
- 211     last_non_eot <= 1'b0;
- 212     beat_counter <= 'h1;
- 213   end else if (m_axi_valid == 1'b1) begin
- 214     last_eot <= beat_counter == last_burst_length;
- 215     last_non_eot <= beat_counter == BEAT_COUNTER_MAX;
- 216     beat_counter <= beat_counter + 1'b1;
- 218 end
+ 216   always @(*)
+ 216   begin
+ 216     if (m_axi_valid == 1'b1 && (last == 1'b1 || early_tlast == 1'b1))
+ 216       id_next <= inc_id(id);
+ 216     else
+ 216       id_next <= id;

Clone Blocks:
