{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644329477667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644329477667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  8 15:11:17 2022 " "Processing started: Tue Feb  8 15:11:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644329477667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329477667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC -c TOP_ResonantConverter_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off HC -c TOP_ResonantConverter_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329477667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644329477882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644329477882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_LF.v(113) " "Verilog HDL information at hybrid_control_LF.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "hybrid_control_LF.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control_LF.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644329482300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hybrid_control_lf.v 1 1 " "Found 1 design units, including 1 entities, in source file hybrid_control_lf.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_LF " "Found entity 1: hybrid_control_LF" {  } { { "hybrid_control_LF.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control_LF.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/debounce.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dead_time.v 1 1 " "Found 1 design units, including 1 entities, in source file dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time " "Found entity 1: dead_time" {  } { { "dead_time.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/dead_time.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta_control.v 1 1 " "Found 1 design units, including 1 entities, in source file theta_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 theta_control " "Found entity 1: theta_control" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 deg2seg " "Found entity 1: deg2seg" {  } { { "dec2seg.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/dec2seg.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigonometry.v 1 1 " "Found 1 design units, including 1 entities, in source file trigonometry.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry " "Found entity 1: trigonometry" {  } { { "trigonometry.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button TOP_ResonantConverter_control.v(103) " "Verilog HDL Declaration information at TOP_ResonantConverter_control.v(103): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644329482328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_resonantconverter_control.v 1 1 " "Found 1 design units, including 1 entities, in source file top_resonantconverter_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_ResonantConverter_control " "Found entity 1: TOP_ResonantConverter_control" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482329 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control.v(113) " "Verilog HDL information at hybrid_control.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644329482334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hybrid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file hybrid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control " "Found entity 1: hybrid_control" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 TOP_ResonantConverter_control.v(224) " "Verilog HDL Implicit Net warning at TOP_ResonantConverter_control.v(224): created implicit net for \"Q1\"" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 TOP_ResonantConverter_control.v(231) " "Verilog HDL Implicit Net warning at TOP_ResonantConverter_control.v(231): created implicit net for \"Q2\"" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_ResonantConverter_control " "Elaborating entity \"TOP_ResonantConverter_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644329482431 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[35..25\] TOP_ResonantConverter_control.v(98) " "Output port \"OUT\[35..25\]\" at TOP_ResonantConverter_control.v(98) has no driver" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644329482437 "|TOP_ResonantConverter_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[23\] TOP_ResonantConverter_control.v(98) " "Output port \"OUT\[23\]\" at TOP_ResonantConverter_control.v(98) has no driver" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644329482437 "|TOP_ResonantConverter_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[21\] TOP_ResonantConverter_control.v(98) " "Output port \"OUT\[21\]\" at TOP_ResonantConverter_control.v(98) has no driver" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644329482437 "|TOP_ResonantConverter_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[19\] TOP_ResonantConverter_control.v(98) " "Output port \"OUT\[19\]\" at TOP_ResonantConverter_control.v(98) has no driver" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644329482437 "|TOP_ResonantConverter_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[17\] TOP_ResonantConverter_control.v(98) " "Output port \"OUT\[17\]\" at TOP_ResonantConverter_control.v(98) has no driver" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644329482437 "|TOP_ResonantConverter_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[15\] TOP_ResonantConverter_control.v(98) " "Output port \"OUT\[15\]\" at TOP_ResonantConverter_control.v(98) has no driver" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644329482437 "|TOP_ResonantConverter_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[13\] TOP_ResonantConverter_control.v(98) " "Output port \"OUT\[13\]\" at TOP_ResonantConverter_control.v(98) has no driver" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644329482437 "|TOP_ResonantConverter_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[11\] TOP_ResonantConverter_control.v(98) " "Output port \"OUT\[11\]\" at TOP_ResonantConverter_control.v(98) has no driver" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644329482437 "|TOP_ResonantConverter_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[9..8\] TOP_ResonantConverter_control.v(98) " "Output port \"OUT\[9..8\]\" at TOP_ResonantConverter_control.v(98) has no driver" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644329482437 "|TOP_ResonantConverter_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "TOP_ResonantConverter_control.v" "PLL_inst" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329482469 ""}  } { { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644329482469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329482498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329482498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_control hybrid_control:hybrid_control_inst " "Elaborating entity \"hybrid_control\" for hierarchy \"hybrid_control:hybrid_control_inst\"" {  } { { "TOP_ResonantConverter_control.v" "hybrid_control_inst" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482505 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow hybrid_control.v(69) " "Verilog HDL or VHDL warning at hybrid_control.v(69): object \"overflow\" assigned a value but never read" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644329482513 "|TOP_ResonantConverter_control|hybrid_control:hybrid_control_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sigma_reset hybrid_control.v(70) " "Verilog HDL warning at hybrid_control.v(70): object sigma_reset used but never assigned" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 70 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644329482513 "|TOP_ResonantConverter_control|hybrid_control:hybrid_control_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sigma_reset 0 hybrid_control.v(70) " "Net \"sigma_reset\" at hybrid_control.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644329482513 "|TOP_ResonantConverter_control|hybrid_control:hybrid_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigonometry hybrid_control:hybrid_control_inst\|trigonometry:trigonometry_inst " "Elaborating entity \"trigonometry\" for hierarchy \"hybrid_control:hybrid_control_inst\|trigonometry:trigonometry_inst\"" {  } { { "hybrid_control.v" "trigonometry_inst" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482513 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(48) " "Verilog HDL Case Statement warning at trigonometry.v(48): can't check case statement for completeness because the case expression has too many possible states" {  } { { "trigonometry.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/trigonometry.v" 48 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1644329482528 "|TOP_ResonantConverter_control|hybrid_control:hybrid_control_inst|trigonometry:trigonometry_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(367) " "Verilog HDL Case Statement warning at trigonometry.v(367): can't check case statement for completeness because the case expression has too many possible states" {  } { { "trigonometry.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/trigonometry.v" 367 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1644329482528 "|TOP_ResonantConverter_control|hybrid_control:hybrid_control_inst|trigonometry:trigonometry_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_1_inst " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_1_inst\"" {  } { { "TOP_ResonantConverter_control.v" "dead_time_1_inst" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theta_control theta_control:theta_control_inst " "Elaborating entity \"theta_control\" for hierarchy \"theta_control:theta_control_inst\"" {  } { { "TOP_ResonantConverter_control.v" "theta_control_inst" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deg2seg theta_control:theta_control_inst\|deg2seg:deg2seg_inst " "Elaborating entity \"deg2seg\" for hierarchy \"theta_control:theta_control_inst\|deg2seg:deg2seg_inst\"" {  } { { "theta_control.v" "deg2seg_inst" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment theta_control:theta_control_inst\|seven_segment:seven_segment_0_inst " "Elaborating entity \"seven_segment\" for hierarchy \"theta_control:theta_control_inst\|seven_segment:seven_segment_0_inst\"" {  } { { "theta_control.v" "seven_segment_0_inst" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_0_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_0_inst\"" {  } { { "TOP_ResonantConverter_control.v" "debounce_0_inst" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329482569 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IOPT_ALTMULT_ADD_INFERRED" "hybrid_control:hybrid_control_inst\|Add0_rtl_0 " "Inferred altmult_add megafunction from following the logic: \"hybrid_control:hybrid_control_inst\|Add0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_RESULT 32 " "Parameter WIDTH_RESULT set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter INPUT_REGISTER_A0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter INPUT_REGISTER_B0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter INPUT_REGISTER_A1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter INPUT_REGISTER_B1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter INPUT_REGISTER_A2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter INPUT_REGISTER_B2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter INPUT_REGISTER_A3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter INPUT_REGISTER_B3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_MULTIPLIERS 2 " "Parameter NUMBER_OF_MULTIPLIERS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_A SIGNED " "Parameter REPRESENTATION_A set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_B SIGNED " "Parameter REPRESENTATION_B set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER1_DIRECTION ADD " "Parameter MULTIPLIER1_DIRECTION set to ADD" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter MULTIPLIER_REGISTER0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTPUT_REGISTER UNREGISTERED " "Parameter OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_A UNREGISTERED " "Parameter SIGNED_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_B UNREGISTERED " "Parameter SIGNED_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""}  } {  } 0 19003 "Inferred altmult_add megafunction from following the logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "IOPT_ALTMULT_ADD_INFERRED" "hybrid_control:hybrid_control_inst\|Add1_rtl_0 " "Inferred altmult_add megafunction from following the logic: \"hybrid_control:hybrid_control_inst\|Add1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_RESULT 32 " "Parameter WIDTH_RESULT set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter INPUT_REGISTER_A0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter INPUT_REGISTER_B0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter INPUT_REGISTER_A1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter INPUT_REGISTER_B1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter INPUT_REGISTER_A2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter INPUT_REGISTER_B2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter INPUT_REGISTER_A3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter INPUT_REGISTER_B3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_MULTIPLIERS 2 " "Parameter NUMBER_OF_MULTIPLIERS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_A SIGNED " "Parameter REPRESENTATION_A set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_B SIGNED " "Parameter REPRESENTATION_B set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER1_DIRECTION ADD " "Parameter MULTIPLIER1_DIRECTION set to ADD" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter MULTIPLIER_REGISTER0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTPUT_REGISTER UNREGISTERED " "Parameter OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_A UNREGISTERED " "Parameter SIGNED_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_B UNREGISTERED " "Parameter SIGNED_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""}  } {  } 0 19003 "Inferred altmult_add megafunction from following the logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "IOPT_ALTMULT_ADD_INFERRED" "hybrid_control:hybrid_control_inst\|Add3_rtl_0 " "Inferred altmult_add megafunction from following the logic: \"hybrid_control:hybrid_control_inst\|Add3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_RESULT 32 " "Parameter WIDTH_RESULT set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter INPUT_REGISTER_A0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter INPUT_REGISTER_B0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter INPUT_REGISTER_A1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter INPUT_REGISTER_B1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter INPUT_REGISTER_A2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter INPUT_REGISTER_B2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter INPUT_REGISTER_A3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter INPUT_REGISTER_B3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_MULTIPLIERS 2 " "Parameter NUMBER_OF_MULTIPLIERS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_A SIGNED " "Parameter REPRESENTATION_A set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_B SIGNED " "Parameter REPRESENTATION_B set to SIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER1_DIRECTION ADD " "Parameter MULTIPLIER1_DIRECTION set to ADD" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter MULTIPLIER_REGISTER0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTPUT_REGISTER UNREGISTERED " "Parameter OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_A UNREGISTERED " "Parameter SIGNED_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_B UNREGISTERED " "Parameter SIGNED_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644329483688 ""}  } {  } 0 19003 "Inferred altmult_add megafunction from following the logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644329483688 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1644329483688 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control:hybrid_control_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control:hybrid_control_inst\|Mult5\"" {  } { { "hybrid_control.v" "Mult5" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 116 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329483690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control:hybrid_control_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control:hybrid_control_inst\|Mult8\"" {  } { { "hybrid_control.v" "Mult8" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 117 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329483690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control:hybrid_control_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control:hybrid_control_inst\|Mult2\"" {  } { { "hybrid_control.v" "Mult2" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329483690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "theta_control:theta_control_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"theta_control:theta_control_inst\|Mult0\"" {  } { { "theta_control.v" "Mult0" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329483690 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1644329483690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|altmult_add:Add0_rtl_0 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|altmult_add:Add0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329483732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|altmult_add:Add0_rtl_0 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|altmult_add:Add0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_RESULT 32 " "Parameter \"WIDTH_RESULT\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter \"INPUT_REGISTER_A0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter \"INPUT_REGISTER_B0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter \"INPUT_REGISTER_A1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter \"INPUT_REGISTER_B1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter \"INPUT_REGISTER_A2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter \"INPUT_REGISTER_B2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter \"INPUT_REGISTER_A3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter \"INPUT_REGISTER_B3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_MULTIPLIERS 2 " "Parameter \"NUMBER_OF_MULTIPLIERS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_A SIGNED " "Parameter \"REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_B SIGNED " "Parameter \"REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER1_DIRECTION ADD " "Parameter \"MULTIPLIER1_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTPUT_REGISTER UNREGISTERED " "Parameter \"OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_CHAINOUT_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_PIPELINE_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483733 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644329483733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4ni3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_4ni3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4ni3 " "Found entity 1: mult_add_4ni3" {  } { { "db/mult_add_4ni3.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/mult_add_4ni3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329483758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329483758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aqe " "Found entity 1: add_sub_aqe" {  } { { "db/add_sub_aqe.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/add_sub_aqe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329483811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329483811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|altmult_add:Add1_rtl_0 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|altmult_add:Add1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329483851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|altmult_add:Add1_rtl_0 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|altmult_add:Add1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_RESULT 32 " "Parameter \"WIDTH_RESULT\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter \"INPUT_REGISTER_A0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter \"INPUT_REGISTER_B0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter \"INPUT_REGISTER_A1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter \"INPUT_REGISTER_B1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter \"INPUT_REGISTER_A2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter \"INPUT_REGISTER_B2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter \"INPUT_REGISTER_A3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter \"INPUT_REGISTER_B3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_MULTIPLIERS 2 " "Parameter \"NUMBER_OF_MULTIPLIERS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_A SIGNED " "Parameter \"REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_B SIGNED " "Parameter \"REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER1_DIRECTION ADD " "Parameter \"MULTIPLIER1_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTPUT_REGISTER UNREGISTERED " "Parameter \"OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_CHAINOUT_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_PIPELINE_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483851 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644329483851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|altmult_add:Add3_rtl_0 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|altmult_add:Add3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329483864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|altmult_add:Add3_rtl_0 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|altmult_add:Add3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_RESULT 32 " "Parameter \"WIDTH_RESULT\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter \"INPUT_REGISTER_A0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter \"INPUT_REGISTER_B0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter \"INPUT_REGISTER_A1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter \"INPUT_REGISTER_B1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter \"INPUT_REGISTER_A2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter \"INPUT_REGISTER_B2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter \"INPUT_REGISTER_A3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter \"INPUT_REGISTER_B3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_MULTIPLIERS 2 " "Parameter \"NUMBER_OF_MULTIPLIERS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_A SIGNED " "Parameter \"REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_B SIGNED " "Parameter \"REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER1_DIRECTION ADD " "Parameter \"MULTIPLIER1_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTPUT_REGISTER UNREGISTERED " "Parameter \"OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_CHAINOUT_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_PIPELINE_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483864 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644329483864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult5\"" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329483884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult5 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483884 ""}  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644329483884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c1t " "Found entity 1: mult_c1t" {  } { { "db/mult_c1t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/mult_c1t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329483908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329483908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329483942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329483942 ""}  } { { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644329483942 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329483963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329483975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329483991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9hh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9hh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9hh " "Found entity 1: add_sub_9hh" {  } { { "db/add_sub_9hh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/add_sub_9hh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329484014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329484014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f6h " "Found entity 1: add_sub_f6h" {  } { { "db/add_sub_f6h.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/add_sub_f6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329484052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329484052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dhh " "Found entity 1: add_sub_dhh" {  } { { "db/add_sub_dhh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/add_sub_dhh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329484095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329484095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs hybrid_control:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hybrid_control:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "hybrid_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/hybrid_control.v" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "theta_control:theta_control_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "theta_control:theta_control_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"theta_control:theta_control_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329484117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329484117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329484117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329484117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329484117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329484117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329484117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329484117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644329484117 ""}  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644329484117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core theta_control:theta_control_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 85 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484123 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder theta_control:theta_control_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 85 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] theta_control:theta_control_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 85 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j6h " "Found entity 1: add_sub_j6h" {  } { { "db/add_sub_j6h.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/add_sub_j6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329484162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329484162 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add theta_control:theta_control_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 85 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] theta_control:theta_control_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 85 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8hh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8hh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8hh " "Found entity 1: add_sub_8hh" {  } { { "db/add_sub_8hh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/add_sub_8hh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329484204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329484204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "theta_control:theta_control_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs theta_control:theta_control_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"theta_control:theta_control_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 85 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329484213 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1644329484494 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 90 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644329484509 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644329484509 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644329484509 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644329484509 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1644329484509 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 84 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1644329484509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO GND pin " "The pin \"AD_SDIO\" is fed by GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 85 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1644329484509 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1644329484509 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "theta_control:theta_control_inst\|angle\[1\] theta_control:theta_control_inst\|angle\[1\]~_emulated theta_control:theta_control_inst\|angle\[1\]~1 " "Register \"theta_control:theta_control_inst\|angle\[1\]\" is converted into an equivalent circuit using register \"theta_control:theta_control_inst\|angle\[1\]~_emulated\" and latch \"theta_control:theta_control_inst\|angle\[1\]~1\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1644329484514 "|TOP_ResonantConverter_control|theta_control:theta_control_inst|angle[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "theta_control:theta_control_inst\|angle\[8\] theta_control:theta_control_inst\|angle\[8\]~_emulated theta_control:theta_control_inst\|angle\[8\]~5 " "Register \"theta_control:theta_control_inst\|angle\[8\]\" is converted into an equivalent circuit using register \"theta_control:theta_control_inst\|angle\[8\]~_emulated\" and latch \"theta_control:theta_control_inst\|angle\[8\]~5\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1644329484514 "|TOP_ResonantConverter_control|theta_control:theta_control_inst|angle[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "theta_control:theta_control_inst\|angle\[7\] theta_control:theta_control_inst\|angle\[7\]~_emulated theta_control:theta_control_inst\|angle\[7\]~9 " "Register \"theta_control:theta_control_inst\|angle\[7\]\" is converted into an equivalent circuit using register \"theta_control:theta_control_inst\|angle\[7\]~_emulated\" and latch \"theta_control:theta_control_inst\|angle\[7\]~9\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1644329484514 "|TOP_ResonantConverter_control|theta_control:theta_control_inst|angle[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "theta_control:theta_control_inst\|angle\[6\] theta_control:theta_control_inst\|angle\[6\]~_emulated theta_control:theta_control_inst\|angle\[6\]~13 " "Register \"theta_control:theta_control_inst\|angle\[6\]\" is converted into an equivalent circuit using register \"theta_control:theta_control_inst\|angle\[6\]~_emulated\" and latch \"theta_control:theta_control_inst\|angle\[6\]~13\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1644329484514 "|TOP_ResonantConverter_control|theta_control:theta_control_inst|angle[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "theta_control:theta_control_inst\|angle\[5\] theta_control:theta_control_inst\|angle\[5\]~_emulated theta_control:theta_control_inst\|angle\[5\]~17 " "Register \"theta_control:theta_control_inst\|angle\[5\]\" is converted into an equivalent circuit using register \"theta_control:theta_control_inst\|angle\[5\]~_emulated\" and latch \"theta_control:theta_control_inst\|angle\[5\]~17\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1644329484514 "|TOP_ResonantConverter_control|theta_control:theta_control_inst|angle[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "theta_control:theta_control_inst\|angle\[4\] theta_control:theta_control_inst\|angle\[4\]~_emulated theta_control:theta_control_inst\|angle\[4\]~21 " "Register \"theta_control:theta_control_inst\|angle\[4\]\" is converted into an equivalent circuit using register \"theta_control:theta_control_inst\|angle\[4\]~_emulated\" and latch \"theta_control:theta_control_inst\|angle\[4\]~21\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1644329484514 "|TOP_ResonantConverter_control|theta_control:theta_control_inst|angle[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "theta_control:theta_control_inst\|angle\[3\] theta_control:theta_control_inst\|angle\[3\]~_emulated theta_control:theta_control_inst\|angle\[3\]~25 " "Register \"theta_control:theta_control_inst\|angle\[3\]\" is converted into an equivalent circuit using register \"theta_control:theta_control_inst\|angle\[3\]~_emulated\" and latch \"theta_control:theta_control_inst\|angle\[3\]~25\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1644329484514 "|TOP_ResonantConverter_control|theta_control:theta_control_inst|angle[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "theta_control:theta_control_inst\|angle\[2\] theta_control:theta_control_inst\|angle\[2\]~_emulated theta_control:theta_control_inst\|angle\[2\]~29 " "Register \"theta_control:theta_control_inst\|angle\[2\]\" is converted into an equivalent circuit using register \"theta_control:theta_control_inst\|angle\[2\]~_emulated\" and latch \"theta_control:theta_control_inst\|angle\[2\]~29\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1644329484514 "|TOP_ResonantConverter_control|theta_control:theta_control_inst|angle[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "theta_control:theta_control_inst\|angle\[0\] theta_control:theta_control_inst\|angle\[0\]~_emulated theta_control:theta_control_inst\|angle\[0\]~33 " "Register \"theta_control:theta_control_inst\|angle\[0\]\" is converted into an equivalent circuit using register \"theta_control:theta_control_inst\|angle\[0\]~_emulated\" and latch \"theta_control:theta_control_inst\|angle\[0\]~33\"" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1644329484514 "|TOP_ResonantConverter_control|theta_control:theta_control_inst|angle[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1644329484514 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329489042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329489042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329489042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329489042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329489042 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1644329489042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[8\] GND " "Pin \"OUT\[8\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[9\] GND " "Pin \"OUT\[9\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[11\] GND " "Pin \"OUT\[11\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[13\] GND " "Pin \"OUT\[13\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[15\] GND " "Pin \"OUT\[15\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[17\] GND " "Pin \"OUT\[17\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[18\] GND " "Pin \"OUT\[18\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[19\] GND " "Pin \"OUT\[19\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[21\] GND " "Pin \"OUT\[21\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[23\] GND " "Pin \"OUT\[23\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[25\] GND " "Pin \"OUT\[25\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[26\] GND " "Pin \"OUT\[26\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[27\] GND " "Pin \"OUT\[27\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[28\] GND " "Pin \"OUT\[28\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[29\] GND " "Pin \"OUT\[29\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[30\] GND " "Pin \"OUT\[30\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[31\] GND " "Pin \"OUT\[31\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[32\] GND " "Pin \"OUT\[32\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[33\] GND " "Pin \"OUT\[33\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[34\] GND " "Pin \"OUT\[34\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[35\] GND " "Pin \"OUT\[35\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|OUT[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[7\] VCC " "Pin \"SEG1\[7\]\" is stuck at VCC" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644329489042 "|TOP_ResonantConverter_control|SEG1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644329489042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644329489157 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta/output_files/TOP_ResonantConverter_control.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta/output_files/TOP_ResonantConverter_control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329490759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644329490904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329490904 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1644329490930 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1644329490930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329490975 "|TOP_ResonantConverter_control|BUTTON[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329490975 "|TOP_ResonantConverter_control|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644329490975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1412 " "Implemented 1412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644329490978 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644329490978 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1644329490978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1239 " "Implemented 1239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644329490978 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1644329490978 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1644329490978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644329490978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644329491002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  8 15:11:31 2022 " "Processing ended: Tue Feb  8 15:11:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644329491002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644329491002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644329491002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329491002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1644329491980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644329491981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  8 15:11:31 2022 " "Processing started: Tue Feb  8 15:11:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644329491981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644329491980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HC -c TOP_ResonantConverter_control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HC -c TOP_ResonantConverter_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644329491981 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644329492024 ""}
{ "Info" "0" "" "Project  = HC" {  } {  } 0 0 "Project  = HC" 0 0 "Fitter" 0 0 1644329492025 ""}
{ "Info" "0" "" "Revision = TOP_ResonantConverter_control" {  } {  } 0 0 "Revision = TOP_ResonantConverter_control" 0 0 "Fitter" 0 0 1644329492025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1644329492088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1644329492089 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP_ResonantConverter_control EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"TOP_ResonantConverter_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644329492110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644329492160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644329492160 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clock3 " "Compensate clock of PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has been set to clock3" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1644329492227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644329492589 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644329492679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644329492679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644329492679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644329492679 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1644329492679 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 5551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644329492682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1644329492682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644329492683 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1644329493720 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1644329493720 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1644329493720 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1644329494014 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_ResonantConverter_control.sdc " "Synopsys Design Constraints File file not found: 'TOP_ResonantConverter_control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1644329494015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1644329494015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1644329494017 ""}
{ "Warning" "WSTA_SCC_LOOP" "94 " "Found combinational loop of 94 nodes" { { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[8\]~6\|combout " "Node \"theta_control_inst\|angle\[8\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|dataa " "Node \"theta_control_inst\|angle_sat\[0\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|combout " "Node \"theta_control_inst\|angle_sat\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[0\]~34\|datad " "Node \"theta_control_inst\|angle\[0\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[0\]~34\|combout " "Node \"theta_control_inst\|angle\[0\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|datad " "Node \"theta_control_inst\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|cout " "Node \"theta_control_inst\|Add0~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|cin " "Node \"theta_control_inst\|Add0~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|sumout " "Node \"theta_control_inst\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[2\]~30\|datad " "Node \"theta_control_inst\|angle\[2\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[2\]~30\|combout " "Node \"theta_control_inst\|angle\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|datab " "Node \"theta_control_inst\|LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|combout " "Node \"theta_control_inst\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|datad " "Node \"theta_control_inst\|LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|combout " "Node \"theta_control_inst\|LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|datad " "Node \"theta_control_inst\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|cout " "Node \"theta_control_inst\|Add0~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~29\|cin " "Node \"theta_control_inst\|Add0~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~29\|sumout " "Node \"theta_control_inst\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[8\]~6\|datad " "Node \"theta_control_inst\|angle\[8\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|sumout " "Node \"theta_control_inst\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[7\]~10\|datad " "Node \"theta_control_inst\|angle\[7\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[7\]~10\|combout " "Node \"theta_control_inst\|angle\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~2\|dataa " "Node \"theta_control_inst\|LessThan0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~2\|combout " "Node \"theta_control_inst\|LessThan0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datad " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|combout " "Node \"theta_control_inst\|angle_sat\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|datab " "Node \"theta_control_inst\|Add0~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|datab " "Node \"theta_control_inst\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|cout " "Node \"theta_control_inst\|Add0~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|cin " "Node \"theta_control_inst\|Add0~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|sumout " "Node \"theta_control_inst\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[6\]~14\|datad " "Node \"theta_control_inst\|angle\[6\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[6\]~14\|combout " "Node \"theta_control_inst\|angle\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|dataa " "Node \"theta_control_inst\|LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datab " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|datad " "Node \"theta_control_inst\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|datab " "Node \"theta_control_inst\|Add0~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|cout " "Node \"theta_control_inst\|Add0~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|cin " "Node \"theta_control_inst\|Add0~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|sumout " "Node \"theta_control_inst\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[5\]~18\|datad " "Node \"theta_control_inst\|angle\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[5\]~18\|combout " "Node \"theta_control_inst\|angle\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|datac " "Node \"theta_control_inst\|LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datac " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|datad " "Node \"theta_control_inst\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|datab " "Node \"theta_control_inst\|Add0~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|cout " "Node \"theta_control_inst\|Add0~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|cin " "Node \"theta_control_inst\|Add0~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|sumout " "Node \"theta_control_inst\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[4\]~22\|datad " "Node \"theta_control_inst\|angle\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[4\]~22\|combout " "Node \"theta_control_inst\|angle\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|datab " "Node \"theta_control_inst\|LessThan0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|dataa " "Node \"theta_control_inst\|angle_sat\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|combout " "Node \"theta_control_inst\|angle_sat\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datae " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|datad " "Node \"theta_control_inst\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|datab " "Node \"theta_control_inst\|Add0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|cout " "Node \"theta_control_inst\|Add0~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|cin " "Node \"theta_control_inst\|Add0~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|sumout " "Node \"theta_control_inst\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[3\]~26\|datad " "Node \"theta_control_inst\|angle\[3\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[3\]~26\|combout " "Node \"theta_control_inst\|angle\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|dataa " "Node \"theta_control_inst\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|datab " "Node \"theta_control_inst\|angle_sat\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|datad " "Node \"theta_control_inst\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|datab " "Node \"theta_control_inst\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|cout " "Node \"theta_control_inst\|Add0~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|cin " "Node \"theta_control_inst\|Add0~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|datab " "Node \"theta_control_inst\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|sumout " "Node \"theta_control_inst\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[1\]~2\|datad " "Node \"theta_control_inst\|angle\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[1\]~2\|combout " "Node \"theta_control_inst\|angle\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|datac " "Node \"theta_control_inst\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|dataf " "Node \"theta_control_inst\|Add0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|datad " "Node \"theta_control_inst\|angle_sat\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|datab " "Node \"theta_control_inst\|angle_sat\[0\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|datac " "Node \"theta_control_inst\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|datac " "Node \"theta_control_inst\|Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|datac " "Node \"theta_control_inst\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|dataa " "Node \"theta_control_inst\|angle_sat\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|datac " "Node \"theta_control_inst\|Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~2\|datab " "Node \"theta_control_inst\|LessThan0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|datac " "Node \"theta_control_inst\|angle_sat\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|datad " "Node \"theta_control_inst\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|datac " "Node \"theta_control_inst\|angle_sat\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|datad " "Node \"theta_control_inst\|LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|dataa " "Node \"theta_control_inst\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|dataa " "Node \"theta_control_inst\|Add0~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|dataa " "Node \"theta_control_inst\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|dataa " "Node \"theta_control_inst\|Add0~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|dataa " "Node \"theta_control_inst\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|dataa " "Node \"theta_control_inst\|Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|dataa " "Node \"theta_control_inst\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329494020 ""}  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 29 -1 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 65 -1 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 76 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644329494020 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "94 " "Design contains combinational loop of 94 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1644329494020 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644329494022 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1644329494022 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1644329494027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1644329494028 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1644329494028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_R3) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644329494099 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644329494099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_R3) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644329494100 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644329494100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p)) " "Automatically promoted node ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644329494100 ""}  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 5509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644329494100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADB_DCO~input (placed in PIN W5 (CLK11n, DIFFIO_RX_R23n, DIFFOUT_R45n)) " "Automatically promoted node ADB_DCO~input (placed in PIN W5 (CLK11n, DIFFIO_RX_R23n, DIFFOUT_R45n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644329494100 ""}  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 5524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644329494100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:debounce_1_inst\|r_switch_state  " "Automatically promoted node debounce:debounce_1_inst\|r_switch_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:debounce_1_inst\|r_switch_state~8 " "Destination node debounce:debounce_1_inst\|r_switch_state~8" {  } { { "debounce.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/debounce.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 4766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:debounce_1_inst\|always0~0 " "Destination node debounce:debounce_1_inst\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 5082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644329494100 ""}  } { { "debounce.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/debounce.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644329494100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "theta_control:theta_control_inst\|angle\[0\]~47  " "Automatically promoted node theta_control:theta_control_inst\|angle\[0\]~47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[1\]~0 " "Destination node theta_control:theta_control_inst\|angle\[1\]~0" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[1\]~2 " "Destination node theta_control:theta_control_inst\|angle\[1\]~2" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[8\]~6 " "Destination node theta_control:theta_control_inst\|angle\[8\]~6" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[7\]~10 " "Destination node theta_control:theta_control_inst\|angle\[7\]~10" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[6\]~14 " "Destination node theta_control:theta_control_inst\|angle\[6\]~14" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[5\]~18 " "Destination node theta_control:theta_control_inst\|angle\[5\]~18" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[4\]~22 " "Destination node theta_control:theta_control_inst\|angle\[4\]~22" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[3\]~26 " "Destination node theta_control:theta_control_inst\|angle\[3\]~26" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[2\]~30 " "Destination node theta_control:theta_control_inst\|angle\[2\]~30" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[0\]~34 " "Destination node theta_control:theta_control_inst\|angle\[0\]~34" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644329494100 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644329494100 ""}  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 4693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644329494100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644329494469 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644329494470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644329494689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644329494691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644329494692 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644329494693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644329494693 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644329494694 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644329494786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 DSP block multiplier " "Packed 32 registers into blocks of type DSP block multiplier" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1644329494787 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1644329494787 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644329494787 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_P~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 91 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644329495076 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_N~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 90 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644329495077 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_N~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 92 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644329495077 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_P~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 93 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644329495077 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644329495086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644329497302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644329497621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644329497664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644329503105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644329503105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644329503467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X48_Y36 X59_Y47 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X48_Y36 to location X59_Y47" {  } { { "loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X48_Y36 to location X59_Y47"} { { 12 { 0 ""} 48 36 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1644329508429 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1644329508429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1644329515342 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644329515342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644329515346 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.60 " "Total time spent on timing analysis during the Fitter is 2.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1644329516636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644329516651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644329517037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644329517111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644329517415 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644329518072 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644329519240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644329519240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644329519240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644329519240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644329519240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644329519240 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1644329519240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta/output_files/TOP_ResonantConverter_control.fit.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta/output_files/TOP_ResonantConverter_control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644329519347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 106 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6353 " "Peak virtual memory: 6353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644329519773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  8 15:11:59 2022 " "Processing ended: Tue Feb  8 15:11:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644329519773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644329519773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644329519773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644329519773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1644329520665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644329520666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  8 15:12:00 2022 " "Processing started: Tue Feb  8 15:12:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644329520666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1644329520666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HC -c TOP_ResonantConverter_control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HC -c TOP_ResonantConverter_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1644329520666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1644329520892 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1644329523712 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1644329523932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644329524821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  8 15:12:04 2022 " "Processing ended: Tue Feb  8 15:12:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644329524821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644329524821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644329524821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1644329524821 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1644329525648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1644329525962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644329525962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  8 15:12:05 2022 " "Processing started: Tue Feb  8 15:12:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644329525962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1644329525962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HC -c TOP_ResonantConverter_control " "Command: quartus_sta HC -c TOP_ResonantConverter_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1644329525962 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1644329526008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1644329526130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1644329526130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329526167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329526167 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1644329526593 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_ResonantConverter_control.sdc " "Synopsys Design Constraints File file not found: 'TOP_ResonantConverter_control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1644329526644 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329526644 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1644329526646 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1644329526646 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1644329526646 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644329526646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329526646 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:debounce_0_inst\|r_switch_state debounce:debounce_0_inst\|r_switch_state " "create_clock -period 1.000 -name debounce:debounce_0_inst\|r_switch_state debounce:debounce_0_inst\|r_switch_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644329526647 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:debounce_1_inst\|r_switch_state debounce:debounce_1_inst\|r_switch_state " "create_clock -period 1.000 -name debounce:debounce_1_inst\|r_switch_state debounce:debounce_1_inst\|r_switch_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644329526647 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADB_DCO ADB_DCO " "create_clock -period 1.000 -name ADB_DCO ADB_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644329526647 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADA_DCO ADA_DCO " "create_clock -period 1.000 -name ADA_DCO ADA_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644329526647 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644329526647 ""}
{ "Warning" "WSTA_SCC_LOOP" "94 " "Found combinational loop of 94 nodes" { { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|combout " "Node \"theta_control_inst\|angle_sat\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|datad " "Node \"theta_control_inst\|angle_sat\[0\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|combout " "Node \"theta_control_inst\|angle_sat\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[0\]~34\|datac " "Node \"theta_control_inst\|angle\[0\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[0\]~34\|combout " "Node \"theta_control_inst\|angle\[0\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|datac " "Node \"theta_control_inst\|angle_sat\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|dataa " "Node \"theta_control_inst\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|combout " "Node \"theta_control_inst\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|dataa " "Node \"theta_control_inst\|LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|combout " "Node \"theta_control_inst\|LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~2\|dataa " "Node \"theta_control_inst\|LessThan0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~2\|combout " "Node \"theta_control_inst\|LessThan0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|datac " "Node \"theta_control_inst\|Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|cout " "Node \"theta_control_inst\|Add0~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|cin " "Node \"theta_control_inst\|Add0~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|sumout " "Node \"theta_control_inst\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[4\]~22\|datab " "Node \"theta_control_inst\|angle\[4\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[4\]~22\|combout " "Node \"theta_control_inst\|angle\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|datac " "Node \"theta_control_inst\|angle_sat\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|combout " "Node \"theta_control_inst\|angle_sat\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datad " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|datab " "Node \"theta_control_inst\|LessThan0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|datad " "Node \"theta_control_inst\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|cout " "Node \"theta_control_inst\|Add0~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|cin " "Node \"theta_control_inst\|Add0~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|sumout " "Node \"theta_control_inst\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[5\]~18\|datab " "Node \"theta_control_inst\|angle\[5\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[5\]~18\|combout " "Node \"theta_control_inst\|angle\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datac " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|datad " "Node \"theta_control_inst\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|cout " "Node \"theta_control_inst\|Add0~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|cin " "Node \"theta_control_inst\|Add0~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|cout " "Node \"theta_control_inst\|Add0~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|cin " "Node \"theta_control_inst\|Add0~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|sumout " "Node \"theta_control_inst\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[7\]~10\|dataa " "Node \"theta_control_inst\|angle\[7\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[7\]~10\|combout " "Node \"theta_control_inst\|angle\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datab " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|datab " "Node \"theta_control_inst\|Add0~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|cout " "Node \"theta_control_inst\|Add0~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~29\|cin " "Node \"theta_control_inst\|Add0~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~29\|sumout " "Node \"theta_control_inst\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[8\]~6\|dataa " "Node \"theta_control_inst\|angle\[8\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[8\]~6\|combout " "Node \"theta_control_inst\|angle\[8\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|datab " "Node \"theta_control_inst\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|sumout " "Node \"theta_control_inst\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[6\]~14\|dataa " "Node \"theta_control_inst\|angle\[6\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[6\]~14\|combout " "Node \"theta_control_inst\|angle\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|dataa " "Node \"theta_control_inst\|angle_sat\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|datac " "Node \"theta_control_inst\|LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|datad " "Node \"theta_control_inst\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|dataa " "Node \"theta_control_inst\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|datac " "Node \"theta_control_inst\|Add0~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|datab " "Node \"theta_control_inst\|Add0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|sumout " "Node \"theta_control_inst\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[3\]~26DUPLICATE\|datad " "Node \"theta_control_inst\|angle\[3\]~26DUPLICATE\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[3\]~26DUPLICATE\|combout " "Node \"theta_control_inst\|angle\[3\]~26DUPLICATE\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|datad " "Node \"theta_control_inst\|angle_sat\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|datad " "Node \"theta_control_inst\|LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|datad " "Node \"theta_control_inst\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|datab " "Node \"theta_control_inst\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|cout " "Node \"theta_control_inst\|Add0~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|cin " "Node \"theta_control_inst\|Add0~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|sumout " "Node \"theta_control_inst\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[2\]~30\|datab " "Node \"theta_control_inst\|angle\[2\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[2\]~30\|combout " "Node \"theta_control_inst\|angle\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|datab " "Node \"theta_control_inst\|angle_sat\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|datac " "Node \"theta_control_inst\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|dataf " "Node \"theta_control_inst\|Add0~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|datab " "Node \"theta_control_inst\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|cout " "Node \"theta_control_inst\|Add0~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|cin " "Node \"theta_control_inst\|Add0~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|sumout " "Node \"theta_control_inst\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[1\]~2\|dataa " "Node \"theta_control_inst\|angle\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[1\]~2\|combout " "Node \"theta_control_inst\|angle\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|dataf " "Node \"theta_control_inst\|angle_sat\[0\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|dataf " "Node \"theta_control_inst\|LessThan0~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|datad " "Node \"theta_control_inst\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|datab " "Node \"theta_control_inst\|Add0~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|dataf " "Node \"theta_control_inst\|angle_sat\[0\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~2\|dataf " "Node \"theta_control_inst\|LessThan0~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|dataf " "Node \"theta_control_inst\|LessThan0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|datac " "Node \"theta_control_inst\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|datac " "Node \"theta_control_inst\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|dataf " "Node \"theta_control_inst\|angle_sat\[0\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|dataf " "Node \"theta_control_inst\|Add0~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|dataf " "Node \"theta_control_inst\|Add0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|datac " "Node \"theta_control_inst\|Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|dataa " "Node \"theta_control_inst\|Add0~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|dataa " "Node \"theta_control_inst\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|datac " "Node \"theta_control_inst\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|dataa " "Node \"theta_control_inst\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|dataa " "Node \"theta_control_inst\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|datac " "Node \"theta_control_inst\|Add0~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644329526649 ""}  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 29 -1 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 76 -1 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 65 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1644329526649 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "94 " "Design contains combinational loop of 94 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1644329526650 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644329526652 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1644329526652 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1644329526655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644329526656 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1644329526656 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1644329526667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644329526732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644329526732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.153 " "Worst-case setup slack is -23.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.153            -757.317 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -23.153            -757.317 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.283             -54.078 debounce:debounce_1_inst\|r_switch_state  " "   -6.283             -54.078 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.057             -35.111 debounce:debounce_0_inst\|r_switch_state  " "   -4.057             -35.111 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.997             -53.516 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.997             -53.516 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329526734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 debounce:debounce_0_inst\|r_switch_state  " "    0.187               0.000 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.253               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.358               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 debounce:debounce_1_inst\|r_switch_state  " "    0.902               0.000 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329526748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.149 " "Worst-case recovery slack is -2.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.149             -18.750 debounce:debounce_1_inst\|r_switch_state  " "   -2.149             -18.750 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042              -8.311 debounce:debounce_0_inst\|r_switch_state  " "   -1.042              -8.311 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329526752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.036 " "Worst-case removal slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 debounce:debounce_0_inst\|r_switch_state  " "   -0.036              -0.036 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 debounce:debounce_1_inst\|r_switch_state  " "    0.666               0.000 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329526756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.666 " "Worst-case minimum pulse width slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -25.703 ADA_DCO  " "   -0.666             -25.703 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -8.848 ADB_DCO  " "   -0.250              -8.848 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.889 debounce:debounce_1_inst\|r_switch_state  " "   -0.250              -2.889 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 debounce:debounce_0_inst\|r_switch_state  " "    0.364               0.000 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.959               0.000 OSC  " "    9.959               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  499.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329526759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329526759 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644329526782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1644329526809 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1644329527185 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644329527295 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1644329527295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644329527296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644329527317 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644329527317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.071 " "Worst-case setup slack is -22.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.071            -722.089 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -22.071            -722.089 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.861             -50.279 debounce:debounce_1_inst\|r_switch_state  " "   -5.861             -50.279 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.824             -32.870 debounce:debounce_0_inst\|r_switch_state  " "   -3.824             -32.870 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953             -52.149 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.953             -52.149 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 debounce:debounce_0_inst\|r_switch_state  " "    0.117               0.000 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.280               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.349               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 debounce:debounce_1_inst\|r_switch_state  " "    0.766               0.000 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.945 " "Worst-case recovery slack is -1.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945             -16.969 debounce:debounce_1_inst\|r_switch_state  " "   -1.945             -16.969 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802              -6.211 debounce:debounce_0_inst\|r_switch_state  " "   -0.802              -6.211 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.086 " "Worst-case removal slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.086 debounce:debounce_0_inst\|r_switch_state  " "   -0.086              -0.086 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 debounce:debounce_1_inst\|r_switch_state  " "    0.581               0.000 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.666 " "Worst-case minimum pulse width slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -25.659 ADA_DCO  " "   -0.666             -25.659 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -8.834 ADB_DCO  " "   -0.250              -8.834 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.626 debounce:debounce_1_inst\|r_switch_state  " "   -0.250              -2.626 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 debounce:debounce_0_inst\|r_switch_state  " "    0.411               0.000 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.436               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.436               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.979               0.000 OSC  " "    9.979               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.435               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  499.435               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527347 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644329527372 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644329527501 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1644329527501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644329527501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644329527514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644329527514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.603 " "Worst-case setup slack is -13.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.603            -444.462 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -13.603            -444.462 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.728             -31.147 debounce:debounce_1_inst\|r_switch_state  " "   -3.728             -31.147 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.136             -18.761 debounce:debounce_0_inst\|r_switch_state  " "   -2.136             -18.761 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421             -19.202 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.421             -19.202 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.107               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 debounce:debounce_0_inst\|r_switch_state  " "    0.179               0.000 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.200               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 debounce:debounce_1_inst\|r_switch_state  " "    0.585               0.000 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.325 " "Worst-case recovery slack is -1.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.325             -11.568 debounce:debounce_1_inst\|r_switch_state  " "   -1.325             -11.568 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -5.016 debounce:debounce_0_inst\|r_switch_state  " "   -0.632              -5.016 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.128 " "Worst-case removal slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 debounce:debounce_0_inst\|r_switch_state  " "    0.128               0.000 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 debounce:debounce_1_inst\|r_switch_state  " "    0.544               0.000 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.141 " "Worst-case minimum pulse width slack is -0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -3.941 ADB_DCO  " "   -0.141              -3.941 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -1.937 ADA_DCO  " "   -0.139              -1.937 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 debounce:debounce_1_inst\|r_switch_state  " "    0.090               0.000 debounce:debounce_1_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 debounce:debounce_0_inst\|r_switch_state  " "    0.379               0.000 debounce:debounce_0_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.650               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.650               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 OSC  " "    9.698               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  499.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644329527538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644329527538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644329527990 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644329528003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 102 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5089 " "Peak virtual memory: 5089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644329528060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  8 15:12:08 2022 " "Processing ended: Tue Feb  8 15:12:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644329528060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644329528060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644329528060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1644329528060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1644329529004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644329529005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  8 15:12:08 2022 " "Processing started: Tue Feb  8 15:12:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644329529005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644329529005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HC -c TOP_ResonantConverter_control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HC -c TOP_ResonantConverter_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644329529005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1644329529306 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TOP_ResonantConverter_control.vo C:/FPGA/Projects/HybridControl_theta/simulation/modelsim/ simulation " "Generated file TOP_ResonantConverter_control.vo in folder \"C:/FPGA/Projects/HybridControl_theta/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644329529482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644329529509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  8 15:12:09 2022 " "Processing ended: Tue Feb  8 15:12:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644329529509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644329529509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644329529509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1644329529509 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 288 s " "Quartus Prime Full Compilation was successful. 0 errors, 288 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1644329530162 ""}
