
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F5)
	S8= A_MEM.Out=>A_WB.In                                      Premise(F6)
	S9= B_MEM.Out=>B_WB.In                                      Premise(F7)
	S10= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F8)
	S11= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F9)
	S12= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F10)
	S13= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F11)
	S14= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F12)
	S15= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S16= FU.Bub_IF=>CU_IF.Bub                                   Premise(F14)
	S17= FU.Halt_IF=>CU_IF.Halt                                 Premise(F15)
	S18= ICache.Hit=>CU_IF.ICacheHit                            Premise(F16)
	S19= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F17)
	S20= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F18)
	S21= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F19)
	S22= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F22)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F24)
	S27= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F25)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F26)
	S29= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F27)
	S30= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F28)
	S31= IR_MEM.Out=>FU.IR_MEM                                  Premise(F29)
	S32= IR_WB.Out=>FU.IR_WB                                    Premise(F30)
	S33= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F31)
	S34= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F32)
	S35= ALUOut_MEM.Out=>FU.InMEM                               Premise(F33)
	S36= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F34)
	S37= ALUOut_WB.Out=>FU.InWB                                 Premise(F35)
	S38= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F36)
	S39= ALUOut_WB.Out=>GPR.WData                               Premise(F37)
	S40= IR_WB.Out15_11=>GPR.WReg                               Premise(F38)
	S41= IMMU.Addr=>IAddrReg.In                                 Premise(F39)
	S42= PC.Out=>ICache.IEA                                     Premise(F40)
	S43= ICache.IEA=addr                                        Path(S4,S42)
	S44= ICache.Hit=ICacheHit(addr)                             ICache-Search(S43)
	S45= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S44,S18)
	S46= FU.ICacheHit=ICacheHit(addr)                           Path(S44,S28)
	S47= PC.Out=>ICache.IEA                                     Premise(F41)
	S48= IMem.MEM8WordOut=>ICache.WData                         Premise(F42)
	S49= ICache.Out=>ICacheReg.In                               Premise(F43)
	S50= PC.Out=>IMMU.IEA                                       Premise(F44)
	S51= IMMU.IEA=addr                                          Path(S4,S50)
	S52= CP0.ASID=>IMMU.PID                                     Premise(F45)
	S53= IMMU.PID=pid                                           Path(S3,S52)
	S54= IMMU.Addr={pid,addr}                                   IMMU-Search(S53,S51)
	S55= IAddrReg.In={pid,addr}                                 Path(S54,S41)
	S56= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S53,S51)
	S57= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S56,S19)
	S58= IAddrReg.Out=>IMem.RAddr                               Premise(F46)
	S59= ICacheReg.Out=>IRMux.CacheData                         Premise(F47)
	S60= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F48)
	S61= IMem.Out=>IRMux.MemData                                Premise(F49)
	S62= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F50)
	S63= IR_MEM.Out=>IR_DMMU1.In                                Premise(F51)
	S64= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F52)
	S65= ICache.Out=>IR_ID.In                                   Premise(F53)
	S66= IRMux.Out=>IR_ID.In                                    Premise(F54)
	S67= ICache.Out=>IR_IMMU.In                                 Premise(F55)
	S68= IR_MEM.Out=>IR_WB.In                                   Premise(F56)
	S69= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F57)
	S70= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F58)
	S71= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F59)
	S72= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F60)
	S73= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F61)
	S74= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F62)
	S75= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F63)
	S76= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F64)
	S77= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F65)
	S78= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F66)
	S79= IR_EX.Out31_26=>CU_EX.Op                               Premise(F67)
	S80= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F68)
	S81= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F69)
	S82= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F70)
	S83= IR_ID.Out31_26=>CU_ID.Op                               Premise(F71)
	S84= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F72)
	S85= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F73)
	S86= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F74)
	S87= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F75)
	S88= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F76)
	S89= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F77)
	S90= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F78)
	S91= IR_WB.Out31_26=>CU_WB.Op                               Premise(F79)
	S92= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F80)
	S93= CtrlA_EX=0                                             Premise(F81)
	S94= CtrlB_EX=0                                             Premise(F82)
	S95= CtrlALUOut_MEM=0                                       Premise(F83)
	S96= CtrlALUOut_DMMU1=0                                     Premise(F84)
	S97= CtrlALUOut_DMMU2=0                                     Premise(F85)
	S98= CtrlALUOut_WB=0                                        Premise(F86)
	S99= CtrlA_MEM=0                                            Premise(F87)
	S100= CtrlA_WB=0                                            Premise(F88)
	S101= CtrlB_MEM=0                                           Premise(F89)
	S102= CtrlB_WB=0                                            Premise(F90)
	S103= CtrlICache=0                                          Premise(F91)
	S104= CtrlIMMU=0                                            Premise(F92)
	S105= CtrlIR_DMMU1=0                                        Premise(F93)
	S106= CtrlIR_DMMU2=0                                        Premise(F94)
	S107= CtrlIR_EX=0                                           Premise(F95)
	S108= CtrlIR_ID=0                                           Premise(F96)
	S109= CtrlIR_IMMU=1                                         Premise(F97)
	S110= CtrlIR_MEM=0                                          Premise(F98)
	S111= CtrlIR_WB=0                                           Premise(F99)
	S112= CtrlGPR=0                                             Premise(F100)
	S113= CtrlIAddrReg=1                                        Premise(F101)
	S114= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S55,S113)
	S115= CtrlPC=0                                              Premise(F102)
	S116= CtrlPCInc=0                                           Premise(F103)
	S117= PC[Out]=addr                                          PC-Hold(S1,S115,S116)
	S118= CtrlIMem=0                                            Premise(F104)
	S119= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S118)
	S120= CtrlICacheReg=1                                       Premise(F105)
	S121= CtrlASIDIn=0                                          Premise(F106)
	S122= CtrlCP0=0                                             Premise(F107)
	S123= CP0[ASID]=pid                                         CP0-Hold(S0,S122)
	S124= CtrlEPCIn=0                                           Premise(F108)
	S125= CtrlExCodeIn=0                                        Premise(F109)
	S126= CtrlIRMux=0                                           Premise(F110)
	S127= GPR[rS]=a                                             Premise(F111)
	S128= GPR[rT]=b                                             Premise(F112)

IMMU	S129= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S114)
	S130= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S114)
	S131= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S114)
	S132= PC.Out=addr                                           PC-Out(S117)
	S133= CP0.ASID=pid                                          CP0-Read-ASID(S123)
	S134= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F113)
	S135= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F114)
	S136= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F115)
	S137= A_MEM.Out=>A_WB.In                                    Premise(F116)
	S138= B_MEM.Out=>B_WB.In                                    Premise(F117)
	S139= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F118)
	S140= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F119)
	S141= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F120)
	S142= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F121)
	S143= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F122)
	S144= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F123)
	S145= FU.Bub_IF=>CU_IF.Bub                                  Premise(F124)
	S146= FU.Halt_IF=>CU_IF.Halt                                Premise(F125)
	S147= ICache.Hit=>CU_IF.ICacheHit                           Premise(F126)
	S148= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F127)
	S149= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F128)
	S150= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F129)
	S151= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F130)
	S152= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F131)
	S153= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F132)
	S154= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F133)
	S155= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F134)
	S156= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F135)
	S157= ICache.Hit=>FU.ICacheHit                              Premise(F136)
	S158= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F137)
	S159= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F138)
	S160= IR_MEM.Out=>FU.IR_MEM                                 Premise(F139)
	S161= IR_WB.Out=>FU.IR_WB                                   Premise(F140)
	S162= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F141)
	S163= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F142)
	S164= ALUOut_MEM.Out=>FU.InMEM                              Premise(F143)
	S165= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F144)
	S166= ALUOut_WB.Out=>FU.InWB                                Premise(F145)
	S167= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F146)
	S168= ALUOut_WB.Out=>GPR.WData                              Premise(F147)
	S169= IR_WB.Out15_11=>GPR.WReg                              Premise(F148)
	S170= IMMU.Addr=>IAddrReg.In                                Premise(F149)
	S171= PC.Out=>ICache.IEA                                    Premise(F150)
	S172= ICache.IEA=addr                                       Path(S132,S171)
	S173= ICache.Hit=ICacheHit(addr)                            ICache-Search(S172)
	S174= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S173,S147)
	S175= FU.ICacheHit=ICacheHit(addr)                          Path(S173,S157)
	S176= PC.Out=>ICache.IEA                                    Premise(F151)
	S177= IMem.MEM8WordOut=>ICache.WData                        Premise(F152)
	S178= ICache.Out=>ICacheReg.In                              Premise(F153)
	S179= PC.Out=>IMMU.IEA                                      Premise(F154)
	S180= IMMU.IEA=addr                                         Path(S132,S179)
	S181= CP0.ASID=>IMMU.PID                                    Premise(F155)
	S182= IMMU.PID=pid                                          Path(S133,S181)
	S183= IMMU.Addr={pid,addr}                                  IMMU-Search(S182,S180)
	S184= IAddrReg.In={pid,addr}                                Path(S183,S170)
	S185= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S182,S180)
	S186= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S185,S148)
	S187= IAddrReg.Out=>IMem.RAddr                              Premise(F156)
	S188= IMem.RAddr={pid,addr}                                 Path(S129,S187)
	S189= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S188,S119)
	S190= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S188,S119)
	S191= ICache.WData=IMemGet8Word({pid,addr})                 Path(S190,S177)
	S192= ICacheReg.Out=>IRMux.CacheData                        Premise(F157)
	S193= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F158)
	S194= IMem.Out=>IRMux.MemData                               Premise(F159)
	S195= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S189,S194)
	S196= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S195)
	S197= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F160)
	S198= IR_MEM.Out=>IR_DMMU1.In                               Premise(F161)
	S199= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F162)
	S200= ICache.Out=>IR_ID.In                                  Premise(F163)
	S201= IRMux.Out=>IR_ID.In                                   Premise(F164)
	S202= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S196,S201)
	S203= ICache.Out=>IR_IMMU.In                                Premise(F165)
	S204= IR_MEM.Out=>IR_WB.In                                  Premise(F166)
	S205= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F167)
	S206= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F168)
	S207= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F169)
	S208= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F170)
	S209= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F171)
	S210= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F172)
	S211= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F173)
	S212= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F174)
	S213= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F175)
	S214= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F176)
	S215= IR_EX.Out31_26=>CU_EX.Op                              Premise(F177)
	S216= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F178)
	S217= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F179)
	S218= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F180)
	S219= IR_ID.Out31_26=>CU_ID.Op                              Premise(F181)
	S220= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F182)
	S221= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F183)
	S222= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F184)
	S223= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F185)
	S224= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F186)
	S225= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F187)
	S226= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F188)
	S227= IR_WB.Out31_26=>CU_WB.Op                              Premise(F189)
	S228= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F190)
	S229= CtrlA_EX=0                                            Premise(F191)
	S230= CtrlB_EX=0                                            Premise(F192)
	S231= CtrlALUOut_MEM=0                                      Premise(F193)
	S232= CtrlALUOut_DMMU1=0                                    Premise(F194)
	S233= CtrlALUOut_DMMU2=0                                    Premise(F195)
	S234= CtrlALUOut_WB=0                                       Premise(F196)
	S235= CtrlA_MEM=0                                           Premise(F197)
	S236= CtrlA_WB=0                                            Premise(F198)
	S237= CtrlB_MEM=0                                           Premise(F199)
	S238= CtrlB_WB=0                                            Premise(F200)
	S239= CtrlICache=1                                          Premise(F201)
	S240= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S172,S191,S239)
	S241= CtrlIMMU=0                                            Premise(F202)
	S242= CtrlIR_DMMU1=0                                        Premise(F203)
	S243= CtrlIR_DMMU2=0                                        Premise(F204)
	S244= CtrlIR_EX=0                                           Premise(F205)
	S245= CtrlIR_ID=1                                           Premise(F206)
	S246= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S202,S245)
	S247= CtrlIR_IMMU=0                                         Premise(F207)
	S248= CtrlIR_MEM=0                                          Premise(F208)
	S249= CtrlIR_WB=0                                           Premise(F209)
	S250= CtrlGPR=0                                             Premise(F210)
	S251= GPR[rS]=a                                             GPR-Hold(S127,S250)
	S252= GPR[rT]=b                                             GPR-Hold(S128,S250)
	S253= CtrlIAddrReg=0                                        Premise(F211)
	S254= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S114,S253)
	S255= CtrlPC=0                                              Premise(F212)
	S256= CtrlPCInc=1                                           Premise(F213)
	S257= PC[Out]=addr+4                                        PC-Inc(S117,S255,S256)
	S258= PC[CIA]=addr                                          PC-Inc(S117,S255,S256)
	S259= CtrlIMem=0                                            Premise(F214)
	S260= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S119,S259)
	S261= CtrlICacheReg=0                                       Premise(F215)
	S262= CtrlASIDIn=0                                          Premise(F216)
	S263= CtrlCP0=0                                             Premise(F217)
	S264= CP0[ASID]=pid                                         CP0-Hold(S123,S263)
	S265= CtrlEPCIn=0                                           Premise(F218)
	S266= CtrlExCodeIn=0                                        Premise(F219)
	S267= CtrlIRMux=0                                           Premise(F220)

ID	S268= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S246)
	S269= IR_ID.Out31_26=0                                      IR-Out(S246)
	S270= IR_ID.Out25_21=rS                                     IR-Out(S246)
	S271= IR_ID.Out20_16=rT                                     IR-Out(S246)
	S272= IR_ID.Out15_11=rD                                     IR-Out(S246)
	S273= IR_ID.Out10_6=0                                       IR-Out(S246)
	S274= IR_ID.Out5_0=37                                       IR-Out(S246)
	S275= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S254)
	S276= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S254)
	S277= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S254)
	S278= PC.Out=addr+4                                         PC-Out(S257)
	S279= PC.CIA=addr                                           PC-Out(S258)
	S280= PC.CIA31_28=addr[31:28]                               PC-Out(S258)
	S281= CP0.ASID=pid                                          CP0-Read-ASID(S264)
	S282= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F221)
	S283= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F222)
	S284= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F223)
	S285= A_MEM.Out=>A_WB.In                                    Premise(F224)
	S286= B_MEM.Out=>B_WB.In                                    Premise(F225)
	S287= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F226)
	S288= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F227)
	S289= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F228)
	S290= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F229)
	S291= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F230)
	S292= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F231)
	S293= FU.Bub_IF=>CU_IF.Bub                                  Premise(F232)
	S294= FU.Halt_IF=>CU_IF.Halt                                Premise(F233)
	S295= ICache.Hit=>CU_IF.ICacheHit                           Premise(F234)
	S296= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F235)
	S297= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F236)
	S298= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F237)
	S299= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F238)
	S300= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F239)
	S301= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F240)
	S302= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F241)
	S303= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F242)
	S304= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F243)
	S305= ICache.Hit=>FU.ICacheHit                              Premise(F244)
	S306= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F245)
	S307= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F246)
	S308= IR_MEM.Out=>FU.IR_MEM                                 Premise(F247)
	S309= IR_WB.Out=>FU.IR_WB                                   Premise(F248)
	S310= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F249)
	S311= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F250)
	S312= ALUOut_MEM.Out=>FU.InMEM                              Premise(F251)
	S313= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F252)
	S314= ALUOut_WB.Out=>FU.InWB                                Premise(F253)
	S315= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F254)
	S316= ALUOut_WB.Out=>GPR.WData                              Premise(F255)
	S317= IR_WB.Out15_11=>GPR.WReg                              Premise(F256)
	S318= IMMU.Addr=>IAddrReg.In                                Premise(F257)
	S319= PC.Out=>ICache.IEA                                    Premise(F258)
	S320= ICache.IEA=addr+4                                     Path(S278,S319)
	S321= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S320)
	S322= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S321,S295)
	S323= FU.ICacheHit=ICacheHit(addr+4)                        Path(S321,S305)
	S324= PC.Out=>ICache.IEA                                    Premise(F259)
	S325= IMem.MEM8WordOut=>ICache.WData                        Premise(F260)
	S326= ICache.Out=>ICacheReg.In                              Premise(F261)
	S327= PC.Out=>IMMU.IEA                                      Premise(F262)
	S328= IMMU.IEA=addr+4                                       Path(S278,S327)
	S329= CP0.ASID=>IMMU.PID                                    Premise(F263)
	S330= IMMU.PID=pid                                          Path(S281,S329)
	S331= IMMU.Addr={pid,addr+4}                                IMMU-Search(S330,S328)
	S332= IAddrReg.In={pid,addr+4}                              Path(S331,S318)
	S333= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S330,S328)
	S334= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S333,S296)
	S335= IAddrReg.Out=>IMem.RAddr                              Premise(F264)
	S336= IMem.RAddr={pid,addr}                                 Path(S275,S335)
	S337= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S336,S260)
	S338= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S336,S260)
	S339= ICache.WData=IMemGet8Word({pid,addr})                 Path(S338,S325)
	S340= ICacheReg.Out=>IRMux.CacheData                        Premise(F265)
	S341= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F266)
	S342= IMem.Out=>IRMux.MemData                               Premise(F267)
	S343= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S337,S342)
	S344= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S343)
	S345= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F268)
	S346= IR_MEM.Out=>IR_DMMU1.In                               Premise(F269)
	S347= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F270)
	S348= ICache.Out=>IR_ID.In                                  Premise(F271)
	S349= IRMux.Out=>IR_ID.In                                   Premise(F272)
	S350= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S344,S349)
	S351= ICache.Out=>IR_IMMU.In                                Premise(F273)
	S352= IR_MEM.Out=>IR_WB.In                                  Premise(F274)
	S353= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F275)
	S354= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F276)
	S355= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F277)
	S356= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F278)
	S357= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F279)
	S358= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F280)
	S359= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F281)
	S360= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F282)
	S361= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F283)
	S362= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F284)
	S363= IR_EX.Out31_26=>CU_EX.Op                              Premise(F285)
	S364= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F286)
	S365= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F287)
	S366= CU_ID.IRFunc1=rT                                      Path(S271,S365)
	S367= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F288)
	S368= CU_ID.IRFunc2=rS                                      Path(S270,S367)
	S369= IR_ID.Out31_26=>CU_ID.Op                              Premise(F289)
	S370= CU_ID.Op=0                                            Path(S269,S369)
	S371= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F290)
	S372= CU_ID.IRFunc=37                                       Path(S274,S371)
	S373= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F291)
	S374= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F292)
	S375= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F293)
	S376= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F294)
	S377= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F295)
	S378= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F296)
	S379= IR_WB.Out31_26=>CU_WB.Op                              Premise(F297)
	S380= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F298)
	S381= CtrlA_EX=1                                            Premise(F299)
	S382= CtrlB_EX=1                                            Premise(F300)
	S383= CtrlALUOut_MEM=0                                      Premise(F301)
	S384= CtrlALUOut_DMMU1=0                                    Premise(F302)
	S385= CtrlALUOut_DMMU2=0                                    Premise(F303)
	S386= CtrlALUOut_WB=0                                       Premise(F304)
	S387= CtrlA_MEM=0                                           Premise(F305)
	S388= CtrlA_WB=0                                            Premise(F306)
	S389= CtrlB_MEM=0                                           Premise(F307)
	S390= CtrlB_WB=0                                            Premise(F308)
	S391= CtrlICache=0                                          Premise(F309)
	S392= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S240,S391)
	S393= CtrlIMMU=0                                            Premise(F310)
	S394= CtrlIR_DMMU1=0                                        Premise(F311)
	S395= CtrlIR_DMMU2=0                                        Premise(F312)
	S396= CtrlIR_EX=1                                           Premise(F313)
	S397= CtrlIR_ID=0                                           Premise(F314)
	S398= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S246,S397)
	S399= CtrlIR_IMMU=0                                         Premise(F315)
	S400= CtrlIR_MEM=0                                          Premise(F316)
	S401= CtrlIR_WB=0                                           Premise(F317)
	S402= CtrlGPR=0                                             Premise(F318)
	S403= GPR[rS]=a                                             GPR-Hold(S251,S402)
	S404= GPR[rT]=b                                             GPR-Hold(S252,S402)
	S405= CtrlIAddrReg=0                                        Premise(F319)
	S406= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S254,S405)
	S407= CtrlPC=0                                              Premise(F320)
	S408= CtrlPCInc=0                                           Premise(F321)
	S409= PC[CIA]=addr                                          PC-Hold(S258,S408)
	S410= PC[Out]=addr+4                                        PC-Hold(S257,S407,S408)
	S411= CtrlIMem=0                                            Premise(F322)
	S412= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S260,S411)
	S413= CtrlICacheReg=0                                       Premise(F323)
	S414= CtrlASIDIn=0                                          Premise(F324)
	S415= CtrlCP0=0                                             Premise(F325)
	S416= CP0[ASID]=pid                                         CP0-Hold(S264,S415)
	S417= CtrlEPCIn=0                                           Premise(F326)
	S418= CtrlExCodeIn=0                                        Premise(F327)
	S419= CtrlIRMux=0                                           Premise(F328)

EX	S420= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S398)
	S421= IR_ID.Out31_26=0                                      IR-Out(S398)
	S422= IR_ID.Out25_21=rS                                     IR-Out(S398)
	S423= IR_ID.Out20_16=rT                                     IR-Out(S398)
	S424= IR_ID.Out15_11=rD                                     IR-Out(S398)
	S425= IR_ID.Out10_6=0                                       IR-Out(S398)
	S426= IR_ID.Out5_0=37                                       IR-Out(S398)
	S427= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S406)
	S428= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S406)
	S429= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S406)
	S430= PC.CIA=addr                                           PC-Out(S409)
	S431= PC.CIA31_28=addr[31:28]                               PC-Out(S409)
	S432= PC.Out=addr+4                                         PC-Out(S410)
	S433= CP0.ASID=pid                                          CP0-Read-ASID(S416)
	S434= ALU.Func=6'b000001                                    Premise(F329)
	S435= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F330)
	S436= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F331)
	S437= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F332)
	S438= A_MEM.Out=>A_WB.In                                    Premise(F333)
	S439= B_MEM.Out=>B_WB.In                                    Premise(F334)
	S440= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F335)
	S441= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F336)
	S442= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F337)
	S443= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F338)
	S444= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F339)
	S445= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F340)
	S446= FU.Bub_IF=>CU_IF.Bub                                  Premise(F341)
	S447= FU.Halt_IF=>CU_IF.Halt                                Premise(F342)
	S448= ICache.Hit=>CU_IF.ICacheHit                           Premise(F343)
	S449= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F344)
	S450= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F345)
	S451= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F346)
	S452= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F347)
	S453= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F348)
	S454= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F349)
	S455= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F350)
	S456= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F351)
	S457= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F352)
	S458= ICache.Hit=>FU.ICacheHit                              Premise(F353)
	S459= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F354)
	S460= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F355)
	S461= IR_MEM.Out=>FU.IR_MEM                                 Premise(F356)
	S462= IR_WB.Out=>FU.IR_WB                                   Premise(F357)
	S463= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F358)
	S464= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F359)
	S465= ALUOut_MEM.Out=>FU.InMEM                              Premise(F360)
	S466= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F361)
	S467= ALUOut_WB.Out=>FU.InWB                                Premise(F362)
	S468= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F363)
	S469= ALUOut_WB.Out=>GPR.WData                              Premise(F364)
	S470= IR_WB.Out15_11=>GPR.WReg                              Premise(F365)
	S471= IMMU.Addr=>IAddrReg.In                                Premise(F366)
	S472= PC.Out=>ICache.IEA                                    Premise(F367)
	S473= ICache.IEA=addr+4                                     Path(S432,S472)
	S474= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S473)
	S475= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S474,S448)
	S476= FU.ICacheHit=ICacheHit(addr+4)                        Path(S474,S458)
	S477= PC.Out=>ICache.IEA                                    Premise(F368)
	S478= IMem.MEM8WordOut=>ICache.WData                        Premise(F369)
	S479= ICache.Out=>ICacheReg.In                              Premise(F370)
	S480= PC.Out=>IMMU.IEA                                      Premise(F371)
	S481= IMMU.IEA=addr+4                                       Path(S432,S480)
	S482= CP0.ASID=>IMMU.PID                                    Premise(F372)
	S483= IMMU.PID=pid                                          Path(S433,S482)
	S484= IMMU.Addr={pid,addr+4}                                IMMU-Search(S483,S481)
	S485= IAddrReg.In={pid,addr+4}                              Path(S484,S471)
	S486= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S483,S481)
	S487= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S486,S449)
	S488= IAddrReg.Out=>IMem.RAddr                              Premise(F373)
	S489= IMem.RAddr={pid,addr}                                 Path(S427,S488)
	S490= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S489,S412)
	S491= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S489,S412)
	S492= ICache.WData=IMemGet8Word({pid,addr})                 Path(S491,S478)
	S493= ICacheReg.Out=>IRMux.CacheData                        Premise(F374)
	S494= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F375)
	S495= IMem.Out=>IRMux.MemData                               Premise(F376)
	S496= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S490,S495)
	S497= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S496)
	S498= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F377)
	S499= IR_MEM.Out=>IR_DMMU1.In                               Premise(F378)
	S500= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F379)
	S501= ICache.Out=>IR_ID.In                                  Premise(F380)
	S502= IRMux.Out=>IR_ID.In                                   Premise(F381)
	S503= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S497,S502)
	S504= ICache.Out=>IR_IMMU.In                                Premise(F382)
	S505= IR_MEM.Out=>IR_WB.In                                  Premise(F383)
	S506= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F384)
	S507= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F385)
	S508= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F386)
	S509= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F387)
	S510= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F388)
	S511= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F389)
	S512= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F390)
	S513= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F391)
	S514= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F392)
	S515= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F393)
	S516= IR_EX.Out31_26=>CU_EX.Op                              Premise(F394)
	S517= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F395)
	S518= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F396)
	S519= CU_ID.IRFunc1=rT                                      Path(S423,S518)
	S520= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F397)
	S521= CU_ID.IRFunc2=rS                                      Path(S422,S520)
	S522= IR_ID.Out31_26=>CU_ID.Op                              Premise(F398)
	S523= CU_ID.Op=0                                            Path(S421,S522)
	S524= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F399)
	S525= CU_ID.IRFunc=37                                       Path(S426,S524)
	S526= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F400)
	S527= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F401)
	S528= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F402)
	S529= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F403)
	S530= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F404)
	S531= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F405)
	S532= IR_WB.Out31_26=>CU_WB.Op                              Premise(F406)
	S533= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F407)
	S534= CtrlA_EX=0                                            Premise(F408)
	S535= CtrlB_EX=0                                            Premise(F409)
	S536= CtrlALUOut_MEM=1                                      Premise(F410)
	S537= CtrlALUOut_DMMU1=0                                    Premise(F411)
	S538= CtrlALUOut_DMMU2=0                                    Premise(F412)
	S539= CtrlALUOut_WB=0                                       Premise(F413)
	S540= CtrlA_MEM=0                                           Premise(F414)
	S541= CtrlA_WB=0                                            Premise(F415)
	S542= CtrlB_MEM=0                                           Premise(F416)
	S543= CtrlB_WB=0                                            Premise(F417)
	S544= CtrlICache=0                                          Premise(F418)
	S545= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S392,S544)
	S546= CtrlIMMU=0                                            Premise(F419)
	S547= CtrlIR_DMMU1=0                                        Premise(F420)
	S548= CtrlIR_DMMU2=0                                        Premise(F421)
	S549= CtrlIR_EX=0                                           Premise(F422)
	S550= CtrlIR_ID=0                                           Premise(F423)
	S551= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S398,S550)
	S552= CtrlIR_IMMU=0                                         Premise(F424)
	S553= CtrlIR_MEM=1                                          Premise(F425)
	S554= CtrlIR_WB=0                                           Premise(F426)
	S555= CtrlGPR=0                                             Premise(F427)
	S556= GPR[rS]=a                                             GPR-Hold(S403,S555)
	S557= GPR[rT]=b                                             GPR-Hold(S404,S555)
	S558= CtrlIAddrReg=0                                        Premise(F428)
	S559= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S406,S558)
	S560= CtrlPC=0                                              Premise(F429)
	S561= CtrlPCInc=0                                           Premise(F430)
	S562= PC[CIA]=addr                                          PC-Hold(S409,S561)
	S563= PC[Out]=addr+4                                        PC-Hold(S410,S560,S561)
	S564= CtrlIMem=0                                            Premise(F431)
	S565= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S412,S564)
	S566= CtrlICacheReg=0                                       Premise(F432)
	S567= CtrlASIDIn=0                                          Premise(F433)
	S568= CtrlCP0=0                                             Premise(F434)
	S569= CP0[ASID]=pid                                         CP0-Hold(S416,S568)
	S570= CtrlEPCIn=0                                           Premise(F435)
	S571= CtrlExCodeIn=0                                        Premise(F436)
	S572= CtrlIRMux=0                                           Premise(F437)

MEM	S573= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S551)
	S574= IR_ID.Out31_26=0                                      IR-Out(S551)
	S575= IR_ID.Out25_21=rS                                     IR-Out(S551)
	S576= IR_ID.Out20_16=rT                                     IR-Out(S551)
	S577= IR_ID.Out15_11=rD                                     IR-Out(S551)
	S578= IR_ID.Out10_6=0                                       IR-Out(S551)
	S579= IR_ID.Out5_0=37                                       IR-Out(S551)
	S580= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S559)
	S581= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S559)
	S582= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S559)
	S583= PC.CIA=addr                                           PC-Out(S562)
	S584= PC.CIA31_28=addr[31:28]                               PC-Out(S562)
	S585= PC.Out=addr+4                                         PC-Out(S563)
	S586= CP0.ASID=pid                                          CP0-Read-ASID(S569)
	S587= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F438)
	S588= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F439)
	S589= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F440)
	S590= A_MEM.Out=>A_WB.In                                    Premise(F441)
	S591= B_MEM.Out=>B_WB.In                                    Premise(F442)
	S592= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F443)
	S593= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F444)
	S594= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F445)
	S595= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F446)
	S596= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F447)
	S597= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F448)
	S598= FU.Bub_IF=>CU_IF.Bub                                  Premise(F449)
	S599= FU.Halt_IF=>CU_IF.Halt                                Premise(F450)
	S600= ICache.Hit=>CU_IF.ICacheHit                           Premise(F451)
	S601= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F452)
	S602= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F453)
	S603= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F454)
	S604= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F455)
	S605= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F456)
	S606= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F457)
	S607= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F458)
	S608= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F459)
	S609= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F460)
	S610= ICache.Hit=>FU.ICacheHit                              Premise(F461)
	S611= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F462)
	S612= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F463)
	S613= IR_MEM.Out=>FU.IR_MEM                                 Premise(F464)
	S614= IR_WB.Out=>FU.IR_WB                                   Premise(F465)
	S615= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F466)
	S616= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F467)
	S617= ALUOut_MEM.Out=>FU.InMEM                              Premise(F468)
	S618= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F469)
	S619= ALUOut_WB.Out=>FU.InWB                                Premise(F470)
	S620= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F471)
	S621= ALUOut_WB.Out=>GPR.WData                              Premise(F472)
	S622= IR_WB.Out15_11=>GPR.WReg                              Premise(F473)
	S623= IMMU.Addr=>IAddrReg.In                                Premise(F474)
	S624= PC.Out=>ICache.IEA                                    Premise(F475)
	S625= ICache.IEA=addr+4                                     Path(S585,S624)
	S626= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S625)
	S627= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S626,S600)
	S628= FU.ICacheHit=ICacheHit(addr+4)                        Path(S626,S610)
	S629= PC.Out=>ICache.IEA                                    Premise(F476)
	S630= IMem.MEM8WordOut=>ICache.WData                        Premise(F477)
	S631= ICache.Out=>ICacheReg.In                              Premise(F478)
	S632= PC.Out=>IMMU.IEA                                      Premise(F479)
	S633= IMMU.IEA=addr+4                                       Path(S585,S632)
	S634= CP0.ASID=>IMMU.PID                                    Premise(F480)
	S635= IMMU.PID=pid                                          Path(S586,S634)
	S636= IMMU.Addr={pid,addr+4}                                IMMU-Search(S635,S633)
	S637= IAddrReg.In={pid,addr+4}                              Path(S636,S623)
	S638= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S635,S633)
	S639= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S638,S601)
	S640= IAddrReg.Out=>IMem.RAddr                              Premise(F481)
	S641= IMem.RAddr={pid,addr}                                 Path(S580,S640)
	S642= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S641,S565)
	S643= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S641,S565)
	S644= ICache.WData=IMemGet8Word({pid,addr})                 Path(S643,S630)
	S645= ICacheReg.Out=>IRMux.CacheData                        Premise(F482)
	S646= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F483)
	S647= IMem.Out=>IRMux.MemData                               Premise(F484)
	S648= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S642,S647)
	S649= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S648)
	S650= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F485)
	S651= IR_MEM.Out=>IR_DMMU1.In                               Premise(F486)
	S652= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F487)
	S653= ICache.Out=>IR_ID.In                                  Premise(F488)
	S654= IRMux.Out=>IR_ID.In                                   Premise(F489)
	S655= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S649,S654)
	S656= ICache.Out=>IR_IMMU.In                                Premise(F490)
	S657= IR_MEM.Out=>IR_WB.In                                  Premise(F491)
	S658= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F492)
	S659= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F493)
	S660= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F494)
	S661= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F495)
	S662= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F496)
	S663= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F497)
	S664= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F498)
	S665= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F499)
	S666= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F500)
	S667= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F501)
	S668= IR_EX.Out31_26=>CU_EX.Op                              Premise(F502)
	S669= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F503)
	S670= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F504)
	S671= CU_ID.IRFunc1=rT                                      Path(S576,S670)
	S672= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F505)
	S673= CU_ID.IRFunc2=rS                                      Path(S575,S672)
	S674= IR_ID.Out31_26=>CU_ID.Op                              Premise(F506)
	S675= CU_ID.Op=0                                            Path(S574,S674)
	S676= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F507)
	S677= CU_ID.IRFunc=37                                       Path(S579,S676)
	S678= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F508)
	S679= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F509)
	S680= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F510)
	S681= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F511)
	S682= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F512)
	S683= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F513)
	S684= IR_WB.Out31_26=>CU_WB.Op                              Premise(F514)
	S685= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F515)
	S686= CtrlA_EX=0                                            Premise(F516)
	S687= CtrlB_EX=0                                            Premise(F517)
	S688= CtrlALUOut_MEM=0                                      Premise(F518)
	S689= CtrlALUOut_DMMU1=1                                    Premise(F519)
	S690= CtrlALUOut_DMMU2=0                                    Premise(F520)
	S691= CtrlALUOut_WB=1                                       Premise(F521)
	S692= CtrlA_MEM=0                                           Premise(F522)
	S693= CtrlA_WB=1                                            Premise(F523)
	S694= CtrlB_MEM=0                                           Premise(F524)
	S695= CtrlB_WB=1                                            Premise(F525)
	S696= CtrlICache=0                                          Premise(F526)
	S697= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S545,S696)
	S698= CtrlIMMU=0                                            Premise(F527)
	S699= CtrlIR_DMMU1=1                                        Premise(F528)
	S700= CtrlIR_DMMU2=0                                        Premise(F529)
	S701= CtrlIR_EX=0                                           Premise(F530)
	S702= CtrlIR_ID=0                                           Premise(F531)
	S703= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S551,S702)
	S704= CtrlIR_IMMU=0                                         Premise(F532)
	S705= CtrlIR_MEM=0                                          Premise(F533)
	S706= CtrlIR_WB=1                                           Premise(F534)
	S707= CtrlGPR=0                                             Premise(F535)
	S708= GPR[rS]=a                                             GPR-Hold(S556,S707)
	S709= GPR[rT]=b                                             GPR-Hold(S557,S707)
	S710= CtrlIAddrReg=0                                        Premise(F536)
	S711= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S559,S710)
	S712= CtrlPC=0                                              Premise(F537)
	S713= CtrlPCInc=0                                           Premise(F538)
	S714= PC[CIA]=addr                                          PC-Hold(S562,S713)
	S715= PC[Out]=addr+4                                        PC-Hold(S563,S712,S713)
	S716= CtrlIMem=0                                            Premise(F539)
	S717= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S565,S716)
	S718= CtrlICacheReg=0                                       Premise(F540)
	S719= CtrlASIDIn=0                                          Premise(F541)
	S720= CtrlCP0=0                                             Premise(F542)
	S721= CP0[ASID]=pid                                         CP0-Hold(S569,S720)
	S722= CtrlEPCIn=0                                           Premise(F543)
	S723= CtrlExCodeIn=0                                        Premise(F544)
	S724= CtrlIRMux=0                                           Premise(F545)

WB	S725= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S703)
	S726= IR_ID.Out31_26=0                                      IR-Out(S703)
	S727= IR_ID.Out25_21=rS                                     IR-Out(S703)
	S728= IR_ID.Out20_16=rT                                     IR-Out(S703)
	S729= IR_ID.Out15_11=rD                                     IR-Out(S703)
	S730= IR_ID.Out10_6=0                                       IR-Out(S703)
	S731= IR_ID.Out5_0=37                                       IR-Out(S703)
	S732= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S711)
	S733= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S711)
	S734= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S711)
	S735= PC.CIA=addr                                           PC-Out(S714)
	S736= PC.CIA31_28=addr[31:28]                               PC-Out(S714)
	S737= PC.Out=addr+4                                         PC-Out(S715)
	S738= CP0.ASID=pid                                          CP0-Read-ASID(S721)
	S739= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F762)
	S740= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F763)
	S741= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F764)
	S742= A_MEM.Out=>A_WB.In                                    Premise(F765)
	S743= B_MEM.Out=>B_WB.In                                    Premise(F766)
	S744= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F767)
	S745= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F768)
	S746= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F769)
	S747= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F770)
	S748= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F771)
	S749= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F772)
	S750= FU.Bub_IF=>CU_IF.Bub                                  Premise(F773)
	S751= FU.Halt_IF=>CU_IF.Halt                                Premise(F774)
	S752= ICache.Hit=>CU_IF.ICacheHit                           Premise(F775)
	S753= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F776)
	S754= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F777)
	S755= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F778)
	S756= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F779)
	S757= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F780)
	S758= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F781)
	S759= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F782)
	S760= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F783)
	S761= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F784)
	S762= ICache.Hit=>FU.ICacheHit                              Premise(F785)
	S763= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F786)
	S764= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F787)
	S765= IR_MEM.Out=>FU.IR_MEM                                 Premise(F788)
	S766= IR_WB.Out=>FU.IR_WB                                   Premise(F789)
	S767= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F790)
	S768= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F791)
	S769= ALUOut_MEM.Out=>FU.InMEM                              Premise(F792)
	S770= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F793)
	S771= ALUOut_WB.Out=>FU.InWB                                Premise(F794)
	S772= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F795)
	S773= ALUOut_WB.Out=>GPR.WData                              Premise(F796)
	S774= IR_WB.Out15_11=>GPR.WReg                              Premise(F797)
	S775= IMMU.Addr=>IAddrReg.In                                Premise(F798)
	S776= PC.Out=>ICache.IEA                                    Premise(F799)
	S777= ICache.IEA=addr+4                                     Path(S737,S776)
	S778= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S777)
	S779= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S778,S752)
	S780= FU.ICacheHit=ICacheHit(addr+4)                        Path(S778,S762)
	S781= PC.Out=>ICache.IEA                                    Premise(F800)
	S782= IMem.MEM8WordOut=>ICache.WData                        Premise(F801)
	S783= ICache.Out=>ICacheReg.In                              Premise(F802)
	S784= PC.Out=>IMMU.IEA                                      Premise(F803)
	S785= IMMU.IEA=addr+4                                       Path(S737,S784)
	S786= CP0.ASID=>IMMU.PID                                    Premise(F804)
	S787= IMMU.PID=pid                                          Path(S738,S786)
	S788= IMMU.Addr={pid,addr+4}                                IMMU-Search(S787,S785)
	S789= IAddrReg.In={pid,addr+4}                              Path(S788,S775)
	S790= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S787,S785)
	S791= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S790,S753)
	S792= IAddrReg.Out=>IMem.RAddr                              Premise(F805)
	S793= IMem.RAddr={pid,addr}                                 Path(S732,S792)
	S794= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S793,S717)
	S795= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S793,S717)
	S796= ICache.WData=IMemGet8Word({pid,addr})                 Path(S795,S782)
	S797= ICacheReg.Out=>IRMux.CacheData                        Premise(F806)
	S798= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F807)
	S799= IMem.Out=>IRMux.MemData                               Premise(F808)
	S800= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S794,S799)
	S801= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S800)
	S802= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F809)
	S803= IR_MEM.Out=>IR_DMMU1.In                               Premise(F810)
	S804= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F811)
	S805= ICache.Out=>IR_ID.In                                  Premise(F812)
	S806= IRMux.Out=>IR_ID.In                                   Premise(F813)
	S807= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S801,S806)
	S808= ICache.Out=>IR_IMMU.In                                Premise(F814)
	S809= IR_MEM.Out=>IR_WB.In                                  Premise(F815)
	S810= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F816)
	S811= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F817)
	S812= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F818)
	S813= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F819)
	S814= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F820)
	S815= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F821)
	S816= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F822)
	S817= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F823)
	S818= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F824)
	S819= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F825)
	S820= IR_EX.Out31_26=>CU_EX.Op                              Premise(F826)
	S821= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F827)
	S822= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F828)
	S823= CU_ID.IRFunc1=rT                                      Path(S728,S822)
	S824= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F829)
	S825= CU_ID.IRFunc2=rS                                      Path(S727,S824)
	S826= IR_ID.Out31_26=>CU_ID.Op                              Premise(F830)
	S827= CU_ID.Op=0                                            Path(S726,S826)
	S828= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F831)
	S829= CU_ID.IRFunc=37                                       Path(S731,S828)
	S830= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F832)
	S831= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F833)
	S832= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F834)
	S833= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F835)
	S834= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F836)
	S835= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F837)
	S836= IR_WB.Out31_26=>CU_WB.Op                              Premise(F838)
	S837= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F839)
	S838= CtrlA_EX=0                                            Premise(F840)
	S839= CtrlB_EX=0                                            Premise(F841)
	S840= CtrlALUOut_MEM=0                                      Premise(F842)
	S841= CtrlALUOut_DMMU1=0                                    Premise(F843)
	S842= CtrlALUOut_DMMU2=0                                    Premise(F844)
	S843= CtrlALUOut_WB=0                                       Premise(F845)
	S844= CtrlA_MEM=0                                           Premise(F846)
	S845= CtrlA_WB=0                                            Premise(F847)
	S846= CtrlB_MEM=0                                           Premise(F848)
	S847= CtrlB_WB=0                                            Premise(F849)
	S848= CtrlICache=0                                          Premise(F850)
	S849= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S697,S848)
	S850= CtrlIMMU=0                                            Premise(F851)
	S851= CtrlIR_DMMU1=0                                        Premise(F852)
	S852= CtrlIR_DMMU2=0                                        Premise(F853)
	S853= CtrlIR_EX=0                                           Premise(F854)
	S854= CtrlIR_ID=0                                           Premise(F855)
	S855= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S703,S854)
	S856= CtrlIR_IMMU=0                                         Premise(F856)
	S857= CtrlIR_MEM=0                                          Premise(F857)
	S858= CtrlIR_WB=0                                           Premise(F858)
	S859= CtrlGPR=1                                             Premise(F859)
	S860= CtrlIAddrReg=0                                        Premise(F860)
	S861= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S711,S860)
	S862= CtrlPC=0                                              Premise(F861)
	S863= CtrlPCInc=0                                           Premise(F862)
	S864= PC[CIA]=addr                                          PC-Hold(S714,S863)
	S865= PC[Out]=addr+4                                        PC-Hold(S715,S862,S863)
	S866= CtrlIMem=0                                            Premise(F863)
	S867= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S717,S866)
	S868= CtrlICacheReg=0                                       Premise(F864)
	S869= CtrlASIDIn=0                                          Premise(F865)
	S870= CtrlCP0=0                                             Premise(F866)
	S871= CP0[ASID]=pid                                         CP0-Hold(S721,S870)
	S872= CtrlEPCIn=0                                           Premise(F867)
	S873= CtrlExCodeIn=0                                        Premise(F868)
	S874= CtrlIRMux=0                                           Premise(F869)

POST	S849= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S697,S848)
	S855= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S703,S854)
	S861= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S711,S860)
	S864= PC[CIA]=addr                                          PC-Hold(S714,S863)
	S865= PC[Out]=addr+4                                        PC-Hold(S715,S862,S863)
	S867= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S717,S866)
	S871= CP0[ASID]=pid                                         CP0-Hold(S721,S870)

