Analysis & Synthesis report for Saturnin_Tb
Sun Sep 19 13:20:44 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Saturnin_Tb|presente
 11. State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|presente
 12. State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|presente
 13. State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|presente
 14. State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente
 15. State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|presente
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Source assignments for Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0|altsyncram_ovp1:auto_generated
 24. Source assignments for Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0|altsyncram_00q1:auto_generated
 25. Source assignments for Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0|altsyncram_2tp1:auto_generated
 26. Source assignments for Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0|altsyncram_rsp1:auto_generated
 27. Source assignments for Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0|altsyncram_qsp1:auto_generated
 28. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_K
 29. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_K
 30. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_N
 31. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_N
 32. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_xK
 33. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK
 34. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_xB
 35. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xB
 36. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrWr_xK
 37. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK
 38. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrWr_SB
 39. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_SB
 40. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrWr_xB
 41. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xB
 42. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey
 43. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce
 44. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_AddrWr
 45. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_AddrRd
 46. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_DataIn
 47. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_DataOut
 48. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data
 49. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|MemBnk:uxB
 50. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|MemBnk:uxK
 51. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Mux:uMux_DataIn_xB
 52. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrWr_xB
 53. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdB
 54. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xB
 55. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdK
 56. Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xK
 57. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 58. Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0
 59. Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0
 60. Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0
 61. Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0
 62. Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0
 63. altsyncram Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxRd_xK"
 65. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xK"
 66. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdK"
 67. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxRd_xB"
 68. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xB"
 69. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdB"
 70. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxWr_xB"
 71. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrWr_xB"
 72. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|Mux:uMux_DataIn_xB"
 73. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MemBnk:uxK"
 74. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MemBnk:uxB"
 75. Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|S2P:uS2P"
 76. Signal Tap Logic Analyzer Settings
 77. Post-Synthesis Netlist Statistics for Top Partition
 78. Elapsed Time Per Partition
 79. Connections to In-System Debugging Instance "auto_signaltap_0"
 80. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Sep 19 13:20:44 2021       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Saturnin_Tb                                 ;
; Top-level Entity Name           ; Saturnin_Tb                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3349                                        ;
; Total pins                      ; 79                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 26,144                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Saturnin_Tb        ; Saturnin_Tb        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../SATURNIN_VHDL/S_Box.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S_Box.vhd                                                                 ;             ;
; ../../SATURNIN_VHDL/MuxLogic.vhd                                   ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MuxLogic.vhd                                                              ;             ;
; ../../SATURNIN_VHDL/Mux.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Mux.vhd                                                                   ;             ;
; ../../SATURNIN_VHDL/XOR_key_Rotated.vhd                            ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key_Rotated.vhd                                                       ;             ;
; ../../SATURNIN_VHDL/XOR_key.vhd                                    ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key.vhd                                                               ;             ;
; ../../SATURNIN_VHDL/SR_Slice_Inv.vhd                               ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice_Inv.vhd                                                          ;             ;
; ../../SATURNIN_VHDL/SR_Slice.vhd                                   ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice.vhd                                                              ;             ;
; ../../SATURNIN_VHDL/SR_Sheet_Inv.vhd                               ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet_Inv.vhd                                                          ;             ;
; ../../SATURNIN_VHDL/SR_Sheet.vhd                                   ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet.vhd                                                              ;             ;
; ../../SATURNIN_VHDL/Saturnin_Tb.vhd                                ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd                                                           ;             ;
; ../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd                   ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd                                              ;             ;
; ../../SATURNIN_VHDL/S2P.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S2P.vhd                                                                   ;             ;
; ../../SATURNIN_VHDL/Register_Logic.vhd                             ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_Logic.vhd                                                        ;             ;
; ../../SATURNIN_VHDL/Register_A.vhd                                 ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_A.vhd                                                            ;             ;
; ../../SATURNIN_VHDL/MemBnk.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MemBnk.vhd                                                                ;             ;
; ../../SATURNIN_VHDL/MDS.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MDS.vhd                                                                   ;             ;
; ../../SATURNIN_VHDL/Make_Rounds.vhd                                ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Make_Rounds.vhd                                                           ;             ;
; ../../SATURNIN_VHDL/DeMux.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DeMux.vhd                                                                 ;             ;
; ../../SATURNIN_VHDL/DataS2P.vhd                                    ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DataS2P.vhd                                                               ;             ;
; ../../SATURNIN_VHDL/Data_Generate.vhd                              ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Generate.vhd                                                         ;             ;
; ../../SATURNIN_VHDL/Data_Force.vhd                                 ; yes             ; User VHDL File                               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Force.vhd                                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                       ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                     ;             ;
; db/altsyncram_af84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_af84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                     ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                                                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                  ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                          ;             ;
; db/cntr_0bi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_0bi.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                      ; altera_sld  ;
; db/ip/sld80d61eb9/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                 ;             ;
; db/altsyncram_ovp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_ovp1.tdf                                             ;             ;
; db/altsyncram_00q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_00q1.tdf                                             ;             ;
; db/altsyncram_2tp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_2tp1.tdf                                             ;             ;
; db/altsyncram_rsp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_rsp1.tdf                                             ;             ;
; db/altsyncram_qsp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_qsp1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1825      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1156      ;
;     -- 7 input functions                    ; 72        ;
;     -- 6 input functions                    ; 178       ;
;     -- 5 input functions                    ; 368       ;
;     -- 4 input functions                    ; 179       ;
;     -- <=3 input functions                  ; 359       ;
;                                             ;           ;
; Dedicated logic registers                   ; 3349      ;
;                                             ;           ;
; I/O pins                                    ; 79        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 26144     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2535      ;
; Total fan-out                               ; 19092     ;
; Average fan-out                             ; 3.88      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Saturnin_Tb                                                                                                                            ; 1156 (59)           ; 3349 (63)                 ; 26144             ; 0          ; 79   ; 0            ; |Saturnin_Tb                                                                                                                                                                                                                                                                                                                                            ; Saturnin_Tb                       ; work         ;
;    |Saturnin_Block_EncryptV2:u1|                                                                                                        ; 556 (14)            ; 545 (30)                  ; 800               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1                                                                                                                                                                                                                                                                                                                ; Saturnin_Block_EncryptV2          ; work         ;
;       |DataS2P:uDS2P|                                                                                                                   ; 30 (22)             ; 53 (27)                   ; 128               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P                                                                                                                                                                                                                                                                                                  ; DataS2P                           ; work         ;
;          |MemBnk:uReg_Data|                                                                                                             ; 8 (8)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data                                                                                                                                                                                                                                                                                 ; MemBnk                            ; work         ;
;             |altsyncram:r_memory_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;                |altsyncram_2tp1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0|altsyncram_2tp1:auto_generated                                                                                                                                                                                                                        ; altsyncram_2tp1                   ; work         ;
;          |Register_A:uReg_AddrRd|                                                                                                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_AddrRd                                                                                                                                                                                                                                                                           ; Register_A                        ; work         ;
;          |Register_A:uReg_AddrWr|                                                                                                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_AddrWr                                                                                                                                                                                                                                                                           ; Register_A                        ; work         ;
;          |Register_A:uReg_DataIn|                                                                                                       ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_DataIn                                                                                                                                                                                                                                                                           ; Register_A                        ; work         ;
;          |Register_A:uReg_DataOut|                                                                                                      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_DataOut                                                                                                                                                                                                                                                                          ; Register_A                        ; work         ;
;          |Register_Logic:uReg_Rd|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_Logic:uReg_Rd                                                                                                                                                                                                                                                                           ; Register_Logic                    ; work         ;
;          |Register_Logic:uReg_Wr|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_Logic:uReg_Wr                                                                                                                                                                                                                                                                           ; Register_Logic                    ; work         ;
;       |Data_Force:uDF|                                                                                                                  ; 68 (68)             ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Force:uDF                                                                                                                                                                                                                                                                                                 ; Data_Force                        ; work         ;
;       |Data_Generate:uDG|                                                                                                               ; 26 (17)             ; 20 (20)                   ; 224               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Generate:uDG                                                                                                                                                                                                                                                                                              ; Data_Generate                     ; work         ;
;          |MemBnk:uKey|                                                                                                                  ; 5 (5)               ; 0 (0)                     ; 160               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey                                                                                                                                                                                                                                                                                  ; MemBnk                            ; work         ;
;             |altsyncram:r_memory_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 160               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_qsp1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 160               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0|altsyncram_qsp1:auto_generated                                                                                                                                                                                                                         ; altsyncram_qsp1                   ; work         ;
;          |MemBnk:uNonce|                                                                                                                ; 4 (4)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce                                                                                                                                                                                                                                                                                ; MemBnk                            ; work         ;
;             |altsyncram:r_memory_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                |altsyncram_rsp1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0|altsyncram_rsp1:auto_generated                                                                                                                                                                                                                       ; altsyncram_rsp1                   ; work         ;
;       |DeMux:uDeMux_RdB|                                                                                                                ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdB                                                                                                                                                                                                                                                                                               ; DeMux                             ; work         ;
;       |DeMux:uDeMux_RdK|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdK                                                                                                                                                                                                                                                                                               ; DeMux                             ; work         ;
;       |MemBnk:uxB|                                                                                                                      ; 16 (16)             ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|MemBnk:uxB                                                                                                                                                                                                                                                                                                     ; MemBnk                            ; work         ;
;          |altsyncram:r_memory_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_00q1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0|altsyncram_00q1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_00q1                   ; work         ;
;       |MemBnk:uxK|                                                                                                                      ; 11 (11)             ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|MemBnk:uxK                                                                                                                                                                                                                                                                                                     ; MemBnk                            ; work         ;
;          |altsyncram:r_memory_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_ovp1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0|altsyncram_ovp1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_ovp1                   ; work         ;
;       |Mux:uMuxAdrrRd_xB|                                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xB                                                                                                                                                                                                                                                                                              ; Mux                               ; work         ;
;       |Mux:uMuxAdrrRd_xK|                                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xK                                                                                                                                                                                                                                                                                              ; Mux                               ; work         ;
;       |Mux:uMuxAdrrWr_xB|                                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrWr_xB                                                                                                                                                                                                                                                                                              ; Mux                               ; work         ;
;       |Mux:uMux_DataIn_xB|                                                                                                              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Mux:uMux_DataIn_xB                                                                                                                                                                                                                                                                                             ; Mux                               ; work         ;
;       |MuxLogic:uMuxRd_xB|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxRd_xB                                                                                                                                                                                                                                                                                             ; MuxLogic                          ; work         ;
;       |MuxLogic:uMuxRd_xK|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxRd_xK                                                                                                                                                                                                                                                                                             ; MuxLogic                          ; work         ;
;       |MuxLogic:uMuxWr_xB|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxWr_xB                                                                                                                                                                                                                                                                                             ; MuxLogic                          ; work         ;
;       |Register_A:uReg_AddrRd_K|                                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_K                                                                                                                                                                                                                                                                                       ; Register_A                        ; work         ;
;       |Register_A:uReg_AddrRd_N|                                                                                                        ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_N                                                                                                                                                                                                                                                                                       ; Register_A                        ; work         ;
;       |Register_A:uReg_AddrRd_xB|                                                                                                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_xB                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_AddrRd_xK|                                                                                                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_xK                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_AddrWr_SB|                                                                                                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrWr_SB                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_AddrWr_xB|                                                                                                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrWr_xB                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_AddrWr_xK|                                                                                                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrWr_xK                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_DataIn_SB|                                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_SB                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_DataIn_xB|                                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xB                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_DataIn_xK|                                                                                                       ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_DataOut_K|                                                                                                       ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_K                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_DataOut_N|                                                                                                       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_N                                                                                                                                                                                                                                                                                      ; Register_A                        ; work         ;
;       |Register_A:uReg_DataOut_xB|                                                                                                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xB                                                                                                                                                                                                                                                                                     ; Register_A                        ; work         ;
;       |Register_A:uReg_DataOut_xK|                                                                                                      ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK                                                                                                                                                                                                                                                                                     ; Register_A                        ; work         ;
;       |Register_Logic:uReg_Rd_K|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_Logic:uReg_Rd_K                                                                                                                                                                                                                                                                                       ; Register_Logic                    ; work         ;
;       |Register_Logic:uReg_Rd_N|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_Logic:uReg_Rd_N                                                                                                                                                                                                                                                                                       ; Register_Logic                    ; work         ;
;       |Register_Logic:uReg_Rd_xB|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_Logic:uReg_Rd_xB                                                                                                                                                                                                                                                                                      ; Register_Logic                    ; work         ;
;       |Register_Logic:uReg_Rd_xK|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_Logic:uReg_Rd_xK                                                                                                                                                                                                                                                                                      ; Register_Logic                    ; work         ;
;       |Register_Logic:uReg_Wr_SB|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_Logic:uReg_Wr_SB                                                                                                                                                                                                                                                                                      ; Register_Logic                    ; work         ;
;       |Register_Logic:uReg_Wr_xB|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_Logic:uReg_Wr_xB                                                                                                                                                                                                                                                                                      ; Register_Logic                    ; work         ;
;       |Register_Logic:uReg_Wr_xK|                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_Logic:uReg_Wr_xK                                                                                                                                                                                                                                                                                      ; Register_Logic                    ; work         ;
;       |S2P:uS2P|                                                                                                                        ; 11 (11)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S2P:uS2P                                                                                                                                                                                                                                                                                                       ; S2P                               ; work         ;
;       |S_Box:uSBox|                                                                                                                     ; 268 (268)           ; 180 (180)                 ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox                                                                                                                                                                                                                                                                                                    ; S_Box                             ; work         ;
;       |XOR_key:uXorKey|                                                                                                                 ; 56 (56)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey                                                                                                                                                                                                                                                                                                ; XOR_key                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 451 (2)             ; 2651 (396)                ; 25344             ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 449 (0)             ; 2255 (0)                  ; 25344             ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 449 (67)            ; 2255 (866)                ; 25344             ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 25344             ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_af84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 25344             ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_af84:auto_generated                                                                                                                                                 ; altsyncram_af84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 242 (1)             ; 1006 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 198 (0)             ; 990 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 594 (594)                 ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 198 (0)             ; 396 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 43 (43)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (11)             ; 248 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_0bi:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0bi:auto_generated                                                             ; cntr_0bi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 198 (198)                 ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Saturnin_Tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0|altsyncram_2tp1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0|altsyncram_qsp1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160   ; None ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0|altsyncram_rsp1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 16           ; 4            ; 16           ; 4            ; 64    ; None ;
; Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0|altsyncram_00q1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None ;
; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0|altsyncram_ovp1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_af84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 198          ; 128          ; 198          ; 25344 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Saturnin_Tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Saturnin_Tb|presente                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name         ; presente.s20 ; presente.s19 ; presente.s18 ; presente.s17 ; presente.s16 ; presente.s15 ; presente.s14 ; presente.s13 ; presente.s12 ; presente.s11 ; presente.s10 ; presente.s9 ; presente.s8 ; presente.s7 ; presente.s6 ; presente.s5 ; presente.s4 ; presente.s3 ; presente.s2 ; presente.s1 ; presente.s0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; presente.s0  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; presente.s1  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; presente.s2  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; presente.s3  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; presente.s4  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; presente.s5  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s6  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s7  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s8  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s9  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s10 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s11 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s12 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s13 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s14 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s15 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s16 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s17 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s18 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s19 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s20 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|presente                                                                                                                                                                                                                                                             ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name         ; presente.s20 ; presente.s19 ; presente.s18 ; presente.s17 ; presente.s16 ; presente.s15 ; presente.s14 ; presente.s13 ; presente.s12 ; presente.s11 ; presente.s10 ; presente.s9 ; presente.s8 ; presente.s7 ; presente.s6 ; presente.s5 ; presente.s4 ; presente.s3 ; presente.s2 ; presente.s1 ; presente.s0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; presente.s0  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; presente.s1  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; presente.s2  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; presente.s3  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; presente.s4  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; presente.s5  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s6  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s7  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s8  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s9  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s10 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s11 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s12 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s13 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s14 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s15 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s16 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s17 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s18 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s19 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s20 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|presente                                                                                                                                                                                                                                                 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name         ; presente.s20 ; presente.s19 ; presente.s18 ; presente.s17 ; presente.s16 ; presente.s15 ; presente.s14 ; presente.s13 ; presente.s12 ; presente.s11 ; presente.s10 ; presente.s9 ; presente.s8 ; presente.s7 ; presente.s6 ; presente.s5 ; presente.s4 ; presente.s3 ; presente.s2 ; presente.s1 ; presente.s0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; presente.s0  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; presente.s1  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; presente.s2  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; presente.s3  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; presente.s4  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; presente.s5  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s6  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s7  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s8  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s9  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s10 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s11 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s12 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s13 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s14 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s15 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s16 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s17 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s18 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s19 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s20 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|presente                                                                                                                                                      ;
+---------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------+---------------+-------------+-------------+-------------+
; Name          ; presente.s12 ; presente.s11 ; presente.s10 ; presente.s9 ; presente.s8 ; presente.s7 ; presente.s6 ; presente.s5 ; presente.s4 ; presente.s3 ; presente.s2_1 ; presente.s2_0 ; presente.s2 ; presente.s1 ; presente.s0 ;
+---------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------+---------------+-------------+-------------+-------------+
; presente.s0   ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ;
; presente.s1   ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0             ; 0           ; 1           ; 1           ;
; presente.s2   ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0             ; 1           ; 0           ; 1           ;
; presente.s2_0 ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 1             ; 0           ; 0           ; 1           ;
; presente.s2_1 ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ; 0             ; 0           ; 0           ; 1           ;
; presente.s3   ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0             ; 0             ; 0           ; 0           ; 1           ;
; presente.s4   ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ;
; presente.s5   ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ;
; presente.s6   ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ;
; presente.s7   ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ;
; presente.s8   ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ;
; presente.s9   ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ;
; presente.s10  ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ;
; presente.s11  ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ;
; presente.s12  ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ;
+---------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------+---------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente                                                                                        ;
+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name         ; presente.s10 ; presente.s9 ; presente.s8 ; presente.s7 ; presente.s6 ; presente.s5 ; presente.s4 ; presente.s3 ; presente.s2 ; presente.s1 ; presente.s0 ;
+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; presente.s0  ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; presente.s1  ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; presente.s2  ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; presente.s3  ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; presente.s4  ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; presente.s5  ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s6  ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s7  ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s8  ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s9  ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s10 ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|presente                                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; presente.s7 ; presente.s6 ; presente.s5 ; presente.s4 ; presente.s3 ; presente.s2 ; presente.s1 ; presente.s0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; presente.s0 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; presente.s1 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; presente.s2 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; presente.s3 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; presente.s4 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; presente.s5 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s6 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; presente.s7 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                           ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                              ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|En_Out                       ; Stuck at VCC due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_N[4..7]              ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_K[5..7]              ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|RSt                          ; Stuck at VCC due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|Data_Out[4..7] ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|Data_Out[5..7]   ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_N|DD_OUT[4..7]         ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_K|DD_OUT[5..7]         ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Data_rIn_xK[13..15]             ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xK_Aux[7]        ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK|DD_OUT[13..15]       ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Data_rIn_xK[7]                  ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK|DD_OUT[7]            ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|Data_Out[13..15]                    ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK|DD_OUT[13..15]      ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|Data_Out[7]                         ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK|DD_OUT[7]           ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|Sel[3]                                         ; Merged with Saturnin_Block_EncryptV2:u1|Sel[2]                                  ;
; Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|Rd_En_K                        ; Merged with Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|Rd_En_B                 ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Wr_En_xK                        ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Wr_En_xB                 ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Wr_xK[0]                   ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Wr_xB[0]            ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Wr_xK[1]                   ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Wr_xB[1]            ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Wr_xK[2]                   ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Wr_xB[2]            ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Wr_xK[3]                   ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Wr_xB[3]            ;
; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK|DD_OUT[6]            ; Merged with Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK|DD_OUT[5]     ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_N[0]                 ; Merged with Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_K[0]          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_N[1]                 ; Merged with Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_K[1]          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_N[2]                 ; Merged with Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_K[2]          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_N[3]                 ; Merged with Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_K[3]          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Addr_In_N[0]                 ; Merged with Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Addr_In_K[0]          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Addr_In_N[1]                 ; Merged with Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Addr_In_K[1]          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Addr_In_N[2]                 ; Merged with Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Addr_In_K[2]          ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Addr_In_N[3]                 ; Merged with Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Addr_In_K[3]          ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Data_rIn_xK[6]                  ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Data_rIn_xK[5]           ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xK_Aux[6]        ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xK_Aux[5] ;
; Saturnin_Block_EncryptV2:u1|\STat:i_Control[1..4]                          ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Rst                              ; Stuck at VCC due to stuck port data_in                                          ;
; presente.s5                                                                ; Lost fanout                                                                     ;
; presente.s6                                                                ; Lost fanout                                                                     ;
; presente.s7                                                                ; Lost fanout                                                                     ;
; presente.s8                                                                ; Lost fanout                                                                     ;
; presente.s9                                                                ; Lost fanout                                                                     ;
; presente.s10                                                               ; Lost fanout                                                                     ;
; presente.s11                                                               ; Lost fanout                                                                     ;
; presente.s12                                                               ; Lost fanout                                                                     ;
; presente.s13                                                               ; Lost fanout                                                                     ;
; presente.s14                                                               ; Lost fanout                                                                     ;
; presente.s15                                                               ; Lost fanout                                                                     ;
; presente.s16                                                               ; Lost fanout                                                                     ;
; presente.s17                                                               ; Lost fanout                                                                     ;
; presente.s18                                                               ; Lost fanout                                                                     ;
; presente.s19                                                               ; Lost fanout                                                                     ;
; presente.s20                                                               ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|presente.s3                                    ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|presente.s5                                    ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|presente.s6                                    ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|presente.s7                                    ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|presente.s13                                   ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|presente.s15                                   ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|presente.s16                                   ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|presente.s17                                   ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente.s9                     ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente.s10             ;
; Saturnin_Block_EncryptV2:u1|S_Box:uSBox|presente.s17                       ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente.s10             ;
; Saturnin_Block_EncryptV2:u1|S_Box:uSBox|presente.s18                       ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente.s10             ;
; Saturnin_Block_EncryptV2:u1|S_Box:uSBox|presente.s19                       ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente.s10             ;
; Saturnin_Block_EncryptV2:u1|S_Box:uSBox|presente.s20                       ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente.s10             ;
; Saturnin_Block_EncryptV2:u1|presente.s19                                   ; Merged with Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente.s10             ;
; Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|presente.s2_0                  ; Merged with Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|presente.s12            ;
; Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|presente.s2_1                  ; Merged with Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|presente.s12            ;
; Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:Addr_Aux[4]                   ; Lost fanout                                                                     ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|presente.s10                    ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|presente.s12                   ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|S_Box:uSBox|presente.s5                        ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|presente.s4                                    ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|presente.s8                                    ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|presente.s9                                    ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|presente.s10                                   ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|presente.s11                                   ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|presente.s12                                   ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|presente.s18                                   ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|presente.s14                                   ; Stuck at GND due to stuck port data_in                                          ;
; Saturnin_Block_EncryptV2:u1|\STat:i_Control[0]                             ; Stuck at GND due to stuck port clock_enable                                     ;
; Saturnin_Block_EncryptV2:u1|S_Box:uSBox|Establish[4]                       ; Stuck at GND due to stuck port data_in                                          ;
; Total Number of Removed Registers = 109                                    ;                                                                                 ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                 ;
+------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_K[5] ; Stuck at GND              ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|Data_Out[5],             ;
;                                                            ; due to stuck port data_in ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|Data_Out[6],             ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|Data_Out[7],             ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_K|DD_OUT[5],                   ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_K|DD_OUT[6],                   ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_K|DD_OUT[7],                   ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Data_rIn_xK[14],                        ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Data_rIn_xK[13],                        ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Data_rIn_xK[15],                        ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xK_Aux[7],               ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK|DD_OUT[13],                  ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK|DD_OUT[14],                  ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK|DD_OUT[15],                  ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Data_rIn_xK[7],                         ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK|DD_OUT[7],                   ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|Data_Out[7],                                ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK|DD_OUT[7]                   ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|Data_In_N[4] ; Stuck at GND              ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|Data_Out[4],           ;
;                                                            ; due to stuck port data_in ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|Data_Out[5],           ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|Data_Out[6],           ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|Data_Out[7],           ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_N|DD_OUT[4],                   ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_N|DD_OUT[5],                   ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_N|DD_OUT[6],                   ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_N|DD_OUT[7]                    ;
; Saturnin_Block_EncryptV2:u1|presente.s8                    ; Stuck at GND              ; Saturnin_Block_EncryptV2:u1|presente.s9, Saturnin_Block_EncryptV2:u1|presente.s10, ;
;                                                            ; due to stuck port data_in ; Saturnin_Block_EncryptV2:u1|presente.s11, Saturnin_Block_EncryptV2:u1|presente.s12 ;
; Saturnin_Block_EncryptV2:u1|\STat:i_Control[4]             ; Lost Fanouts              ; Saturnin_Block_EncryptV2:u1|\STat:i_Control[3],                                    ;
;                                                            ;                           ; Saturnin_Block_EncryptV2:u1|\STat:i_Control[2]                                     ;
; Saturnin_Block_EncryptV2:u1|presente.s18                   ; Stuck at GND              ; Saturnin_Block_EncryptV2:u1|presente.s14,                                          ;
;                                                            ; due to stuck port data_in ; Saturnin_Block_EncryptV2:u1|\STat:i_Control[0]                                     ;
; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|Data_Out[13]        ; Stuck at GND              ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK|DD_OUT[13]                  ;
;                                                            ; due to stuck port data_in ;                                                                                    ;
; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|Data_Out[14]        ; Stuck at GND              ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK|DD_OUT[14]                  ;
;                                                            ; due to stuck port data_in ;                                                                                    ;
; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|Data_Out[15]        ; Stuck at GND              ; Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK|DD_OUT[15]                  ;
;                                                            ; due to stuck port data_in ;                                                                                    ;
+------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3349  ;
; Number of registers using Synchronous Clear  ; 110   ;
; Number of registers using Synchronous Load   ; 396   ;
; Number of registers using Asynchronous Clear ; 920   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1223  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xB_Aux[0]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xB_Aux[1]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xB_Aux[2]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xB_Aux[4]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xB_Aux[5]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xB_Aux[6]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xK_Aux[0]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xK_Aux[1]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xK_Aux[2]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xK_Aux[4]                                                                                                                                                                                                                                                             ; 1       ;
; Saturnin_Block_EncryptV2:u1|Data_Force:uDF|\STat:Data_rIn_xK_Aux[5]                                                                                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                   ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                              ; Megafunction                                                               ; Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|Data_Out[0..6,8..12]                ; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|r_memory_rtl_0                      ; RAM  ;
; Saturnin_Block_EncryptV2:u1|MemBnk:uxB|Data_Out[0..15]                     ; Saturnin_Block_EncryptV2:u1|MemBnk:uxB|r_memory_rtl_0                      ; RAM  ;
; Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|Data_Out[0..7]  ; Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|r_memory_rtl_0  ; RAM  ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|Data_Out[0..3] ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|r_memory_rtl_0 ; RAM  ;
; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|Data_Out[0..4]   ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|r_memory_rtl_0   ; RAM  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Data_In[0]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S2P:uS2P|DFF[1]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S2P:uS2P|CNT[2]                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_Logic:uReg_Rd_xB|DD_OUT    ;
; 8:1                ; 21 bits   ; 105 LEs       ; 42 LEs               ; 63 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xB|DD_OUT[3] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:C0[4]              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:D0[12]             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:C1[8]              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:D1[12]             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Data_rIn_xB[8]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Rd_K[4]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Rd_N[1]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Data_Force:uDF|Addr_Rd_B[3]         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:A0[15]             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:A1[12]             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:B1[15]             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:B0[14]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|\STat:Addr_Aux[2]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|Sel[2]                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|Addr_Rd_B[1]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|Establish[3]            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|Addr_Rd_K[3]        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey|Addr_Wr_B[2]        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|\ASM:Addr_Aux[2]        ;
; 36:1               ; 16 bits   ; 384 LEs       ; 96 LEs               ; 288 LEs                ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|Data_RIn_B[15]          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|Addr_Rd_B[1]            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|S_Box:uSBox|Addr_Wr_B[1]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Saturnin_Tb|Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|presente              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0|altsyncram_ovp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0|altsyncram_00q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0|altsyncram_2tp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0|altsyncram_rsp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0|altsyncram_qsp1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_K ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; w              ; 5     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_K ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_N ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_N ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_xK ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_xB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xB ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrWr_xK ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xK ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrWr_SB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_SB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrWr_xB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataIn_xB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                                ;
; d              ; 32    ; Signed Integer                                                                ;
; a              ; 5     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                                  ;
; d              ; 16    ; Signed Integer                                                                  ;
; a              ; 4     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_AddrWr ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_AddrRd ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_DataIn ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|Register_A:uReg_DataOut ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                                 ;
; d              ; 16    ; Signed Integer                                                                 ;
; a              ; 4     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|MemBnk:uxB ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                             ;
; d              ; 16    ; Signed Integer                                             ;
; a              ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|MemBnk:uxK ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                             ;
; d              ; 16    ; Signed Integer                                             ;
; a              ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Mux:uMux_DataIn_xB ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrWr_xB ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdB ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xB ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdK ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xK ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 615                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 12                   ; Untyped                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 12                   ; Untyped                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_ovp1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_00q1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                   ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_2tp1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 4                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 4                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_rsp1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 5                    ; Untyped                                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 5                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qsp1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                     ;
; Entity Instance                           ; Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 12                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 4                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 4                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 5                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 5                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxRd_xK" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; in_0 ; Input ; Info     ; Stuck at VCC                                     ;
; in_1 ; Input ; Info     ; Stuck at VCC                                     ;
; in_3 ; Input ; Info     ; Stuck at VCC                                     ;
; in_4 ; Input ; Info     ; Stuck at VCC                                     ;
; in_5 ; Input ; Info     ; Stuck at VCC                                     ;
; in_6 ; Input ; Info     ; Stuck at VCC                                     ;
; in_7 ; Input ; Info     ; Stuck at VCC                                     ;
; in_8 ; Input ; Info     ; Stuck at VCC                                     ;
; in_9 ; Input ; Info     ; Stuck at VCC                                     ;
; in_a ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xK" ;
+------------+-------+----------+-------------------------------------------+
; Port       ; Type  ; Severity ; Details                                   ;
+------------+-------+----------+-------------------------------------------+
; in_0[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_0[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_1[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_1[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_3[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_3[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_4[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_4[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_5[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_5[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_6[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_6[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_7[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_7[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_8[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_8[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_9[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_9[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_a[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_a[3..2] ; Input ; Info     ; Stuck at GND                              ;
+------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdK"                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; out_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_8 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxRd_xB" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; in_0 ; Input ; Info     ; Stuck at VCC                                     ;
; in_3 ; Input ; Info     ; Stuck at VCC                                     ;
; in_4 ; Input ; Info     ; Stuck at VCC                                     ;
; in_5 ; Input ; Info     ; Stuck at VCC                                     ;
; in_6 ; Input ; Info     ; Stuck at VCC                                     ;
; in_7 ; Input ; Info     ; Stuck at VCC                                     ;
; in_8 ; Input ; Info     ; Stuck at VCC                                     ;
; in_9 ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrRd_xB" ;
+------------+-------+----------+-------------------------------------------+
; Port       ; Type  ; Severity ; Details                                   ;
+------------+-------+----------+-------------------------------------------+
; in_0[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_0[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_3[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_3[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_4[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_4[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_5[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_5[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_6[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_6[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_7[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_7[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_8[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_8[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_9[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_9[3..2] ; Input ; Info     ; Stuck at GND                              ;
+------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdB"                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; out_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_8 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxWr_xB" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; in_3 ; Input ; Info     ; Stuck at VCC                                     ;
; in_4 ; Input ; Info     ; Stuck at VCC                                     ;
; in_5 ; Input ; Info     ; Stuck at VCC                                     ;
; in_6 ; Input ; Info     ; Stuck at VCC                                     ;
; in_7 ; Input ; Info     ; Stuck at VCC                                     ;
; in_8 ; Input ; Info     ; Stuck at VCC                                     ;
; in_9 ; Input ; Info     ; Stuck at VCC                                     ;
; in_a ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrWr_xB" ;
+------------+-------+----------+-------------------------------------------+
; Port       ; Type  ; Severity ; Details                                   ;
+------------+-------+----------+-------------------------------------------+
; in_3[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_3[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_4[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_4[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_5[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_5[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_6[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_6[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_7[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_7[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_8[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_8[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_9[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_9[3..2] ; Input ; Info     ; Stuck at GND                              ;
; in_a[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; in_a[3..2] ; Input ; Info     ; Stuck at GND                              ;
+------------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|Mux:uMux_DataIn_xB" ;
+----------+-------+----------+----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                      ;
+----------+-------+----------+----------------------------------------------+
; in_3[15] ; Input ; Info     ; Stuck at GND                                 ;
; in_3[14] ; Input ; Info     ; Stuck at VCC                                 ;
; in_3[13] ; Input ; Info     ; Stuck at GND                                 ;
; in_3[12] ; Input ; Info     ; Stuck at VCC                                 ;
; in_3[11] ; Input ; Info     ; Stuck at GND                                 ;
; in_3[10] ; Input ; Info     ; Stuck at VCC                                 ;
; in_3[9]  ; Input ; Info     ; Stuck at GND                                 ;
; in_3[8]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_3[7]  ; Input ; Info     ; Stuck at GND                                 ;
; in_3[6]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_3[5]  ; Input ; Info     ; Stuck at GND                                 ;
; in_3[4]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_3[3]  ; Input ; Info     ; Stuck at GND                                 ;
; in_3[2]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_3[1]  ; Input ; Info     ; Stuck at GND                                 ;
; in_3[0]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_4[15] ; Input ; Info     ; Stuck at GND                                 ;
; in_4[14] ; Input ; Info     ; Stuck at VCC                                 ;
; in_4[13] ; Input ; Info     ; Stuck at GND                                 ;
; in_4[12] ; Input ; Info     ; Stuck at VCC                                 ;
; in_4[11] ; Input ; Info     ; Stuck at GND                                 ;
; in_4[10] ; Input ; Info     ; Stuck at VCC                                 ;
; in_4[9]  ; Input ; Info     ; Stuck at GND                                 ;
; in_4[8]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_4[7]  ; Input ; Info     ; Stuck at GND                                 ;
; in_4[6]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_4[5]  ; Input ; Info     ; Stuck at GND                                 ;
; in_4[4]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_4[3]  ; Input ; Info     ; Stuck at GND                                 ;
; in_4[2]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_4[1]  ; Input ; Info     ; Stuck at GND                                 ;
; in_4[0]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_5[15] ; Input ; Info     ; Stuck at GND                                 ;
; in_5[14] ; Input ; Info     ; Stuck at VCC                                 ;
; in_5[13] ; Input ; Info     ; Stuck at GND                                 ;
; in_5[12] ; Input ; Info     ; Stuck at VCC                                 ;
; in_5[11] ; Input ; Info     ; Stuck at GND                                 ;
; in_5[10] ; Input ; Info     ; Stuck at VCC                                 ;
; in_5[9]  ; Input ; Info     ; Stuck at GND                                 ;
; in_5[8]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_5[7]  ; Input ; Info     ; Stuck at GND                                 ;
; in_5[6]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_5[5]  ; Input ; Info     ; Stuck at GND                                 ;
; in_5[4]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_5[3]  ; Input ; Info     ; Stuck at GND                                 ;
; in_5[2]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_5[1]  ; Input ; Info     ; Stuck at GND                                 ;
; in_5[0]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_6[15] ; Input ; Info     ; Stuck at GND                                 ;
; in_6[14] ; Input ; Info     ; Stuck at VCC                                 ;
; in_6[13] ; Input ; Info     ; Stuck at GND                                 ;
; in_6[12] ; Input ; Info     ; Stuck at VCC                                 ;
; in_6[11] ; Input ; Info     ; Stuck at GND                                 ;
; in_6[10] ; Input ; Info     ; Stuck at VCC                                 ;
; in_6[9]  ; Input ; Info     ; Stuck at GND                                 ;
; in_6[8]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_6[7]  ; Input ; Info     ; Stuck at GND                                 ;
; in_6[6]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_6[5]  ; Input ; Info     ; Stuck at GND                                 ;
; in_6[4]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_6[3]  ; Input ; Info     ; Stuck at GND                                 ;
; in_6[2]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_6[1]  ; Input ; Info     ; Stuck at GND                                 ;
; in_6[0]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_7[15] ; Input ; Info     ; Stuck at GND                                 ;
; in_7[14] ; Input ; Info     ; Stuck at VCC                                 ;
; in_7[13] ; Input ; Info     ; Stuck at GND                                 ;
; in_7[12] ; Input ; Info     ; Stuck at VCC                                 ;
; in_7[11] ; Input ; Info     ; Stuck at GND                                 ;
; in_7[10] ; Input ; Info     ; Stuck at VCC                                 ;
; in_7[9]  ; Input ; Info     ; Stuck at GND                                 ;
; in_7[8]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_7[7]  ; Input ; Info     ; Stuck at GND                                 ;
; in_7[6]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_7[5]  ; Input ; Info     ; Stuck at GND                                 ;
; in_7[4]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_7[3]  ; Input ; Info     ; Stuck at GND                                 ;
; in_7[2]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_7[1]  ; Input ; Info     ; Stuck at GND                                 ;
; in_7[0]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_8[15] ; Input ; Info     ; Stuck at GND                                 ;
; in_8[14] ; Input ; Info     ; Stuck at VCC                                 ;
; in_8[13] ; Input ; Info     ; Stuck at GND                                 ;
; in_8[12] ; Input ; Info     ; Stuck at VCC                                 ;
; in_8[11] ; Input ; Info     ; Stuck at GND                                 ;
; in_8[10] ; Input ; Info     ; Stuck at VCC                                 ;
; in_8[9]  ; Input ; Info     ; Stuck at GND                                 ;
; in_8[8]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_8[7]  ; Input ; Info     ; Stuck at GND                                 ;
; in_8[6]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_8[5]  ; Input ; Info     ; Stuck at GND                                 ;
; in_8[4]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_8[3]  ; Input ; Info     ; Stuck at GND                                 ;
; in_8[2]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_8[1]  ; Input ; Info     ; Stuck at GND                                 ;
; in_8[0]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_9[15] ; Input ; Info     ; Stuck at GND                                 ;
; in_9[14] ; Input ; Info     ; Stuck at VCC                                 ;
; in_9[13] ; Input ; Info     ; Stuck at GND                                 ;
; in_9[12] ; Input ; Info     ; Stuck at VCC                                 ;
; in_9[11] ; Input ; Info     ; Stuck at GND                                 ;
; in_9[10] ; Input ; Info     ; Stuck at VCC                                 ;
; in_9[9]  ; Input ; Info     ; Stuck at GND                                 ;
; in_9[8]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_9[7]  ; Input ; Info     ; Stuck at GND                                 ;
; in_9[6]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_9[5]  ; Input ; Info     ; Stuck at GND                                 ;
; in_9[4]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_9[3]  ; Input ; Info     ; Stuck at GND                                 ;
; in_9[2]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_9[1]  ; Input ; Info     ; Stuck at GND                                 ;
; in_9[0]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_a[15] ; Input ; Info     ; Stuck at GND                                 ;
; in_a[14] ; Input ; Info     ; Stuck at VCC                                 ;
; in_a[13] ; Input ; Info     ; Stuck at GND                                 ;
; in_a[12] ; Input ; Info     ; Stuck at VCC                                 ;
; in_a[11] ; Input ; Info     ; Stuck at GND                                 ;
; in_a[10] ; Input ; Info     ; Stuck at VCC                                 ;
; in_a[9]  ; Input ; Info     ; Stuck at GND                                 ;
; in_a[8]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_a[7]  ; Input ; Info     ; Stuck at GND                                 ;
; in_a[6]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_a[5]  ; Input ; Info     ; Stuck at GND                                 ;
; in_a[4]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_a[3]  ; Input ; Info     ; Stuck at GND                                 ;
; in_a[2]  ; Input ; Info     ; Stuck at VCC                                 ;
; in_a[1]  ; Input ; Info     ; Stuck at GND                                 ;
; in_a[0]  ; Input ; Info     ; Stuck at VCC                                 ;
+----------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MemBnk:uxK" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|MemBnk:uxB" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Saturnin_Block_EncryptV2:u1|S2P:uS2P"                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; perrn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 198                 ; 198              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 608                         ;
;     ENA               ; 291                         ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 64                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 23                          ;
;     plain             ; 221                         ;
; arriav_lcell_comb     ; 614                         ;
;     arith             ; 7                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 1                           ;
;     extend            ; 71                          ;
;         7 data inputs ; 71                          ;
;     normal            ; 536                         ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 97                          ;
;         4 data inputs ; 141                         ;
;         5 data inputs ; 112                         ;
;         6 data inputs ; 75                          ;
; boundary_port         ; 79                          ;
; stratixv_ram_block    ; 45                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                            ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A0[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A0[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; A1[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Addr_Rd[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Addr_Rd[0]                                   ; N/A                                                                                                                                                            ;
; Addr_Rd[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Addr_Rd[0]                                   ; N/A                                                                                                                                                            ;
; Addr_Rd[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Addr_Rd[1]                                   ; N/A                                                                                                                                                            ;
; Addr_Rd[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Addr_Rd[1]                                   ; N/A                                                                                                                                                            ;
; Addr_Rd[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Addr_Rd[2]                                   ; N/A                                                                                                                                                            ;
; Addr_Rd[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Addr_Rd[2]                                   ; N/A                                                                                                                                                            ;
; Addr_Rd[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Addr_Rd[3]                                   ; N/A                                                                                                                                                            ;
; Addr_Rd[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Addr_Rd[3]                                   ; N/A                                                                                                                                                            ;
; B0[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B0[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; B1[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C0[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; C1[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D0[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; D1[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_Out_Ct[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[0]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[0]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[10] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[10] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[11] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[11] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[12] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[12] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[13] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[13] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[14] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[14] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[15] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[15] ; N/A                                                                                                                                                            ;
; Data_Out_Ct[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[1]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[1]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[2]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[2]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[3]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[3]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[4]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[4]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[5]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[5]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[6]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[6]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[7]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[7]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[8]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[8]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[9]  ; N/A                                                                                                                                                            ;
; Data_Out_Ct[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Data_rOut_Ct[9]  ; N/A                                                                                                                                                            ;
; Data_Out_T[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[0]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[0]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[10]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[10]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[11]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[11]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[12]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[12]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[13]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[13]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[14]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[14]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[15]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[15]~reg0                          ; N/A                                                                                                                                                            ;
; Data_Out_T[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[1]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[1]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[2]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[2]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[3]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[3]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[4]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[4]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[5]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[5]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[6]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[6]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[7]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[7]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[8]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[8]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[9]~reg0                           ; N/A                                                                                                                                                            ;
; Data_Out_T[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Out_T[9]~reg0                           ; N/A                                                                                                                                                            ;
; En_Ad                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; En_Ad                                        ; N/A                                                                                                                                                            ;
; En_Ad                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; En_Ad                                        ; N/A                                                                                                                                                            ;
; Hex0[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[0]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[0]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[1]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[1]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[2]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[2]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[3]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[3]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[4]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[4]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[5]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[5]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[6]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex0[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex0[6]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[0]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[0]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[1]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[1]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[2]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[2]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[3]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[3]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[4]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[4]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[5]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[5]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[6]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex1[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex1[6]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[0]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[0]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[1]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[1]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[2]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[2]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[3]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[3]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[4]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[4]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[5]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[5]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[6]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex2[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex2[6]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[0]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[0]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[1]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[1]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[2]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[2]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[3]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[3]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[4]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[4]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[5]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[5]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[6]~reg0                                 ; N/A                                                                                                                                                            ;
; Hex3[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Hex3[6]~reg0                                 ; N/A                                                                                                                                                            ;
; Rd_En                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_En                                        ; N/A                                                                                                                                                            ;
; Rd_En                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_En                                        ; N/A                                                                                                                                                            ;
; Sel_O[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Sel_O[0]         ; N/A                                                                                                                                                            ;
; Sel_O[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Sel_O[0]         ; N/A                                                                                                                                                            ;
; Sel_O[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Sel_O[1]         ; N/A                                                                                                                                                            ;
; Sel_O[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Sel_O[1]         ; N/A                                                                                                                                                            ;
; Sel_O[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Sel_O[2]         ; N/A                                                                                                                                                            ;
; Sel_O[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Sel_O[2]         ; N/A                                                                                                                                                            ;
; Sel_O[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Sel_O[3]         ; N/A                                                                                                                                                            ;
; Sel_O[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Saturnin_Block_EncryptV2:u1|Sel_O[3]         ; N/A                                                                                                                                                            ;
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Sep 19 13:20:02 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Saturnin_Tb -c Saturnin_Tb
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/s_box.vhd
    Info (12022): Found design unit 1: S_Box-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S_Box.vhd Line: 24
    Info (12023): Found entity 1: S_Box File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S_Box.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/muxlogic.vhd
    Info (12022): Found design unit 1: MuxLogic-RTL File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MuxLogic.vhd Line: 24
    Info (12023): Found entity 1: MuxLogic File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MuxLogic.vhd Line: 8
Warning (12090): Entity "Mux" obtained from "../../SATURNIN_VHDL/Mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/mux.vhd
    Info (12022): Found design unit 1: Mux-RTL File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Mux.vhd Line: 28
    Info (12023): Found entity 1: Mux File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/xor_key_rotated.vhd
    Info (12022): Found design unit 1: XOR_key_Rotated-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key_Rotated.vhd Line: 27
    Info (12023): Found entity 1: XOR_key_Rotated File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key_Rotated.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/xor_key.vhd
    Info (12022): Found design unit 1: XOR_key-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key.vhd Line: 27
    Info (12023): Found entity 1: XOR_key File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_slice_inv.vhd
    Info (12022): Found design unit 1: SR_Slice_Inv-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice_Inv.vhd Line: 24
    Info (12023): Found entity 1: SR_Slice_Inv File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice_Inv.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_slice.vhd
    Info (12022): Found design unit 1: SR_Slice-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice.vhd Line: 24
    Info (12023): Found entity 1: SR_Slice File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_sheet_inv.vhd
    Info (12022): Found design unit 1: SR_Sheet_Inv-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet_Inv.vhd Line: 24
    Info (12023): Found entity 1: SR_Sheet_Inv File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet_Inv.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_sheet.vhd
    Info (12022): Found design unit 1: SR_Sheet-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet.vhd Line: 24
    Info (12023): Found entity 1: SR_Sheet File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/saturnin_tb.vhd
    Info (12022): Found design unit 1: Saturnin_Tb-RTL File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 27
    Info (12023): Found entity 1: Saturnin_Tb File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/saturnin_block_encryptv2.vhd
    Info (12022): Found design unit 1: Saturnin_Block_EncryptV2-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 20
    Info (12023): Found entity 1: Saturnin_Block_EncryptV2 File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 6
Warning (12019): Can't analyze file -- file ../../SATURNIN_VHDL/SAEAES_Tb.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/s2p.vhd
    Info (12022): Found design unit 1: S2P-RTL File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S2P.vhd Line: 17
    Info (12023): Found entity 1: S2P File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S2P.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/register_logic.vhd
    Info (12022): Found design unit 1: Register_Logic-rtl File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_Logic.vhd Line: 17
    Info (12023): Found entity 1: Register_Logic File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_Logic.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/register_a.vhd
    Info (12022): Found design unit 1: Register_A-rtl File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_A.vhd Line: 19
    Info (12023): Found entity 1: Register_A File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_A.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/membnk.vhd
    Info (12022): Found design unit 1: MemBnk-RTL File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MemBnk.vhd Line: 20
    Info (12023): Found entity 1: MemBnk File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MemBnk.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/mds.vhd
    Info (12022): Found design unit 1: MDS-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MDS.vhd Line: 25
    Info (12023): Found entity 1: MDS File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MDS.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/make_rounds.vhd
    Info (12022): Found design unit 1: Make_Rounds-Main File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Make_Rounds.vhd Line: 24
    Info (12023): Found entity 1: Make_Rounds File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Make_Rounds.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/demux.vhd
    Info (12022): Found design unit 1: DeMux-RTL File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DeMux.vhd Line: 27
    Info (12023): Found entity 1: DeMux File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DeMux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/datas2p.vhd
    Info (12022): Found design unit 1: DataS2P-RTL File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DataS2P.vhd Line: 21
    Info (12023): Found entity 1: DataS2P File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DataS2P.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/data_generate.vhd
    Info (12022): Found design unit 1: Data_Generate-RTL File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Generate.vhd Line: 17
    Info (12023): Found entity 1: Data_Generate File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Generate.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/data_force.vhd
    Info (12022): Found design unit 1: Data_Force-RTL File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Force.vhd Line: 34
    Info (12023): Found entity 1: Data_Force File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Force.vhd Line: 9
Info (12127): Elaborating entity "Saturnin_Tb" for the top level hierarchy
Info (12128): Elaborating entity "Saturnin_Block_EncryptV2" for hierarchy "Saturnin_Block_EncryptV2:u1" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 80
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(277): object "PERRn" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 277
Warning (10540): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(278): used explicit default value for signal "Rst" because signal was never assigned a value File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 278
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(283): object "Addr_Control" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 283
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(351): object "Addr_Wr_RCB" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 351
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(352): object "Data_In_RCB" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 352
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(353): object "Addr_Rd_RCB" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 353
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(355): object "Wr_En_RCB" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 355
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(356): object "Rd_En_RCB" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 356
Warning (10541): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(362): used implicit default value for signal "RC0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 362
Warning (10541): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(363): used implicit default value for signal "RC1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 363
Warning (10541): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(364): used implicit default value for signal "R_MR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 364
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(366): object "Addr_Rd_MR0" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 366
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(367): object "Addr_Rd_MR1" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 367
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(368): object "Rd_En_MR0" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 368
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(369): object "Rd_En_MR1" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 369
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(370): object "Load_MR" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 370
Warning (10541): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(381): used implicit default value for signal "En_XKR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 381
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(382): object "En_XKR_Main" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 382
Warning (10541): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(417): used implicit default value for signal "Enable_MDS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 417
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(418): object "En_MDS_Main" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 418
Warning (10541): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(426): used implicit default value for signal "Enable_SRS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 426
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(427): object "En_SRS_Main" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 427
Warning (10541): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(435): used implicit default value for signal "Enable_SRSI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 435
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(436): object "En_SRSI_Main" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 436
Warning (10541): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(444): used implicit default value for signal "Enable_SRSH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 444
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(445): object "En_SRSH_Main" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 445
Warning (10541): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(453): used implicit default value for signal "Enable_SRSHI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 453
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(454): object "En_SRSHI_Main" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 454
Warning (10540): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(457): used explicit default value for signal "Test_Before_Data" because signal was never assigned a value File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 457
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(458): object "Test_Before_Data_0" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 458
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(460): object "Test_Before_Data_2" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 460
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(461): object "Test_Before_Data_3" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 461
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(462): object "Test_Before_Data_4" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 462
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(463): object "Test_Before_Data_5" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 463
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(464): object "Test_Before_Data_6" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 464
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(465): object "Test_Before_Data_7" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 465
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(466): object "Test_Before_Data_8" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 466
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(468): object "Test_Before_Data_A" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 468
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(469): object "Test_Before_Data_B" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 469
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(470): object "Test_Before_Data_C" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 470
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(471): object "Test_Before_Data_D" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 471
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(472): object "Test_Before_Data_E" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 472
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(473): object "Test_Before_Data_F" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 473
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(474): object "Test_Before_Data_G" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 474
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(475): object "Test_Before_Data_H" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 475
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(476): object "Test_Before_Data_I" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 476
Warning (10036): Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(477): object "Test_Before_Data_J" assigned a value but never read File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 477
Warning (10540): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(479): used explicit default value for signal "Test_Before_Adrr" because signal was never assigned a value File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 479
Warning (10540): VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(480): used explicit default value for signal "Test_Before_Logic" because signal was never assigned a value File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 480
Info (12128): Elaborating entity "Register_Logic" for hierarchy "Saturnin_Block_EncryptV2:u1|Register_Logic:uReg_Rd_K" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 482
Info (12128): Elaborating entity "Register_A" for hierarchy "Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_K" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 488
Info (12128): Elaborating entity "Register_A" for hierarchy "Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_K" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 495
Info (12128): Elaborating entity "Register_A" for hierarchy "Saturnin_Block_EncryptV2:u1|Register_A:uReg_AddrRd_N" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 510
Info (12128): Elaborating entity "Register_A" for hierarchy "Saturnin_Block_EncryptV2:u1|Register_A:uReg_DataOut_xK" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 540
Info (12128): Elaborating entity "S2P" for hierarchy "Saturnin_Block_EncryptV2:u1|S2P:uS2P" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 642
Info (12128): Elaborating entity "Data_Generate" for hierarchy "Saturnin_Block_EncryptV2:u1|Data_Generate:uDG" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 652
Info (12128): Elaborating entity "MemBnk" for hierarchy "Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Generate.vhd Line: 46
Info (12128): Elaborating entity "MemBnk" for hierarchy "Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Generate.vhd Line: 63
Info (12128): Elaborating entity "DataS2P" for hierarchy "Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 663
Info (12128): Elaborating entity "Data_Force" for hierarchy "Saturnin_Block_EncryptV2:u1|Data_Force:uDF" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 674
Info (12128): Elaborating entity "XOR_key" for hierarchy "Saturnin_Block_EncryptV2:u1|XOR_key:uXorKey" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 696
Info (12128): Elaborating entity "S_Box" for hierarchy "Saturnin_Block_EncryptV2:u1|S_Box:uSBox" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 714
Info (12128): Elaborating entity "MemBnk" for hierarchy "Saturnin_Block_EncryptV2:u1|MemBnk:uxB" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 726
Info (12128): Elaborating entity "Mux" for hierarchy "Saturnin_Block_EncryptV2:u1|Mux:uMux_DataIn_xB" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 754
Info (12128): Elaborating entity "Mux" for hierarchy "Saturnin_Block_EncryptV2:u1|Mux:uMuxAdrrWr_xB" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 771
Info (12128): Elaborating entity "MuxLogic" for hierarchy "Saturnin_Block_EncryptV2:u1|MuxLogic:uMuxWr_xB" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 790
Info (12128): Elaborating entity "DeMux" for hierarchy "Saturnin_Block_EncryptV2:u1|DeMux:uDeMux_RdB" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd Line: 807
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_af84.tdf
    Info (12023): Found entity 1: altsyncram_af84 File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_af84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0bi.tdf
    Info (12023): Found entity 1: cntr_0bi File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_0bi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.09.19.13:20:27 Progress: Loading sld80d61eb9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Saturnin_Block_EncryptV2:u1|MemBnk:uxK|r_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Saturnin_Block_EncryptV2:u1|MemBnk:uxB|r_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|r_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|r_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|r_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0"
Info (12133): Instantiated megafunction "Saturnin_Block_EncryptV2:u1|MemBnk:uxK|altsyncram:r_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ovp1.tdf
    Info (12023): Found entity 1: altsyncram_ovp1 File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_ovp1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0"
Info (12133): Instantiated megafunction "Saturnin_Block_EncryptV2:u1|MemBnk:uxB|altsyncram:r_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00q1.tdf
    Info (12023): Found entity 1: altsyncram_00q1 File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_00q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0"
Info (12133): Instantiated megafunction "Saturnin_Block_EncryptV2:u1|DataS2P:uDS2P|MemBnk:uReg_Data|altsyncram:r_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2tp1.tdf
    Info (12023): Found entity 1: altsyncram_2tp1 File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_2tp1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0"
Info (12133): Instantiated megafunction "Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uNonce|altsyncram:r_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rsp1.tdf
    Info (12023): Found entity 1: altsyncram_rsp1 File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_rsp1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0"
Info (12133): Instantiated megafunction "Saturnin_Block_EncryptV2:u1|Data_Generate:uDG|MemBnk:uKey|altsyncram:r_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsp1.tdf
    Info (12023): Found entity 1: altsyncram_qsp1 File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_qsp1.tdf Line: 28
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 173 of its 429 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 256 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "En" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 19
    Warning (15610): No output dependent on input pin "Addr_Rd_Ct[0]" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 20
    Warning (15610): No output dependent on input pin "Addr_Rd_Ct[1]" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 20
    Warning (15610): No output dependent on input pin "Addr_Rd_Ct[2]" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 20
    Warning (15610): No output dependent on input pin "Addr_Rd_Ct[3]" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 20
    Warning (15610): No output dependent on input pin "Addr_Rd_Ct[4]" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 20
    Warning (15610): No output dependent on input pin "Addr_Rd_Ct[5]" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 20
    Warning (15610): No output dependent on input pin "Rd_En_Ct" File: C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd Line: 21
Info (21057): Implemented 4083 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 3756 logic cells
    Info (21064): Implemented 243 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Sun Sep 19 13:20:44 2021
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:15


