module adder(a,b,s);
  input [63:0] a,b;
  output reg [63:0] s;

   assign s = a + b;
    
  endmodule