Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Nov 24 09:22:02 2025
| Host         : DESKTOP-EN250F5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simd_division_wrapper_control_sets_placed.rpt
| Design       : simd_division_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    49 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           34 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |              80 |           25 |
| Yes          | No                    | No                     |             270 |           57 |
| Yes          | No                    | Yes                    |             172 |           46 |
| Yes          | Yes                   | No                     |             118 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                            Enable Signal                                                                           |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                               |                1 |              2 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                               |                1 |              4 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | simd_division_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                2 |              4 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                               |                2 |              4 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                               |                1 |              4 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                               |                3 |              4 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | simd_division_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                        | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                         | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane0_divider/quotient_internal_0                                                           | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/quotient_internal                                                             | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane1_divider/quotient_internal                                                             | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                        | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane2_divider/quotient_internal                                                             | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                        | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                        | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                2 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                        | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                         | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                1 |              8 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                               |                4 |             12 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                               |                5 |             12 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                               |                4 |             13 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                               |                2 |             14 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                               |                2 |             14 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane2_divider/divisor_reg[7]_i_1__1_n_0                                                     | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                5 |             16 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane1_divider/divisor_reg[7]_i_1__0_n_0                                                     | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                3 |             16 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane0_divider/divisor_reg[7]_i_1_n_0                                                        | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                4 |             16 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/divisor_reg[7]_i_1__2_n_0                                                     | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                3 |             16 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/bit_counter[3]_i_1__2_n_0                                                     | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                7 |             19 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane0_divider/bit_counter[3]_i_1_n_0                                                        | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                6 |             19 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane1_divider/bit_counter[3]_i_1__0_n_0                                                     | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                7 |             19 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane2_divider/bit_counter[3]_i_1__1_n_0                                                     | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                7 |             19 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                               |                5 |             20 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |                8 |             22 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                               |                5 |             27 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                               |                4 |             27 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                               |                6 |             27 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                               |                5 |             27 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                       | simd_division_i/my_simd_divider_0/U0/my_simd_divider_v1_0_S00_AXI_inst/lane3_divider/reset                                                    |               10 |             32 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                               |                9 |             34 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                               |                7 |             47 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                               |               10 |             47 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | simd_division_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               16 |             58 |
|  simd_division_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    |                                                                                                                                               |               35 |            136 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     9 |
| 6      |                     1 |
| 8      |                    13 |
| 12     |                     2 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    20 |
+--------+-----------------------+


