# Reading pref.tcl
# do Practica_I_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_I {C:/Users/oscar/Documents/ED/Practica_I/cntdiv_n.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:11 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_I" C:/Users/oscar/Documents/ED/Practica_I/cntdiv_n.sv 
# -- Compiling module cntdiv_n
# 
# Top level modules:
# 	cntdiv_n
# End time: 15:11:11 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_I {C:/Users/oscar/Documents/ED/Practica_I/fsm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:12 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_I" C:/Users/oscar/Documents/ED/Practica_I/fsm.sv 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 15:11:12 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_I {C:/Users/oscar/Documents/ED/Practica_I/converter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:12 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_I" C:/Users/oscar/Documents/ED/Practica_I/converter.sv 
# -- Compiling module converter
# 
# Top level modules:
# 	converter
# End time: 15:11:12 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_I {C:/Users/oscar/Documents/ED/Practica_I/deco7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:12 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_I" C:/Users/oscar/Documents/ED/Practica_I/deco7seg.sv 
# -- Compiling module deco7seg
# 
# Top level modules:
# 	deco7seg
# End time: 15:11:12 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_I {C:/Users/oscar/Documents/ED/Practica_I/main.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:12 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_I" C:/Users/oscar/Documents/ED/Practica_I/main.sv 
# -- Compiling module main
# -- Compiling module tbmain
# 
# Top level modules:
# 	tbmain
# End time: 15:11:12 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tbmain
# vsim work.tbmain 
# Start time: 15:11:22 on Sep 01,2023
# Loading sv_std.std
# Loading work.tbmain
# Loading work.main
# Loading work.cntdiv_n
# Loading work.fsm
# Loading work.converter
# Loading work.deco7seg
add wave -position end  sim:/tbmain/up
add wave -position end  sim:/tbmain/rst
add wave -position end  sim:/tbmain/clk
add wave -position end  sim:/tbmain/timer
add wave -position end  sim:/tbmain/decsegm
add wave -position end  sim:/tbmain/unisegm
add wave -position 0  sim:/tbmain/fpga_freq
add wave -position 5  sim:/tbmain/main_u0/value
add wave -position 6  sim:/tbmain/main_u0/tens
add wave -position 7  sim:/tbmain/main_u0/units
run -all
# ** Note: $stop    : C:/Users/oscar/Documents/ED/Practica_I/main.sv(64)
#    Time: 4820 ns  Iteration: 0  Instance: /tbmain
# Break in Module tbmain at C:/Users/oscar/Documents/ED/Practica_I/main.sv line 64
add wave -position 0  sim:/tbmain/CLK_PERIOD
restart
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $stop    : C:/Users/oscar/Documents/ED/Practica_I/main.sv(64)
#    Time: 4820 ns  Iteration: 0  Instance: /tbmain
# Break in Module tbmain at C:/Users/oscar/Documents/ED/Practica_I/main.sv line 64
# End time: 15:17:43 on Sep 01,2023, Elapsed time: 0:06:21
# Errors: 0, Warnings: 0
