<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='188' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getSubRegClass(const llvm::TargetRegisterClass * RC, unsigned int SubIdx) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='185'>/// \returns The register class that is used for a sub-register of \p RC for
  /// the given \p SubIdx.  If \p SubIdx equals NoSubRegister, \p RC will
  /// be returned.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='305' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='272' u='c' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3904' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3906' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3989' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6017' u='c' c='_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6024' u='c' c='_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6078' u='c' c='_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6079' u='c' c='_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6144' u='c' c='_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6149' u='c' c='_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6162' u='c' c='_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6251' u='c' c='_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1931' ll='1950' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getSubRegClass(const llvm::TargetRegisterClass * RC, unsigned int SubIdx) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='929' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv'/>
