#Build: Synplify Pro I-2014.03M-SP1, Build 097R, Oct  9 2014
#install: C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1
#OS: Windows 7 6.1
#Hostname: EECS373-05

#Implementation: synthesis

Synopsys Verilog Compiler, version comp201403sp1p1, Build 095R, built Oct  9 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\hypermods.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\mss_tshell.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\ants_master_MSS.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_write_command.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_apb_interface.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\n64_magic_box\n64_magic_box.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v"
@I::"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v"
@W: CG921 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":35:5:35:18|read_x_reverse is already declared in this scope.
@I::"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master\ants_master.v"
@W: CG775 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
Verilog syntax check successful!
Selecting top level module ants_master
@W: CG775 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC

@N: CG364 :"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v":2620:7:2620:11|Synthesizing module RCOSC

@N: CG364 :"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:43|Synthesizing module ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":67:7:67:15|Synthesizing module BIBUF_MSS

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":51:7:51:17|Synthesizing module TRIBUFF_MSS

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\ants_master_MSS.v":9:7:9:21|Synthesizing module ants_master_MSS

@W: CG775 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0010
	FAMILY=32'b00000000000000000000000000010010
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|No assignment to wire IA_PRDATA

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_apb_interface.v":2:7:2:23|Synthesizing module n64_apb_interface

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_write_command.v":2:7:2:23|Synthesizing module n64_write_command

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":65:7:65:15|Synthesizing module _read_bit

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":20:7:20:21|Synthesizing module n64_read_module

@W: CG532 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":29:0:29:6|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@W: CG133 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":24:15:24:19|No assignment to error
@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":2:7:2:26|Synthesizing module n64_serial_interface

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\n64_magic_box\n64_magic_box.v":9:7:9:19|Synthesizing module n64_magic_box

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":148:7:148:21|Synthesizing module _tracking_servo

@W: CG532 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":179:0:179:6|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":2:7:2:19|Synthesizing module servo_control

@N: CG364 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master\ants_master.v":9:7:9:17|Synthesizing module ants_master

@W: CL246 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":11:17:11:21|Input port bits 31 to 13 of PADDR[31:0] are unused

@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[21] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[22] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[23] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[24] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[25] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[26] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[27] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[28] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[29] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[30] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Register bit time_count[31] is always 0, optimizing ...
@W: CL279 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Pruning register bits 31 to 21 of time_count[31:0] 

@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Register bit command_byte[0] is always 1, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":61:0:61:5|Register bit long_count[17] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":61:0:61:5|Register bit long_count[18] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":61:0:61:5|Register bit long_count[19] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":61:0:61:5|Register bit long_count[20] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":61:0:61:5|Register bit long_count[21] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":61:0:61:5|Register bit long_count[22] is always 0, optimizing ...
@W: CL189 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":61:0:61:5|Register bit long_count[23] is always 0, optimizing ...
@W: CL279 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":61:0:61:5|Pruning register bits 23 to 17 of long_count[23:0] 

@W: CL260 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Pruning register bit 0 of command_byte[7:0] 

@W: CL279 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":84:0:84:5|Pruning register bits 7 to 2 of command_byte[7:1] 

@A: CL153 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":24:15:24:19|*Unassigned bits of error are referenced and tied to 0 -- simulation mismatch possible.
@W: CL246 :"C:\Users\rpokeefe\repos\373\ants_master\hdl\n64_apb_interface.v":11:13:11:17|Input port bits 31 to 13 of PADDR[31:0] are unused

@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":106:18:106:25|Input PRDATAS2 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":123:13:123:20|Input PREADYS2 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused
@W: CL157 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused
@W: CL159 :"C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\MSS_CCC_0\ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused
@END

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 80MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 05 17:06:56 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 095R, built Oct  9 2014
@N|Running in 64-bit mode
File C:\Users\rpokeefe\repos\373\ants_master\synthesis\synwork\ants_master_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 05 17:06:58 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1346R, Built Oct 10 2014 11:20:09
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\mss_tshell_syn.sdc
@L: C:\Users\rpokeefe\repos\373\ants_master\synthesis\ants_master_scck.rpt 
Printing clock  summary report in "C:\Users\rpokeefe\repos\373\ants_master\synthesis\ants_master_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)



@S |Clock Summary
****************

Start       Requested     Requested     Clock        Clock      
Clock       Frequency     Period        Type         Group      
----------------------------------------------------------------
FAB_CLK     100.0 MHz     10.000        declared     clk_group_0
FCLK        100.0 MHz     10.000        declared     clk_group_0
================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\rpokeefe\repos\373\ants_master\synthesis\ants_master.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 114MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 05 17:06:58 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1346R, Built Oct 10 2014 11:20:09
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)

@W: MO111 :"c:\users\rpokeefe\repos\373\ants_master\component\work\ants_master_mss\mss_ccc_0\ants_master_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\rpokeefe\repos\373\ants_master\component\work\ants_master_mss\mss_ccc_0\ants_master_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\rpokeefe\repos\373\ants_master\component\work\ants_master_mss\mss_ccc_0\ants_master_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module ants_master_MSS_tmp_MSS_CCC_0_MSS_CCC) 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

@N: MF238 :"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_serial_interface.v":69:22:69:36|Found 17-bit incrementor, 'long_count_2[16:0]'
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_write_command.v":22:0:22:5|Found counter in view:work.n64_write_command(verilog) inst index[3:0]
@W: MO161 :"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_write_command.v":22:0:22:5|Register bit command_byte[0] is always 1, optimizing ...
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":37:0:37:5|Found counter in view:work.n64_read_module(verilog) inst index[5:0]
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\n64_read_module.v":80:0:80:5|Found counter in view:work._read_bit(verilog) inst count[8:0]
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Found counter in view:work._tracking_servo(verilog) inst reverse_count[31:0]
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Found counter in view:work._tracking_servo(verilog) inst forward_count[31:0]
@N:"c:\users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":195:0:195:5|Found counter in view:work._tracking_servo(verilog) inst time_count[20:0]
@N: MF179 :"c:\users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":243:13:243:28|Found 32 bit by 32 bit '<' comparator, 'un1_pw'
@N: MF179 :"c:\users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":228:20:228:49|Found 32 bit by 32 bit '<' comparator, 'next_pw15'
@N: MF179 :"c:\users\rpokeefe\repos\373\ants_master\hdl\servo_hdl.v":232:25:232:54|Found 32 bit by 32 bit '<' comparator, 'un1_forward_count'

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 122MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 123MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 125MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 125MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 124MB peak: 125MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 123MB peak: 125MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 122MB peak: 125MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 129MB peak: 133MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                    Fanout, notes
-------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST / M2FRESETn                                  133          
ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[2]                                45           
ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[6]                                77           
n64_magic_box_0.n64_serial_interface_0.read_module.read_bit0.data_bit / Q     32           
servo_control_0.x_servo.reverse_countlde_0 / Y                                32           
servo_control_0.m3 / Y                                                        129          
servo_control_0.x_servo.forward_countlde_0 / Y                                32           
servo_control_0.y_servo.un1_PRESERN / Y                                       64           
servo_control_0.x_servo.next_pw_0_sqmuxa / Y                                  32           
servo_control_0.x_servo.next_pw_4_sqmuxa / Y                                  32           
servo_control_0.y_servo.next_pw_0_sqmuxa / Y                                  32           
servo_control_0.y_servo.next_pw_4_sqmuxa / Y                                  32           
servo_control_0.y_servo.forward_countlde_0 / Y                                32           
n64_magic_box_0.n64_serial_interface_0.button_data_0_sqmuxa / Y               32           
CoreAPB3_0.iPSELS_0_a2[1] / Y                                                 33           
n64_magic_box_0.n64_apb_interface_0.write_0_a2 / Y                            33           
servo_control_0.y_servo.reverse_m3 / Y                                        32           
d_m1_e / Y                                                                    49           
d_m1_e_0 / Y                                                                  54           
servo_control_0.x_servo.reverse_count_0_sqmuxa / Y                            33           
===========================================================================================

@N: FP130 |Promoting Net ants_master_MSS_0_M2F_RESET_N on CLKINT  I_146 
@N: FP130 |Promoting Net servo_control_0.N_256_mux on CLKINT  I_147 
@N: FP130 |Promoting Net CoreAPB3_0_APBmslave0_PADDR[6] on CLKINT  I_148 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 130MB peak: 133MB)

Replicating Combinational Instance servo_control_0.x_servo.reverse_count_0_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance d_m1_e_0, fanout 54 segments 3
Replicating Combinational Instance d_m1_e, fanout 49 segments 3
Replicating Combinational Instance servo_control_0.y_servo.reverse_m3, fanout 32 segments 2
Replicating Combinational Instance n64_magic_box_0.n64_apb_interface_0.write_0_a2, fanout 33 segments 2
Replicating Combinational Instance CoreAPB3_0.iPSELS_0_a2[1], fanout 33 segments 2
Replicating Combinational Instance n64_magic_box_0.n64_serial_interface_0.button_data_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.y_servo.forward_countlde_0, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.y_servo.next_pw_4_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.y_servo.next_pw_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.x_servo.next_pw_4_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.x_servo.next_pw_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.y_servo.un1_PRESERN, fanout 64 segments 3
Replicating Combinational Instance servo_control_0.x_servo.forward_countlde_0, fanout 32 segments 2
Replicating Combinational Instance servo_control_0.x_servo.reverse_countlde_0, fanout 32 segments 2
Replicating Sequential Instance n64_magic_box_0.n64_serial_interface_0.read_module.read_bit0.data_bit, fanout 32 segments 2
Buffering CoreAPB3_0_APBmslave0_PADDR[2], fanout 45 segments 2

Added 1 Buffers
Added 19 Cells via replication
	Added 1 Sequential Cells via replication
	Added 18 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 131MB peak: 133MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 502 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks ========================================
Clock Tree ID     Driving Element       Drive Element Type                Fanout     Sample Instance           
---------------------------------------------------------------------------------------------------------------
@K:CKID0001       ants_master_MSS_0     clock definition on hierarchy     502        servo_control_0.PRDATA[31]
===============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\rpokeefe\repos\373\ants_master\synthesis\ants_master.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 127MB peak: 133MB)

Writing Analyst data base C:\Users\rpokeefe\repos\373\ants_master\synthesis\synwork\ants_master_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 127MB peak: 133MB)

Writing EDIF Netlist and constraint files
I-2014.03M-SP1

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 129MB peak: 133MB)

@W: MT246 :"c:\users\rpokeefe\repos\373\ants_master\component\work\ants_master_mss\ants_master_mss.v":506:0:506:11|Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 10.00ns 
Found clock FCLK with period 10.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 05 17:07:06 2016
#


Top view:               ants_master
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\rpokeefe\repos\373\ants_master\component\work\ants_master_MSS\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.864

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
FAB_CLK            100.0 MHz     61.5 MHz      10.000        16.262        -6.262     declared     clk_group_0    
FCLK               100.0 MHz     NA            10.000        NA            NA         declared     clk_group_0    
System             100.0 MHz     145.0 MHz     10.000        6.894         3.106      system       system_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  10.000      3.106   |  No paths    -      |  No paths    -      |  No paths    -    
System    FAB_CLK  |  10.000      -8.864  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   System   |  10.000      7.152   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   FAB_CLK  |  10.000      -6.262  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                 Arrival           
Instance                                      Reference     Type       Pin     Net                     Time        Slack 
                                              Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------
servo_control_0.x_servo.reverse_count[22]     FAB_CLK       DFN1E1     Q       x_reverse_count[22]     0.737       -6.262
servo_control_0.x_servo.forward_count[2]      FAB_CLK       DFN1E1     Q       x_forward_count[2]      0.737       -5.996
servo_control_0.x_servo.forward_count[22]     FAB_CLK       DFN1E1     Q       x_forward_count[22]     0.737       -5.994
servo_control_0.x_servo.forward_count[1]      FAB_CLK       DFN1E1     Q       x_forward_count[1]      0.737       -5.990
servo_control_0.y_servo.reverse_count[17]     FAB_CLK       DFN1E0     Q       y_reverse_count[17]     0.737       -5.934
servo_control_0.x_servo.forward_count[0]      FAB_CLK       DFN1E1     Q       x_forward_count[0]      0.737       -5.818
servo_control_0.y_servo.forward_count[17]     FAB_CLK       DFN1E1     Q       y_forward_count[17]     0.737       -5.715
servo_control_0.y_servo.reverse_count[23]     FAB_CLK       DFN1E0     Q       y_reverse_count[23]     0.737       -5.699
servo_control_0.x_servo.reverse_count[6]      FAB_CLK       DFN1E1     Q       x_reverse_count[6]      0.737       -5.598
servo_control_0.x_servo.reverse_count[24]     FAB_CLK       DFN1E1     Q       x_reverse_count[24]     0.737       -5.487
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                   Required           
Instance                                      Reference     Type       Pin     Net       Time         Slack 
                                              Clock                                                         
------------------------------------------------------------------------------------------------------------
servo_control_0.x_servo.forward_count[28]     FAB_CLK       DFN1E1     D       N_9       9.461        -6.262
servo_control_0.x_servo.reverse_count[9]      FAB_CLK       DFN1E1     D       N_703     9.461        -6.262
servo_control_0.x_servo.forward_count[26]     FAB_CLK       DFN1E1     D       N_13      9.461        -6.243
servo_control_0.x_servo.forward_count[27]     FAB_CLK       DFN1E1     D       N_11      9.461        -6.243
servo_control_0.x_servo.forward_count[29]     FAB_CLK       DFN1E1     D       N_7       9.461        -6.243
servo_control_0.x_servo.forward_count[30]     FAB_CLK       DFN1E1     D       N_5       9.461        -6.243
servo_control_0.x_servo.reverse_count[5]      FAB_CLK       DFN1E1     D       N_35      9.461        -6.243
servo_control_0.x_servo.reverse_count[7]      FAB_CLK       DFN1E1     D       N_31      9.461        -6.243
servo_control_0.x_servo.reverse_count[8]      FAB_CLK       DFN1E1     D       N_29      9.461        -6.243
servo_control_0.x_servo.reverse_count[10]     FAB_CLK       DFN1E1     D       N_702     9.461        -6.243
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.723
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.262

    Number of logic level(s):                9
    Starting point:                          servo_control_0.x_servo.reverse_count[22] / Q
    Ending point:                            servo_control_0.x_servo.forward_count[28] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
servo_control_0.x_servo.reverse_count[22]              DFN1E1     Q        Out     0.737     0.737       -         
x_reverse_count[22]                                    Net        -        -       1.776     -           11        
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       B        In      -         2.513       -         
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       Y        Out     0.937     3.450       -         
un1_reverse_count_22                                   Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        C        In      -         3.771       -         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        Y        Out     0.344     4.115       -         
un1_reverse_count_NE_7                                 Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        C        In      -         4.437       -         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        Y        Out     0.683     5.120       -         
un1_reverse_count_NE_19                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        C        In      -         5.441       -         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        Y        Out     0.683     6.124       -         
un1_reverse_count_NE_25                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        C        In      -         6.446       -         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        Y        Out     0.683     7.129       -         
un1_reverse_count_NE_28                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        C        In      -         7.450       -         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        Y        Out     0.683     8.133       -         
un1_reverse_count_NE                                   Net        -        -       1.184     -           4         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       B        In      -         9.317       -         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       Y        Out     0.553     9.870       -         
un1_zero_counts_next[0]                                Net        -        -       1.526     -           7         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       A        In      -         11.396      -         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       Y        Out     0.933     12.329      -         
N_324_i_0                                              Net        -        -       2.409     -           22        
servo_control_0.x_servo.forward_count_RNO[28]          NOR3A      A        In      -         14.738      -         
servo_control_0.x_servo.forward_count_RNO[28]          NOR3A      Y        Out     0.664     15.402      -         
N_9                                                    Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count[28]              DFN1E1     D        In      -         15.723      -         
===================================================================================================================
Total path delay (propagation time + setup) of 16.262 is 7.438(45.7%) logic and 8.824(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.723
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.262

    Number of logic level(s):                9
    Starting point:                          servo_control_0.x_servo.reverse_count[22] / Q
    Ending point:                            servo_control_0.x_servo.reverse_count[9] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
servo_control_0.x_servo.reverse_count[22]              DFN1E1     Q        Out     0.737     0.737       -         
x_reverse_count[22]                                    Net        -        -       1.776     -           11        
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       B        In      -         2.513       -         
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       Y        Out     0.937     3.450       -         
un1_reverse_count_22                                   Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        C        In      -         3.771       -         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        Y        Out     0.344     4.115       -         
un1_reverse_count_NE_7                                 Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        C        In      -         4.437       -         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        Y        Out     0.683     5.120       -         
un1_reverse_count_NE_19                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        C        In      -         5.441       -         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        Y        Out     0.683     6.124       -         
un1_reverse_count_NE_25                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        C        In      -         6.446       -         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        Y        Out     0.683     7.129       -         
un1_reverse_count_NE_28                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        C        In      -         7.450       -         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        Y        Out     0.683     8.133       -         
un1_reverse_count_NE                                   Net        -        -       1.184     -           4         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       B        In      -         9.317       -         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       Y        Out     0.553     9.870       -         
un1_zero_counts_next[0]                                Net        -        -       1.526     -           7         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       A        In      -         11.396      -         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       Y        Out     0.933     12.329      -         
N_324_i_0                                              Net        -        -       2.409     -           22        
servo_control_0.x_servo.reverse_count_RNO[9]           NOR3A      A        In      -         14.738      -         
servo_control_0.x_servo.reverse_count_RNO[9]           NOR3A      Y        Out     0.664     15.402      -         
N_703                                                  Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count[9]               DFN1E1     D        In      -         15.723      -         
===================================================================================================================
Total path delay (propagation time + setup) of 16.262 is 7.438(45.7%) logic and 8.824(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.704
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.243

    Number of logic level(s):                9
    Starting point:                          servo_control_0.x_servo.reverse_count[22] / Q
    Ending point:                            servo_control_0.x_servo.reverse_count[24] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
servo_control_0.x_servo.reverse_count[22]              DFN1E1     Q        Out     0.737     0.737       -         
x_reverse_count[22]                                    Net        -        -       1.776     -           11        
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       B        In      -         2.513       -         
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       Y        Out     0.937     3.450       -         
un1_reverse_count_22                                   Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        C        In      -         3.771       -         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        Y        Out     0.344     4.115       -         
un1_reverse_count_NE_7                                 Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        C        In      -         4.437       -         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        Y        Out     0.683     5.120       -         
un1_reverse_count_NE_19                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        C        In      -         5.441       -         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        Y        Out     0.683     6.124       -         
un1_reverse_count_NE_25                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        C        In      -         6.446       -         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        Y        Out     0.683     7.129       -         
un1_reverse_count_NE_28                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        C        In      -         7.450       -         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        Y        Out     0.683     8.133       -         
un1_reverse_count_NE                                   Net        -        -       1.184     -           4         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       B        In      -         9.317       -         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       Y        Out     0.553     9.870       -         
un1_zero_counts_next[0]                                Net        -        -       1.526     -           7         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       A        In      -         11.396      -         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       Y        Out     0.933     12.329      -         
N_324_i_0                                              Net        -        -       2.409     -           22        
servo_control_0.x_servo.reverse_count_RNO[24]          XA1A       C        In      -         14.738      -         
servo_control_0.x_servo.reverse_count_RNO[24]          XA1A       Y        Out     0.645     15.383      -         
reverse_count_n24                                      Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count[24]              DFN1E1     D        In      -         15.704      -         
===================================================================================================================
Total path delay (propagation time + setup) of 16.243 is 7.419(45.7%) logic and 8.824(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.704
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.243

    Number of logic level(s):                9
    Starting point:                          servo_control_0.x_servo.reverse_count[22] / Q
    Ending point:                            servo_control_0.x_servo.reverse_count[23] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
servo_control_0.x_servo.reverse_count[22]              DFN1E1     Q        Out     0.737     0.737       -         
x_reverse_count[22]                                    Net        -        -       1.776     -           11        
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       B        In      -         2.513       -         
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       Y        Out     0.937     3.450       -         
un1_reverse_count_22                                   Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        C        In      -         3.771       -         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        Y        Out     0.344     4.115       -         
un1_reverse_count_NE_7                                 Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        C        In      -         4.437       -         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        Y        Out     0.683     5.120       -         
un1_reverse_count_NE_19                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        C        In      -         5.441       -         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        Y        Out     0.683     6.124       -         
un1_reverse_count_NE_25                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        C        In      -         6.446       -         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        Y        Out     0.683     7.129       -         
un1_reverse_count_NE_28                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        C        In      -         7.450       -         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        Y        Out     0.683     8.133       -         
un1_reverse_count_NE                                   Net        -        -       1.184     -           4         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       B        In      -         9.317       -         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       Y        Out     0.553     9.870       -         
un1_zero_counts_next[0]                                Net        -        -       1.526     -           7         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       A        In      -         11.396      -         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       Y        Out     0.933     12.329      -         
N_324_i_0                                              Net        -        -       2.409     -           22        
servo_control_0.x_servo.reverse_count_RNO[23]          XA1A       C        In      -         14.738      -         
servo_control_0.x_servo.reverse_count_RNO[23]          XA1A       Y        Out     0.645     15.383      -         
reverse_count_n23                                      Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count[23]              DFN1E1     D        In      -         15.704      -         
===================================================================================================================
Total path delay (propagation time + setup) of 16.243 is 7.419(45.7%) logic and 8.824(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.704
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.243

    Number of logic level(s):                9
    Starting point:                          servo_control_0.x_servo.reverse_count[22] / Q
    Ending point:                            servo_control_0.x_servo.reverse_count[18] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
servo_control_0.x_servo.reverse_count[22]              DFN1E1     Q        Out     0.737     0.737       -         
x_reverse_count[22]                                    Net        -        -       1.776     -           11        
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       B        In      -         2.513       -         
servo_control_0.x_servo.forward_count_RNIPQIG[22]      XOR2       Y        Out     0.937     3.450       -         
un1_reverse_count_22                                   Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        C        In      -         3.771       -         
servo_control_0.x_servo.reverse_count_RNIMRF41[6]      XO1        Y        Out     0.344     4.115       -         
un1_reverse_count_NE_7                                 Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        C        In      -         4.437       -         
servo_control_0.x_servo.reverse_count_RNIITV82[6]      OR3        Y        Out     0.683     5.120       -         
un1_reverse_count_NE_19                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        C        In      -         5.441       -         
servo_control_0.x_servo.forward_count_RNI8VNE4[21]     OR3        Y        Out     0.683     6.124       -         
un1_reverse_count_NE_25                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        C        In      -         6.446       -         
servo_control_0.x_servo.forward_count_RNI4H679[10]     OR3        Y        Out     0.683     7.129       -         
un1_reverse_count_NE_28                                Net        -        -       0.322     -           1         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        C        In      -         7.450       -         
servo_control_0.x_servo.forward_count_RNIONHJH[13]     OR3        Y        Out     0.683     8.133       -         
un1_reverse_count_NE                                   Net        -        -       1.184     -           4         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       B        In      -         9.317       -         
servo_control_0.x_servo.zero_counts_next_RNIBLV6I      MX2B       Y        Out     0.553     9.870       -         
un1_zero_counts_next[0]                                Net        -        -       1.526     -           7         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       A        In      -         11.396      -         
servo_control_0.x_servo.zero_counts_next_RNIP83LO      OA1A       Y        Out     0.933     12.329      -         
N_324_i_0                                              Net        -        -       2.409     -           22        
servo_control_0.x_servo.reverse_count_RNO[18]          XA1A       C        In      -         14.738      -         
servo_control_0.x_servo.reverse_count_RNO[18]          XA1A       Y        Out     0.645     15.383      -         
reverse_count_n18                                      Net        -        -       0.322     -           1         
servo_control_0.x_servo.reverse_count[18]              DFN1E1     D        In      -         15.704      -         
===================================================================================================================
Total path delay (propagation time + setup) of 16.243 is 7.419(45.7%) logic and 8.824(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                              Arrival           
Instance                             Reference     Type        Pin              Net                                        Time        Slack 
                                     Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[9]      CoreAPB3_0_APBmslave0_PADDR[9]             0.000       -8.864
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          ants_master_MSS_0_MSS_MASTER_APB_PSELx     0.000       -8.834
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[10]     CoreAPB3_0_APBmslave0_PADDR[10]            0.000       -8.712
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[11]     CoreAPB3_0_APBmslave0_PADDR[11]            0.000       -8.592
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[8]      CoreAPB3_0_APBmslave0_PADDR[8]             0.000       -8.062
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]             0.000       -5.384
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[12]     CoreAPB3_0_APBmslave0_PADDR[12]            0.000       -5.233
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]             0.000       -4.548
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPENABLE       CoreAPB3_0_APBmslave0_PENABLE              0.000       -4.371
ants_master_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]             0.000       -4.266
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                              Required           
Instance                                Reference     Type       Pin     Net                  Time         Slack 
                                        Clock                                                                    
-----------------------------------------------------------------------------------------------------------------
servo_control_0.y_servo.next_pw[6]      System        DFN1E0     D       next_pw_6[6]         9.427        -8.864
servo_control_0.y_servo.next_pw[8]      System        DFN1E0     D       next_pw_6[8]         9.427        -8.864
servo_control_0.y_servo.next_pw[11]     System        DFN1E0     D       next_pw_6[11]        9.427        -8.864
servo_control_0.y_servo.next_pw[17]     System        DFN1E0     D       next_pw_6[17]        9.427        -8.864
servo_control_0.y_servo.next_pw[9]      System        DFN1E0     D       next_pw_6[9]         9.461        -8.829
servo_control_0.y_servo.next_pw[15]     System        DFN1E0     D       next_pw_6[15]        9.461        -8.829
servo_control_0.y_servo.next_pw[0]      System        DFN1E0     E       next_pw_4_sqmuxa     9.566        -8.648
servo_control_0.y_servo.next_pw[1]      System        DFN1E0     E       next_pw_4_sqmuxa     9.566        -8.648
servo_control_0.y_servo.next_pw[2]      System        DFN1E0     E       next_pw_4_sqmuxa     9.566        -8.648
servo_control_0.y_servo.next_pw[3]      System        DFN1E0     E       next_pw_4_sqmuxa     9.566        -8.648
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      18.290
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -8.863

    Number of logic level(s):                12
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[9]
    Ending point:                            servo_control_0.y_servo.next_pw[6] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                             Pin             Pin               Arrival     No. of    
Name                                           Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST               MSS_APB     MSSPADDR[9]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[9]                 Net         -               -       0.322     -           1         
CoreAPB3_0.iPSELS_0_a2_0_1[1]                  NOR2        B               In      -         0.322       -         
CoreAPB3_0.iPSELS_0_a2_0_1[1]                  NOR2        Y               Out     0.514     0.836       -         
iPSELS_0_a2_0_1[1]                             Net         -               -       1.184     -           4         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       B               In      -         2.019       -         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       Y               Out     0.607     2.626       -         
CoreAPB3_0_APBmslave1_PSELx_0                  Net         -               -       2.218     -           17        
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       A               In      -         4.844       -         
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       Y               Out     0.641     5.485       -         
read_x_forward_0_a2_1_3                        Net         -               -       0.386     -           2         
servo_control_0.m230                           NOR3C       A               In      -         5.871       -         
servo_control_0.m230                           NOR3C       Y               Out     0.464     6.335       -         
N_231                                          Net         -               -       0.806     -           3         
servo_control_0.m237                           NOR3B       A               In      -         7.141       -         
servo_control_0.m237                           NOR3B       Y               Out     0.641     7.782       -         
N_238                                          Net         -               -       1.184     -           4         
servo_control_0.m240                           NOR3B       B               In      -         8.966       -         
servo_control_0.m240                           NOR3B       Y               Out     0.607     9.573       -         
set_y_forward_c                                Net         -               -       0.806     -           3         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         B               In      -         10.379      -         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         Y               Out     0.646     11.025      -         
un1_SET_ZERO_1                                 Net         -               -       0.322     -           1         
servo_control_0.y_servo.un1_SET_ZERO           OR3         C               In      -         11.347      -         
servo_control_0.y_servo.un1_SET_ZERO           OR3         Y               Out     0.751     12.098      -         
un1_SET_ZERO                                   Net         -               -       0.386     -           2         
servo_control_0.y_servo.next_pw24              NOR3B       C               In      -         12.484      -         
servo_control_0.y_servo.next_pw24              NOR3B       Y               Out     0.488     12.972      -         
next_pw24                                      Net         -               -       1.184     -           4         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       B               In      -         14.156      -         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       Y               Out     0.516     14.672      -         
next_pw_0_sqmuxa_1                             Net         -               -       0.322     -           1         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         A               In      -         14.993      -         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         Y               Out     0.984     15.977      -         
next_pw_3_sqmuxa                               Net         -               -       1.423     -           6         
servo_control_0.y_servo.next_pw_RNO[6]         MX2A        A               In      -         17.400      -         
servo_control_0.y_servo.next_pw_RNO[6]         MX2A        Y               Out     0.568     17.968      -         
next_pw_6[6]                                   Net         -               -       0.322     -           1         
servo_control_0.y_servo.next_pw[6]             DFN1E0      D               In      -         18.290      -         
===================================================================================================================
Total path delay (propagation time + setup) of 18.863 is 8.001(42.4%) logic and 10.862(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      18.290
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -8.863

    Number of logic level(s):                12
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[9]
    Ending point:                            servo_control_0.y_servo.next_pw[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                             Pin             Pin               Arrival     No. of    
Name                                           Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST               MSS_APB     MSSPADDR[9]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[9]                 Net         -               -       0.322     -           1         
CoreAPB3_0.iPSELS_0_a2_0_1[1]                  NOR2        B               In      -         0.322       -         
CoreAPB3_0.iPSELS_0_a2_0_1[1]                  NOR2        Y               Out     0.514     0.836       -         
iPSELS_0_a2_0_1[1]                             Net         -               -       1.184     -           4         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       B               In      -         2.019       -         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       Y               Out     0.607     2.626       -         
CoreAPB3_0_APBmslave1_PSELx_0                  Net         -               -       2.218     -           17        
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       A               In      -         4.844       -         
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       Y               Out     0.641     5.485       -         
read_x_forward_0_a2_1_3                        Net         -               -       0.386     -           2         
servo_control_0.m230                           NOR3C       A               In      -         5.871       -         
servo_control_0.m230                           NOR3C       Y               Out     0.464     6.335       -         
N_231                                          Net         -               -       0.806     -           3         
servo_control_0.m237                           NOR3B       A               In      -         7.141       -         
servo_control_0.m237                           NOR3B       Y               Out     0.641     7.782       -         
N_238                                          Net         -               -       1.184     -           4         
servo_control_0.m240                           NOR3B       B               In      -         8.966       -         
servo_control_0.m240                           NOR3B       Y               Out     0.607     9.573       -         
set_y_forward_c                                Net         -               -       0.806     -           3         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         B               In      -         10.379      -         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         Y               Out     0.646     11.025      -         
un1_SET_ZERO_1                                 Net         -               -       0.322     -           1         
servo_control_0.y_servo.un1_SET_ZERO           OR3         C               In      -         11.347      -         
servo_control_0.y_servo.un1_SET_ZERO           OR3         Y               Out     0.751     12.098      -         
un1_SET_ZERO                                   Net         -               -       0.386     -           2         
servo_control_0.y_servo.next_pw24              NOR3B       C               In      -         12.484      -         
servo_control_0.y_servo.next_pw24              NOR3B       Y               Out     0.488     12.972      -         
next_pw24                                      Net         -               -       1.184     -           4         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       B               In      -         14.156      -         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       Y               Out     0.516     14.672      -         
next_pw_0_sqmuxa_1                             Net         -               -       0.322     -           1         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         A               In      -         14.993      -         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         Y               Out     0.984     15.977      -         
next_pw_3_sqmuxa                               Net         -               -       1.423     -           6         
servo_control_0.y_servo.next_pw_RNO[8]         MX2A        A               In      -         17.400      -         
servo_control_0.y_servo.next_pw_RNO[8]         MX2A        Y               Out     0.568     17.968      -         
next_pw_6[8]                                   Net         -               -       0.322     -           1         
servo_control_0.y_servo.next_pw[8]             DFN1E0      D               In      -         18.290      -         
===================================================================================================================
Total path delay (propagation time + setup) of 18.863 is 8.001(42.4%) logic and 10.862(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      18.290
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -8.863

    Number of logic level(s):                12
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[9]
    Ending point:                            servo_control_0.y_servo.next_pw[11] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                             Pin             Pin               Arrival     No. of    
Name                                           Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST               MSS_APB     MSSPADDR[9]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[9]                 Net         -               -       0.322     -           1         
CoreAPB3_0.iPSELS_0_a2_0_1[1]                  NOR2        B               In      -         0.322       -         
CoreAPB3_0.iPSELS_0_a2_0_1[1]                  NOR2        Y               Out     0.514     0.836       -         
iPSELS_0_a2_0_1[1]                             Net         -               -       1.184     -           4         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       B               In      -         2.019       -         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       Y               Out     0.607     2.626       -         
CoreAPB3_0_APBmslave1_PSELx_0                  Net         -               -       2.218     -           17        
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       A               In      -         4.844       -         
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       Y               Out     0.641     5.485       -         
read_x_forward_0_a2_1_3                        Net         -               -       0.386     -           2         
servo_control_0.m230                           NOR3C       A               In      -         5.871       -         
servo_control_0.m230                           NOR3C       Y               Out     0.464     6.335       -         
N_231                                          Net         -               -       0.806     -           3         
servo_control_0.m237                           NOR3B       A               In      -         7.141       -         
servo_control_0.m237                           NOR3B       Y               Out     0.641     7.782       -         
N_238                                          Net         -               -       1.184     -           4         
servo_control_0.m240                           NOR3B       B               In      -         8.966       -         
servo_control_0.m240                           NOR3B       Y               Out     0.607     9.573       -         
set_y_forward_c                                Net         -               -       0.806     -           3         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         B               In      -         10.379      -         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         Y               Out     0.646     11.025      -         
un1_SET_ZERO_1                                 Net         -               -       0.322     -           1         
servo_control_0.y_servo.un1_SET_ZERO           OR3         C               In      -         11.347      -         
servo_control_0.y_servo.un1_SET_ZERO           OR3         Y               Out     0.751     12.098      -         
un1_SET_ZERO                                   Net         -               -       0.386     -           2         
servo_control_0.y_servo.next_pw24              NOR3B       C               In      -         12.484      -         
servo_control_0.y_servo.next_pw24              NOR3B       Y               Out     0.488     12.972      -         
next_pw24                                      Net         -               -       1.184     -           4         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       B               In      -         14.156      -         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       Y               Out     0.516     14.672      -         
next_pw_0_sqmuxa_1                             Net         -               -       0.322     -           1         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         A               In      -         14.993      -         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         Y               Out     0.984     15.977      -         
next_pw_3_sqmuxa                               Net         -               -       1.423     -           6         
servo_control_0.y_servo.next_pw_RNO[11]        MX2A        A               In      -         17.400      -         
servo_control_0.y_servo.next_pw_RNO[11]        MX2A        Y               Out     0.568     17.968      -         
next_pw_6[11]                                  Net         -               -       0.322     -           1         
servo_control_0.y_servo.next_pw[11]            DFN1E0      D               In      -         18.290      -         
===================================================================================================================
Total path delay (propagation time + setup) of 18.863 is 8.001(42.4%) logic and 10.862(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      18.290
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -8.863

    Number of logic level(s):                12
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPADDR[9]
    Ending point:                            servo_control_0.y_servo.next_pw[17] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                             Pin             Pin               Arrival     No. of    
Name                                           Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST               MSS_APB     MSSPADDR[9]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[9]                 Net         -               -       0.322     -           1         
CoreAPB3_0.iPSELS_0_a2_0_1[1]                  NOR2        B               In      -         0.322       -         
CoreAPB3_0.iPSELS_0_a2_0_1[1]                  NOR2        Y               Out     0.514     0.836       -         
iPSELS_0_a2_0_1[1]                             Net         -               -       1.184     -           4         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       B               In      -         2.019       -         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       Y               Out     0.607     2.626       -         
CoreAPB3_0_APBmslave1_PSELx_0                  Net         -               -       2.218     -           17        
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       A               In      -         4.844       -         
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       Y               Out     0.641     5.485       -         
read_x_forward_0_a2_1_3                        Net         -               -       0.386     -           2         
servo_control_0.m230                           NOR3C       A               In      -         5.871       -         
servo_control_0.m230                           NOR3C       Y               Out     0.464     6.335       -         
N_231                                          Net         -               -       0.806     -           3         
servo_control_0.m237                           NOR3B       A               In      -         7.141       -         
servo_control_0.m237                           NOR3B       Y               Out     0.641     7.782       -         
N_238                                          Net         -               -       1.184     -           4         
servo_control_0.m240                           NOR3B       B               In      -         8.966       -         
servo_control_0.m240                           NOR3B       Y               Out     0.607     9.573       -         
set_y_forward_c                                Net         -               -       0.806     -           3         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         B               In      -         10.379      -         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         Y               Out     0.646     11.025      -         
un1_SET_ZERO_1                                 Net         -               -       0.322     -           1         
servo_control_0.y_servo.un1_SET_ZERO           OR3         C               In      -         11.347      -         
servo_control_0.y_servo.un1_SET_ZERO           OR3         Y               Out     0.751     12.098      -         
un1_SET_ZERO                                   Net         -               -       0.386     -           2         
servo_control_0.y_servo.next_pw24              NOR3B       C               In      -         12.484      -         
servo_control_0.y_servo.next_pw24              NOR3B       Y               Out     0.488     12.972      -         
next_pw24                                      Net         -               -       1.184     -           4         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       B               In      -         14.156      -         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       Y               Out     0.516     14.672      -         
next_pw_0_sqmuxa_1                             Net         -               -       0.322     -           1         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         A               In      -         14.993      -         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         Y               Out     0.984     15.977      -         
next_pw_3_sqmuxa                               Net         -               -       1.423     -           6         
servo_control_0.y_servo.next_pw_RNO[17]        MX2A        A               In      -         17.400      -         
servo_control_0.y_servo.next_pw_RNO[17]        MX2A        Y               Out     0.568     17.968      -         
next_pw_6[17]                                  Net         -               -       0.322     -           1         
servo_control_0.y_servo.next_pw[17]            DFN1E0      D               In      -         18.290      -         
===================================================================================================================
Total path delay (propagation time + setup) of 18.863 is 8.001(42.4%) logic and 10.862(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      18.261
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -8.834

    Number of logic level(s):                12
    Starting point:                          ants_master_MSS_0.MSS_ADLIB_INST / MSSPSEL
    Ending point:                            servo_control_0.y_servo.next_pw[6] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                             Pin         Pin               Arrival     No. of    
Name                                           Type        Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ants_master_MSS_0.MSS_ADLIB_INST               MSS_APB     MSSPSEL     Out     0.000     0.000       -         
ants_master_MSS_0_MSS_MASTER_APB_PSELx         Net         -           -       0.322     -           1         
CoreAPB3_0.iPSELS_0_a2_0_0[1]                  NOR2A       A           In      -         0.322       -         
CoreAPB3_0.iPSELS_0_a2_0_0[1]                  NOR2A       Y           Out     0.627     0.949       -         
iPSELS_0_a2_0_0[1]                             Net         -           -       1.184     -           4         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       A           In      -         2.132       -         
CoreAPB3_0.iPSELS_0_a2_0[1]                    NOR3C       Y           Out     0.464     2.596       -         
CoreAPB3_0_APBmslave1_PSELx_0                  Net         -           -       2.218     -           17        
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       A           In      -         4.814       -         
servo_control_0.read_x_forward_0_a2_1_3        NOR3B       Y           Out     0.641     5.455       -         
read_x_forward_0_a2_1_3                        Net         -           -       0.386     -           2         
servo_control_0.m230                           NOR3C       A           In      -         5.841       -         
servo_control_0.m230                           NOR3C       Y           Out     0.464     6.305       -         
N_231                                          Net         -           -       0.806     -           3         
servo_control_0.m237                           NOR3B       A           In      -         7.112       -         
servo_control_0.m237                           NOR3B       Y           Out     0.641     7.753       -         
N_238                                          Net         -           -       1.184     -           4         
servo_control_0.m240                           NOR3B       B           In      -         8.937       -         
servo_control_0.m240                           NOR3B       Y           Out     0.607     9.543       -         
set_y_forward_c                                Net         -           -       0.806     -           3         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         B           In      -         10.350      -         
servo_control_0.y_servo.un1_SET_ZERO_1         OR2         Y           Out     0.646     10.996      -         
un1_SET_ZERO_1                                 Net         -           -       0.322     -           1         
servo_control_0.y_servo.un1_SET_ZERO           OR3         C           In      -         11.318      -         
servo_control_0.y_servo.un1_SET_ZERO           OR3         Y           Out     0.751     12.068      -         
un1_SET_ZERO                                   Net         -           -       0.386     -           2         
servo_control_0.y_servo.next_pw24              NOR3B       C           In      -         12.454      -         
servo_control_0.y_servo.next_pw24              NOR3B       Y           Out     0.488     12.942      -         
next_pw24                                      Net         -           -       1.184     -           4         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       B           In      -         14.126      -         
servo_control_0.y_servo.next_pw_0_sqmuxa_1     NOR2B       Y           Out     0.516     14.642      -         
next_pw_0_sqmuxa_1                             Net         -           -       0.322     -           1         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         A           In      -         14.964      -         
servo_control_0.y_servo.next_pw_3_sqmuxa       OA1         Y           Out     0.984     15.947      -         
next_pw_3_sqmuxa                               Net         -           -       1.423     -           6         
servo_control_0.y_servo.next_pw_RNO[6]         MX2A        A           In      -         17.371      -         
servo_control_0.y_servo.next_pw_RNO[6]         MX2A        Y           Out     0.568     17.939      -         
next_pw_6[6]                                   Net         -           -       0.322     -           1         
servo_control_0.y_servo.next_pw[6]             DFN1E0      D           In      -         18.261      -         
===============================================================================================================
Total path delay (propagation time + setup) of 18.834 is 7.972(42.3%) logic and 10.862(57.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
Report for cell ants_master.verilog
  Core Cell usage:
              cell count     area count*area
              AND2   113      1.0      113.0
             AND2A    14      1.0       14.0
              AND3    84      1.0       84.0
               AO1    69      1.0       69.0
              AO1A     5      1.0        5.0
              AO1B     3      1.0        3.0
              AO1C    85      1.0       85.0
              AO1D     3      1.0        3.0
              AOI1     6      1.0        6.0
             AOI1A    26      1.0       26.0
             AOI1B    10      1.0       10.0
               AX1     5      1.0        5.0
              AX1C    43      1.0       43.0
              AX1E     2      1.0        2.0
              BUFF     1      1.0        1.0
            CLKINT     3      0.0        0.0
               GND    14      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   147      1.0      147.0
              MX2A    20      1.0       20.0
              MX2B     2      1.0        2.0
              MX2C    32      1.0       32.0
              NOR2    30      1.0       30.0
             NOR2A   236      1.0      236.0
             NOR2B   291      1.0      291.0
              NOR3    17      1.0       17.0
             NOR3A    35      1.0       35.0
             NOR3B    24      1.0       24.0
             NOR3C   138      1.0      138.0
               OA1    36      1.0       36.0
              OA1A    64      1.0       64.0
              OA1B     2      1.0        2.0
              OA1C     5      1.0        5.0
               OR2    35      1.0       35.0
              OR2A   167      1.0      167.0
              OR2B    20      1.0       20.0
               OR3    44      1.0       44.0
              OR3A     2      1.0        2.0
              OR3B    12      1.0       12.0
              OR3C     7      1.0        7.0
             RCOSC     1      0.0        0.0
               VCC    14      0.0        0.0
               XA1    58      1.0       58.0
              XA1A    28      1.0       28.0
              XA1B     7      1.0        7.0
              XAI1     2      1.0        2.0
             XNOR2   200      1.0      200.0
               XO1    21      1.0       21.0
              XOR2    92      1.0       92.0


              DFN1   218      1.0      218.0
            DFN1E0   100      1.0      100.0
            DFN1E1   184      1.0      184.0
                   -----          ----------
             TOTAL  2779              2745.0


  IO Cell usage:
              cell count
             BIBUF     1
         BIBUF_MSS     2
         INBUF_MSS     4
            OUTBUF     5
        OUTBUF_MSS     4
       TRIBUFF_MSS     1
                   -----
             TOTAL    17


Core Cells         : 2745 of 4608 (60%)
IO Cells           : 17

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 52MB peak: 133MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Tue Apr 05 17:07:06 2016

###########################################################]
