Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Thu Jun 16 18:49:43 2022
| Host             : tuna running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file SCD_Inter_wrapper_power_routed.rpt -pb SCD_Inter_wrapper_power_summary_routed.pb -rpx SCD_Inter_wrapper_power_routed.rpx
| Design           : SCD_Inter_wrapper
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.580        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.356        |
| Device Static (W)        | 1.224        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 94.5         |
| Junction Temperature (C) | 30.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.416 |        3 |       --- |             --- |
| CLB Logic                |     0.418 |   311232 |       --- |             --- |
|   LUT as Logic           |     0.251 |   109590 |    425280 |           25.77 |
|   LUT as Distributed RAM |     0.065 |     1450 |    213600 |            0.68 |
|   LUT as Shift Register  |     0.052 |     7095 |    213600 |            3.32 |
|   Register               |     0.031 |   139424 |    850560 |           16.39 |
|   CARRY8                 |     0.020 |     9855 |     53160 |           18.54 |
|   BUFG                   |    <0.001 |        8 |        64 |           12.50 |
|   Others                 |     0.000 |     6537 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      256 |    425280 |            0.06 |
| Signals                  |     1.033 |   317504 |       --- |             --- |
| Block RAM                |     0.521 |      259 |      1080 |           23.98 |
| DSPs                     |     0.662 |     1720 |      4272 |           40.26 |
| PS8                      |     2.306 |        1 |       --- |             --- |
| Static Power             |     1.224 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     1.124 |          |           |                 |
| Total                    |     6.580 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     3.850 |       3.515 |      0.334 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.072 |       0.000 |      0.072 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.077 |       0.072 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.278 |       0.000 |      0.278 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.058 |       0.000 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.639 |       0.603 |      0.035 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.249 |       0.242 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.730 |       0.726 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.012 |       0.000 |      0.012 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.049 |       0.000 |      0.049 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+---------------------------------------------------------+-----------------+
| Clock    | Domain                                                  | Constraint (ns) |
+----------+---------------------------------------------------------+-----------------+
| clk_pl_0 | SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |             5.3 |
+----------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| SCD_Inter_wrapper     |     5.356 |
|   SCD_Inter_i         |     5.356 |
|     Multi2Multi_0     |     0.240 |
|       inst            |     0.240 |
|     Multi2One_0       |     0.028 |
|       inst            |     0.028 |
|     axi_dma_0         |     0.003 |
|       U0              |     0.003 |
|     axi_dma_1         |     0.003 |
|       U0              |     0.003 |
|     axi_dma_2         |     0.006 |
|       U0              |     0.006 |
|     axi_dma_3         |     0.006 |
|       U0              |     0.006 |
|     axi_dma_4         |     0.006 |
|       U0              |     0.006 |
|     axi_smc           |     0.124 |
|       inst            |     0.124 |
|     model_SCD_0       |     2.602 |
|       inst            |     2.602 |
|     ps8_0_axi_periph  |     0.027 |
|       s00_couplers    |     0.010 |
|       s01_couplers    |     0.012 |
|       xbar            |     0.004 |
|     zynq_ultra_ps_e_0 |     2.311 |
|       inst            |     2.311 |
+-----------------------+-----------+


