Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Thu Sep 19 14:10:01 2019
| Host         : Ubu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   128 |
|    Minimum number of control sets                        |   128 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   333 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   128 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     2 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             176 |           65 |
| No           | No                    | Yes                    |              38 |           10 |
| No           | Yes                   | No                     |             265 |          102 |
| Yes          | No                    | No                     |             479 |          135 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             917 |          320 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                         |                                                                                 Enable Signal                                                                                 |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0 |                                                                                                                                                                               |                                                                                                                                                                      |                1 |              1 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                      |                1 |              2 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | Controller/ControllerBD_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                  |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                  |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            |                                                                                                                                                                      |                2 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            |                                                                                                                                                                      |                2 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            |                                                                                                                                                                      |                2 |              4 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              5 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              5 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | Controller/ControllerBD_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0                                                                          |                2 |              6 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              6 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | Controller/ControllerBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/p_1_in[23]                                                                    | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg2[31]_i_1_n_0                                                          | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg2[7]_i_1_n_0                                                           | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg2[23]_i_1_n_0                                                          | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                                      |                1 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                                      |                1 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg3[23]_i_1_n_0                                                          | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                3 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg3[15]_i_1_n_0                                                          | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                3 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg3[7]_i_1_n_0                                                           | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                1 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[31]_i_1_n_0                                                          | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/p_1_in[31]                                                                    | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                3 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg3[31]_i_1_n_0                                                          | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/p_1_in[7]                                                                     | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                4 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[23]_i_1_n_0                                                          | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/p_1_in[15]                                                                    | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg2[15]_i_1_n_0                                                          | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                4 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                                      |                1 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                                      |                1 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                                      |                1 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[7]_i_1_n_0                                                           | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                3 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[15]_i_1_n_0                                                          | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                1 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                                      |                1 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/p_0_in                                                                         |                3 |              8 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |              9 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |              9 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | Controller/ControllerBD_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |              9 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |                4 |             10 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |             11 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |             11 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |             11 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                      |                2 |             12 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_o[11]_i_2_n_0                                                                                        | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/p_0_in[12]                                                                                                      |                4 |             12 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_2_n_0                                                                                        | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_1_n_0                                                                               |                4 |             12 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o[11]_i_2_n_0                                                                                        | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o[11]_i_1_n_0                                                                               |                5 |             12 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o[11]_i_2_n_0                                                                                        | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o[11]_i_1_n_0                                                                               |                4 |             12 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_2_n_0                                                                                        | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_1_n_0                                                                               |                4 |             12 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[11]_i_2_n_0                                                                                        | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o[11]_i_1_n_0                                                                               |                4 |             12 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                      |                3 |             12 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_2_n_0                                                                                        | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_1_n_0                                                                               |                5 |             12 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o[11]_i_2_n_0                                                                                        | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o[11]_i_1_n_0                                                                               |                3 |             12 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                      |                2 |             12 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                      |                6 |             12 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                      |                4 |             13 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                      |                3 |             14 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                      |                3 |             14 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                               |                                                                                                                                                                      |               10 |             16 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                      |                3 |             16 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_counter[0]_i_1_n_0                                                                                   | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_counter0                                                                                    |               11 |             18 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_counter[0]_i_1_n_0                                                                                   | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_counter0                                                                                    |               12 |             18 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_counter[0]_i_1_n_0                                                                                   | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_counter0                                                                                    |               13 |             18 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter[0]_i_1_n_0                                                                                   | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter0                                                                                    |               11 |             18 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter[0]_i_1_n_0                                                                                   | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter0                                                                                    |               13 |             18 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_counter[0]_i_1_n_0                                                                                   | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_counter0                                                                                    |               12 |             18 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_counter[0]_i_1_n_0                                                                                   | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_counter0                                                                                    |               12 |             18 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter[0]_i_1_n_0                                                                                   | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter0                                                                                    |               10 |             18 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             18 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             19 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             20 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                9 |             20 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                                      |                7 |             21 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                                      |                8 |             21 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/slv_reg_rden                                                                            | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/p_0_in                                                                         |                9 |             24 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |               10 |             26 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                8 |             26 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | Controller/ControllerBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |                7 |             28 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | Controller/ControllerBD_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                7 |             28 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | Controller/ControllerBD_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                6 |             28 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               | Controller/ControllerBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |               11 |             30 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter[0]_i_2_n_0                                                                                     | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_counter0                                                                                    |                8 |             32 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter[0]_i_2_n_0                                                                                     | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_counter0                                                                                    |                8 |             32 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter[0]_i_2_n_0                                                                                     | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_counter0                                                                                    |                8 |             32 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_timeout_counter[0]_i_2_n_0                                                                                     | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter0                                                                                    |                8 |             32 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_timeout_counter[0]_i_2_n_0                                                                                     | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_counter0                                                                                    |                8 |             32 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_timeout_counter[0]_i_2_n_0                                                                                     | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter0                                                                                    |                8 |             32 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg_rden                                                                  | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_awready_i_1_n_0                                                  |               11 |             32 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter[0]_i_2_n_0                                                                                     | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_dutycycle_counter0                                                                                    |                8 |             32 |
|  Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1                                           | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_timeout_counter[0]_i_2_n_0                                                                                     | Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter0                                                                                    |                8 |             32 |
|  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/pwm_clock                         |                                                                                                                                                                               | Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clear                                                                                                      |                8 |             32 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                      |                9 |             34 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                      |               15 |             34 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                      |               14 |             35 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                      |               12 |             47 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                      |                8 |             47 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                      |               11 |             48 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                      |                9 |             48 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                      |               13 |             48 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               | Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                                      |               13 |             48 |
|  Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                               |                                                                                                                                                                      |               55 |            160 |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


