// Seed: 2825021300
module module_0 (
    output uwire id_0,
    output tri   id_1
);
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    output wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output wand id_8,
    input uwire id_9
);
  wire id_11;
  module_0(
      id_0, id_7
  );
endmodule
module module_2 (
    output supply1 id_0,
    output logic id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input uwire id_6,
    output uwire id_7,
    input tri1 id_8,
    output wire id_9,
    input wire id_10,
    input tri id_11,
    input supply1 id_12,
    input supply0 id_13
);
  always @(1'd0) begin
    id_1 <= 1;
    if (1) id_1 <= 1;
  end
  module_0(
      id_3, id_4
  );
endmodule
