clk_gen_sim_v1_0_vl_rfs.sv,systemverilog,clk_gen_sim_v1_0_0,../../../ipstatic/hdl/clk_gen_sim_v1_0_vl_rfs.sv,
clk_gen_sim_0.sv,systemverilog,xil_defaultlib,../../../../lab4.srcs/sources_1/ip/clk_gen_sim_0/hdl/clk_gen_sim_0.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
