Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov  6 16:19:24 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vgatop_timing_summary_routed.rpt -pb vgatop_timing_summary_routed.pb -rpx vgatop_timing_summary_routed.rpx -warn_on_violation
| Design       : vgatop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.494        0.000                      0                   96        0.176        0.000                      0                   96        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
sys_clk_pin               {0.000 5.000}      10.000          100.000         
v1/clk_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 19.841}     39.683          25.200          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                     5.494        0.000                      0                   54        0.251        0.000                      0                   54        4.500        0.000                       0                    28  
v1/clk_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           35.136        0.000                      0                   42        0.176        0.000                      0                   42       19.341        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.356%)  route 3.049ns (78.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 12.560 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.964     6.724    color_counter[0]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.149    12.560    clk_IBUF
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[0]/C
                         clock pessimism              0.123    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X89Y138        FDRE (Setup_fdre_C_R)       -0.429    12.218    color_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.356%)  route 3.049ns (78.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 12.560 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.964     6.724    color_counter[0]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.149    12.560    clk_IBUF
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[1]/C
                         clock pessimism              0.123    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X89Y138        FDRE (Setup_fdre_C_R)       -0.429    12.218    color_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.356%)  route 3.049ns (78.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 12.560 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.964     6.724    color_counter[0]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.149    12.560    clk_IBUF
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[2]/C
                         clock pessimism              0.123    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X89Y138        FDRE (Setup_fdre_C_R)       -0.429    12.218    color_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.356%)  route 3.049ns (78.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 12.560 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.964     6.724    color_counter[0]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.149    12.560    clk_IBUF
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[3]/C
                         clock pessimism              0.123    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X89Y138        FDRE (Setup_fdre_C_R)       -0.429    12.218    color_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.828ns (21.875%)  route 2.957ns (78.125%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.872     6.632    color_counter[0]_i_1_n_0
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.184    12.596    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[4]/C
                         clock pessimism              0.252    12.847    
                         clock uncertainty           -0.035    12.812    
    SLICE_X89Y139        FDRE (Setup_fdre_C_R)       -0.429    12.383    color_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.828ns (21.875%)  route 2.957ns (78.125%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.872     6.632    color_counter[0]_i_1_n_0
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.184    12.596    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[5]/C
                         clock pessimism              0.252    12.847    
                         clock uncertainty           -0.035    12.812    
    SLICE_X89Y139        FDRE (Setup_fdre_C_R)       -0.429    12.383    color_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.828ns (21.875%)  route 2.957ns (78.125%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.872     6.632    color_counter[0]_i_1_n_0
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.184    12.596    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
                         clock pessimism              0.252    12.847    
                         clock uncertainty           -0.035    12.812    
    SLICE_X89Y139        FDRE (Setup_fdre_C_R)       -0.429    12.383    color_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.828ns (21.875%)  route 2.957ns (78.125%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.872     6.632    color_counter[0]_i_1_n_0
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.184    12.596    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[7]/C
                         clock pessimism              0.252    12.847    
                         clock uncertainty           -0.035    12.812    
    SLICE_X89Y139        FDRE (Setup_fdre_C_R)       -0.429    12.383    color_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.828ns (22.588%)  route 2.838ns (77.412%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.753     6.513    color_counter[0]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  color_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    12.665    clk_IBUF
    SLICE_X89Y142        FDRE                                         r  color_counter_reg[16]/C
                         clock pessimism              0.154    12.818    
                         clock uncertainty           -0.035    12.783    
    SLICE_X89Y142        FDRE (Setup_fdre_C_R)       -0.429    12.354    color_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 color_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.828ns (22.588%)  route 2.838ns (77.412%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.365     2.847    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456     3.303 r  color_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     4.165    color_counter_reg[6]
    SLICE_X88Y139        LUT4 (Prop_lut4_I0_O)        0.124     4.289 r  color_counter[0]_i_7/O
                         net (fo=1, routed)           0.663     4.953    color_counter[0]_i_7_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.124     5.077 r  color_counter[0]_i_4/O
                         net (fo=1, routed)           0.560     5.636    color_counter[0]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  color_counter[0]_i_1/O
                         net (fo=28, routed)          0.753     6.513    color_counter[0]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  color_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    12.665    clk_IBUF
    SLICE_X89Y142        FDRE                                         r  color_counter_reg[17]/C
                         clock pessimism              0.154    12.818    
                         clock uncertainty           -0.035    12.783    
    SLICE_X89Y142        FDRE (Setup_fdre_C_R)       -0.429    12.354    color_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164     1.072 r  color_state_reg[0]/Q
                         net (fo=5, routed)           0.175     1.247    color_state[0]
    SLICE_X88Y142        LUT3 (Prop_lut3_I0_O)        0.043     1.290 r  color_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.290    color_state[1]_i_1_n_0
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.752     1.190    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.131     1.039    color_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 color_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.684     0.933    clk_IBUF
    SLICE_X89Y143        FDRE                                         r  color_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141     1.074 r  color_counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.191    color_counter_reg[23]
    SLICE_X89Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.299 r  color_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.299    color_counter_reg[20]_i_1_n_4
    SLICE_X89Y143        FDRE                                         r  color_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.786     1.223    clk_IBUF
    SLICE_X89Y143        FDRE                                         r  color_counter_reg[23]/C
                         clock pessimism             -0.290     0.933    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.105     1.038    color_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 color_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.619     0.869    clk_IBUF
    SLICE_X89Y141        FDRE                                         r  color_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.141     1.010 r  color_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.129    color_counter_reg[15]
    SLICE_X89Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.237 r  color_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.237    color_counter_reg[12]_i_1_n_4
    SLICE_X89Y141        FDRE                                         r  color_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.717     1.155    clk_IBUF
    SLICE_X89Y141        FDRE                                         r  color_counter_reg[15]/C
                         clock pessimism             -0.286     0.869    
    SLICE_X89Y141        FDRE (Hold_fdre_C_D)         0.105     0.974    color_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 color_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.648     0.898    clk_IBUF
    SLICE_X89Y140        FDRE                                         r  color_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141     1.039 r  color_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.158    color_counter_reg[11]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.266 r  color_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.266    color_counter_reg[8]_i_1_n_4
    SLICE_X89Y140        FDRE                                         r  color_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.746     1.184    clk_IBUF
    SLICE_X89Y140        FDRE                                         r  color_counter_reg[11]/C
                         clock pessimism             -0.286     0.898    
    SLICE_X89Y140        FDRE (Hold_fdre_C_D)         0.105     1.003    color_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164     1.072 r  color_state_reg[0]/Q
                         net (fo=5, routed)           0.175     1.247    color_state[0]
    SLICE_X88Y142        LUT2 (Prop_lut2_I1_O)        0.045     1.292 r  color_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.292    color_state[0]_i_1_n_0
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.752     1.190    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.120     1.028    color_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 color_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.592     0.842    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141     0.983 r  color_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.103    color_counter_reg[7]
    SLICE_X89Y139        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.211 r  color_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.211    color_counter_reg[4]_i_1_n_4
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.680     1.118    clk_IBUF
    SLICE_X89Y139        FDRE                                         r  color_counter_reg[7]/C
                         clock pessimism             -0.276     0.842    
    SLICE_X89Y139        FDRE (Hold_fdre_C_D)         0.105     0.947    color_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 color_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X89Y142        FDRE                                         r  color_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     1.049 r  color_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.169    color_counter_reg[19]
    SLICE_X89Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.277 r  color_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.277    color_counter_reg[16]_i_1_n_4
    SLICE_X89Y142        FDRE                                         r  color_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.752     1.190    clk_IBUF
    SLICE_X89Y142        FDRE                                         r  color_counter_reg[19]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.105     1.013    color_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 color_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.577     0.826    clk_IBUF
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.141     0.967 r  color_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.088    color_counter_reg[3]
    SLICE_X89Y138        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.196 r  color_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.196    color_counter_reg[0]_i_2_n_4
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.667     1.104    clk_IBUF
    SLICE_X89Y138        FDRE                                         r  color_counter_reg[3]/C
                         clock pessimism             -0.278     0.826    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.105     0.931    color_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 color_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.619     0.869    clk_IBUF
    SLICE_X89Y141        FDRE                                         r  color_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.141     1.010 r  color_counter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.126    color_counter_reg[12]
    SLICE_X89Y141        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.241 r  color_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.241    color_counter_reg[12]_i_1_n_7
    SLICE_X89Y141        FDRE                                         r  color_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.717     1.155    clk_IBUF
    SLICE_X89Y141        FDRE                                         r  color_counter_reg[12]/C
                         clock pessimism             -0.286     0.869    
    SLICE_X89Y141        FDRE (Hold_fdre_C_D)         0.105     0.974    color_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 color_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.684     0.933    clk_IBUF
    SLICE_X89Y143        FDRE                                         r  color_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141     1.074 r  color_counter_reg[20]/Q
                         net (fo=2, routed)           0.116     1.191    color_counter_reg[20]
    SLICE_X89Y143        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.306 r  color_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.306    color_counter_reg[20]_i_1_n_7
    SLICE_X89Y143        FDRE                                         r  color_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.786     1.223    clk_IBUF
    SLICE_X89Y143        FDRE                                         r  color_counter_reg[20]/C
                         clock pessimism             -0.290     0.933    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.105     1.038    color_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y138  color_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y140  color_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y140  color_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y141  color_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y141  color_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y141  color_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y141  color_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y142  color_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y142  color_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y142  color_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y138  color_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y138  color_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140  color_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140  color_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140  color_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140  color_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141  color_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141  color_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141  color_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141  color_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y138  color_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y138  color_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140  color_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140  color_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140  color_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y140  color_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141  color_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141  color_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141  color_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141  color_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  v1/clk_inst/inst/clk_in1
  To Clock:  v1/clk_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         v1/clk_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { v1/clk_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.136ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.257ns (32.143%)  route 2.654ns (67.857%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 36.845 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.645     0.979    v1/yCount
    SLICE_X88Y141        LUT3 (Prop_lut3_I0_O)        0.124     1.103 r  v1/yCount[9]_i_1/O
                         net (fo=3, routed)           0.498     1.602    v1/yCount[9]_i_1_n_0
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    36.845    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[5]/C
                         clock pessimism              0.489    37.335    
                         clock uncertainty           -0.167    37.167    
    SLICE_X87Y141        FDRE (Setup_fdre_C_R)       -0.429    36.738    v1/yCount_reg[5]
  -------------------------------------------------------------------
                         required time                         36.738    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                 35.136    

Slack (MET) :             35.136ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.257ns (32.143%)  route 2.654ns (67.857%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 36.845 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.645     0.979    v1/yCount
    SLICE_X88Y141        LUT3 (Prop_lut3_I0_O)        0.124     1.103 r  v1/yCount[9]_i_1/O
                         net (fo=3, routed)           0.498     1.602    v1/yCount[9]_i_1_n_0
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    36.845    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.489    37.335    
                         clock uncertainty           -0.167    37.167    
    SLICE_X87Y141        FDRE (Setup_fdre_C_R)       -0.429    36.738    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                         36.738    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                 35.136    

Slack (MET) :             35.136ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.257ns (32.143%)  route 2.654ns (67.857%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 36.845 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.645     0.979    v1/yCount
    SLICE_X88Y141        LUT3 (Prop_lut3_I0_O)        0.124     1.103 r  v1/yCount[9]_i_1/O
                         net (fo=3, routed)           0.498     1.602    v1/yCount[9]_i_1_n_0
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    36.845    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.489    37.335    
                         clock uncertainty           -0.167    37.167    
    SLICE_X87Y141        FDRE (Setup_fdre_C_R)       -0.429    36.738    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         36.738    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                 35.136    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.133ns (31.801%)  route 2.430ns (68.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 36.845 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.919     1.254    v1/yCount
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    36.845    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[5]/C
                         clock pessimism              0.489    37.335    
                         clock uncertainty           -0.167    37.167    
    SLICE_X87Y141        FDRE (Setup_fdre_C_CE)      -0.205    36.962    v1/yCount_reg[5]
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.133ns (31.801%)  route 2.430ns (68.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 36.845 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.919     1.254    v1/yCount
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    36.845    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.489    37.335    
                         clock uncertainty           -0.167    37.167    
    SLICE_X87Y141        FDRE (Setup_fdre_C_CE)      -0.205    36.962    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.133ns (31.801%)  route 2.430ns (68.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 36.845 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.919     1.254    v1/yCount
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.595    36.845    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.489    37.335    
                         clock uncertainty           -0.167    37.167    
    SLICE_X87Y141        FDRE (Setup_fdre_C_CE)      -0.205    36.962    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.768ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 1.133ns (35.157%)  route 2.090ns (64.843%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 36.843 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.579     0.914    v1/yCount
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    36.843    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[0]/C
                         clock pessimism              0.530    37.374    
                         clock uncertainty           -0.167    37.206    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    36.682    v1/xCount_reg[0]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 35.768    

Slack (MET) :             35.768ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 1.133ns (35.157%)  route 2.090ns (64.843%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 36.843 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.579     0.914    v1/yCount
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    36.843    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
                         clock pessimism              0.530    37.374    
                         clock uncertainty           -0.167    37.206    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    36.682    v1/xCount_reg[1]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 35.768    

Slack (MET) :             35.768ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 1.133ns (35.157%)  route 2.090ns (64.843%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 36.843 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.579     0.914    v1/yCount
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    36.843    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[4]/C
                         clock pessimism              0.530    37.374    
                         clock uncertainty           -0.167    37.206    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    36.682    v1/xCount_reg[4]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 35.768    

Slack (MET) :             35.841ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 1.133ns (35.157%)  route 2.090ns (64.843%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 36.843 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478    -1.831 r  v1/xCount_reg[1]/Q
                         net (fo=6, routed)           0.894    -0.937    v1/xCount_reg_n_0_[1]
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.323    -0.614 r  v1/xCount[9]_i_3/O
                         net (fo=5, routed)           0.617     0.003    v1/xCount[9]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I5_O)        0.332     0.335 r  v1/xCount[9]_i_1/O
                         net (fo=21, routed)          0.579     0.914    v1/yCount
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                   IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    40.844    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.521 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.160    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.251 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    36.843    v1/pixel_clk
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.508    37.352    
                         clock uncertainty           -0.167    37.184    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.429    36.755    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                         36.755    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 35.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 v1/yCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.208%)  route 0.095ns (33.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X86Y141        FDRE                                         r  v1/yCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  v1/yCount_reg[4]/Q
                         net (fo=5, routed)           0.095    -0.578    v1/yCount_reg_n_0_[4]
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045    -0.533 r  v1/yCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.533    v1/data0[5]
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.239    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[5]/C
                         clock pessimism              0.438    -0.801    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.092    -0.709    v1/yCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.815    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  v1/xCount_reg[4]/Q
                         net (fo=4, routed)           0.072    -0.578    v1/xCount_reg_n_0_[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045    -0.533 r  v1/xCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.533    v1/p_1_in[5]
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.240    v1/pixel_clk
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[5]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092    -0.710    v1/xCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 v1/yCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.173%)  route 0.123ns (39.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  v1/yCount_reg[5]/Q
                         net (fo=7, routed)           0.123    -0.550    v1/yCount_reg_n_0_[5]
    SLICE_X87Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.505 r  v1/yCount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    v1/yCount[6]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  v1/yCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.239    v1/pixel_clk
    SLICE_X87Y142        FDRE                                         r  v1/yCount_reg[6]/C
                         clock pessimism              0.441    -0.798    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.706    v1/yCount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.815    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  v1/xCount_reg[0]/Q
                         net (fo=7, routed)           0.115    -0.535    v1/xCount_reg_n_0_[0]
    SLICE_X85Y142        LUT4 (Prop_lut4_I1_O)        0.048    -0.487 r  v1/xCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.487    v1/p_1_in[3]
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.240    v1/pixel_clk
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[3]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.107    -0.695    v1/xCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.815    v1/pixel_clk
    SLICE_X84Y142        FDRE                                         r  v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  v1/xCount_reg[0]/Q
                         net (fo=7, routed)           0.115    -0.535    v1/xCount_reg_n_0_[0]
    SLICE_X85Y142        LUT3 (Prop_lut3_I1_O)        0.045    -0.490 r  v1/xCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.490    v1/p_1_in[2]
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.240    v1/pixel_clk
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.091    -0.711    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.553%)  route 0.143ns (43.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y142        FDRE                                         r  v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  v1/yCount_reg[6]/Q
                         net (fo=6, routed)           0.143    -0.530    v1/yCount_reg_n_0_[6]
    SLICE_X87Y141        LUT6 (Prop_lut6_I2_O)        0.045    -0.485 r  v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.485    v1/data0[9]
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.239    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.441    -0.798    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.092    -0.706    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 v1/yCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.354%)  route 0.144ns (43.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X86Y142        FDRE                                         r  v1/yCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  v1/yCount_reg[0]/Q
                         net (fo=10, routed)          0.144    -0.529    v1/yCount_reg_n_0_[0]
    SLICE_X87Y142        LUT3 (Prop_lut3_I0_O)        0.045    -0.484 r  v1/yCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    v1/yCount[1]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  v1/yCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -1.239    v1/pixel_clk
    SLICE_X87Y142        FDRE                                         r  v1/yCount_reg[1]/C
                         clock pessimism              0.438    -0.801    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.709    v1/yCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.601    -0.813    v1/pixel_clk
    SLICE_X86Y143        FDRE                                         r  v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.128    -0.685 r  v1/xCount_reg[8]/Q
                         net (fo=5, routed)           0.091    -0.594    v1/xCount_reg_n_0_[8]
    SLICE_X86Y143        LUT6 (Prop_lut6_I1_O)        0.099    -0.495 r  v1/xCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.495    v1/p_1_in[9]
    SLICE_X86Y143        FDRE                                         r  v1/xCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.872    -1.238    v1/pixel_clk
    SLICE_X86Y143        FDRE                                         r  v1/xCount_reg[9]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.092    -0.721    v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 v1/xCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.189ns (47.134%)  route 0.212ns (52.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.815    v1/pixel_clk
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  v1/xCount_reg[5]/Q
                         net (fo=7, routed)           0.212    -0.462    v1/xCount_reg_n_0_[5]
    SLICE_X86Y143        LUT5 (Prop_lut5_I3_O)        0.048    -0.414 r  v1/xCount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    v1/p_1_in[8]
    SLICE_X86Y143        FDRE                                         r  v1/xCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.872    -1.238    v1/pixel_clk
    SLICE_X86Y143        FDRE                                         r  v1/xCount_reg[8]/C
                         clock pessimism              0.463    -0.775    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.107    -0.668    v1/xCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 v1/xCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.735%)  route 0.212ns (53.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.815    v1/pixel_clk
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  v1/xCount_reg[5]/Q
                         net (fo=7, routed)           0.212    -0.462    v1/xCount_reg_n_0_[5]
    SLICE_X86Y143        LUT4 (Prop_lut4_I0_O)        0.045    -0.417 r  v1/xCount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.417    v1/p_1_in[7]
    SLICE_X86Y143        FDRE                                         r  v1/xCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.872    -1.238    v1/pixel_clk
    SLICE_X86Y143        FDRE                                         r  v1/xCount_reg[7]/C
                         clock pessimism              0.463    -0.775    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.091    -0.684    v1/xCount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y16   v1/clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X84Y142    v1/xCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X84Y142    v1/xCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X85Y142    v1/xCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X85Y142    v1/xCount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X84Y142    v1/xCount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X85Y142    v1/xCount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X85Y142    v1/xCount_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X86Y143    v1/xCount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X85Y142    v1/xCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X85Y142    v1/xCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X85Y142    v1/xCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X85Y142    v1/xCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X85Y142    v1/xCount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X85Y142    v1/xCount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X85Y142    v1/xCount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X85Y142    v1/xCount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X84Y142    v1/xCount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   v1/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.707ns  (logic 4.497ns (42.001%)  route 6.210ns (57.999%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -2.307    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  v1/yCount_reg[8]/Q
                         net (fo=4, routed)           1.295    -0.556    v1/yCount_reg_n_0_[8]
    SLICE_X87Y141        LUT4 (Prop_lut4_I3_O)        0.150    -0.406 f  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.683     0.277    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.326     0.603 r  v1/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.232     4.835    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.401 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     8.401    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.061ns  (logic 4.145ns (45.742%)  route 4.916ns (54.258%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.713    -2.309    v1/pixel_clk
    SLICE_X85Y142        FDRE                                         r  v1/xCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -1.853 r  v1/xCount_reg[5]/Q
                         net (fo=7, routed)           0.868    -0.985    v1/xCount_reg_n_0_[5]
    SLICE_X86Y142        LUT6 (Prop_lut6_I4_O)        0.124    -0.861 r  v1/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.048     3.187    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     6.752 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     6.752    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.751ns  (logic 4.705ns (53.772%)  route 4.045ns (46.228%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -2.307    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.851 f  v1/yCount_reg[8]/Q
                         net (fo=4, routed)           1.295    -0.556    v1/yCount_reg_n_0_[8]
    SLICE_X87Y141        LUT4 (Prop_lut4_I3_O)        0.150    -0.406 r  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.626     0.220    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I4_O)        0.352     0.572 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.124     2.696    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.747     6.444 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.444    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 4.729ns (54.834%)  route 3.895ns (45.166%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -2.307    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.851 f  v1/yCount_reg[8]/Q
                         net (fo=4, routed)           1.295    -0.556    v1/yCount_reg_n_0_[8]
    SLICE_X87Y141        LUT4 (Prop_lut4_I3_O)        0.150    -0.406 r  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.626     0.220    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I4_O)        0.352     0.572 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.974     2.546    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.771     6.317 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.317    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.522ns  (logic 4.470ns (52.452%)  route 4.052ns (47.548%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -2.307    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.851 f  v1/yCount_reg[8]/Q
                         net (fo=4, routed)           1.295    -0.556    v1/yCount_reg_n_0_[8]
    SLICE_X87Y141        LUT4 (Prop_lut4_I3_O)        0.150    -0.406 r  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.626     0.220    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I4_O)        0.326     0.546 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.131     2.677    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     6.215 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.215    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.491ns  (logic 4.733ns (55.744%)  route 3.758ns (44.256%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -2.307    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.851 f  v1/yCount_reg[8]/Q
                         net (fo=4, routed)           1.295    -0.556    v1/yCount_reg_n_0_[8]
    SLICE_X87Y141        LUT4 (Prop_lut4_I3_O)        0.150    -0.406 r  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.626     0.220    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I4_O)        0.352     0.572 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.837     2.409    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.775     6.184 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.184    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 4.734ns (56.747%)  route 3.608ns (43.253%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -2.307    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.851 f  v1/yCount_reg[8]/Q
                         net (fo=4, routed)           1.295    -0.556    v1/yCount_reg_n_0_[8]
    SLICE_X87Y141        LUT4 (Prop_lut4_I3_O)        0.150    -0.406 r  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.626     0.220    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I4_O)        0.352     0.572 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.687     2.259    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.776     6.035 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.035    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.313ns  (logic 4.258ns (51.220%)  route 4.055ns (48.780%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716    -2.306    v1/pixel_clk
    SLICE_X86Y143        FDRE                                         r  v1/xCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.850 f  v1/xCount_reg[7]/Q
                         net (fo=6, routed)           0.855    -0.995    v1/xCount_reg_n_0_[7]
    SLICE_X86Y142        LUT3 (Prop_lut3_I1_O)        0.124    -0.871 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.013     0.142    v1/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.124     0.266 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.187     2.453    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554     6.007 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.007    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.478ns (54.300%)  route 3.769ns (45.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -2.307    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.851 f  v1/yCount_reg[8]/Q
                         net (fo=4, routed)           1.295    -0.556    v1/yCount_reg_n_0_[8]
    SLICE_X87Y141        LUT4 (Prop_lut4_I3_O)        0.150    -0.406 r  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.626     0.220    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I4_O)        0.326     0.546 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.848     2.394    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546     5.941 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.941    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.245ns  (logic 4.478ns (54.317%)  route 3.767ns (45.683%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.715    -2.307    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.851 f  v1/yCount_reg[8]/Q
                         net (fo=4, routed)           1.295    -0.556    v1/yCount_reg_n_0_[8]
    SLICE_X87Y141        LUT4 (Prop_lut4_I3_O)        0.150    -0.406 r  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.626     0.220    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I4_O)        0.326     0.546 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.846     2.392    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546     5.938 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.938    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.431ns (68.603%)  route 0.655ns (31.397%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.304    -0.368    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.351     0.027    VGA_G_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.273 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.273    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.433ns (67.093%)  route 0.703ns (32.907%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.304    -0.368    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.399     0.075    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.322 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.322    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.433ns (66.423%)  route 0.724ns (33.577%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.304    -0.368    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.420     0.097    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.344 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.344    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.422ns (65.840%)  route 0.738ns (34.160%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.366    -0.306    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.371     0.110    VGA_R_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.346 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.346    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.509ns (69.631%)  route 0.658ns (30.369%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.304    -0.368    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.043    -0.325 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.354     0.028    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.325     1.354 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.354    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.509ns (67.661%)  route 0.721ns (32.339%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.304    -0.368    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.043    -0.325 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.417     0.091    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.325     1.416 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.416    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.435ns (64.306%)  route 0.796ns (35.694%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.366    -0.306    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.430     0.169    VGA_R_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.418 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.418    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.425ns (62.927%)  route 0.840ns (37.073%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.304    -0.368    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.535     0.212    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     1.451 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.451    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.505ns (66.396%)  route 0.762ns (33.604%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.304    -0.368    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.043    -0.325 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.457     0.132    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.321     1.452 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.452    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.438ns (62.595%)  route 0.859ns (37.405%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.814    v1/pixel_clk
    SLICE_X87Y141        FDRE                                         r  v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  v1/yCount_reg[9]/Q
                         net (fo=6, routed)           0.366    -0.306    v1/yCount_reg_n_0_[9]
    SLICE_X88Y142        LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.493     0.232    VGA_R_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.484 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.484    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480    25.480    v1/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.317 f  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    22.861    v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.890 f  v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    23.713    v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    v1/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 4.417ns (58.804%)  route 3.095ns (41.196%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 f  color_state_reg[0]/Q
                         net (fo=5, routed)           0.970     4.412    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.152     4.564 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.124     6.688    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.747    10.435 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.435    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 4.441ns (60.130%)  route 2.945ns (39.870%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 f  color_state_reg[0]/Q
                         net (fo=5, routed)           0.970     4.412    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.152     4.564 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.974     6.538    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.771    10.309 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.309    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 4.180ns (57.406%)  route 3.102ns (42.594%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 r  color_state_reg[0]/Q
                         net (fo=5, routed)           0.970     4.412    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.124     4.536 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.131     6.667    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    10.205 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.205    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 4.445ns (61.292%)  route 2.807ns (38.708%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 f  color_state_reg[0]/Q
                         net (fo=5, routed)           0.970     4.412    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.152     4.564 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.837     6.400    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.775    10.176 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.176    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 4.196ns (58.272%)  route 3.005ns (41.728%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 f  color_state_reg[0]/Q
                         net (fo=5, routed)           0.817     4.259    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.124     4.383 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.187     6.570    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    10.124 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.124    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 4.446ns (62.588%)  route 2.657ns (37.412%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 f  color_state_reg[0]/Q
                         net (fo=5, routed)           0.970     4.412    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.152     4.564 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.687     6.251    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.776    10.026 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.026    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 4.194ns (59.415%)  route 2.865ns (40.585%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 f  color_state_reg[0]/Q
                         net (fo=5, routed)           0.817     4.259    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.124     4.383 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.047     6.430    VGA_R_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552     9.981 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.981    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 4.188ns (59.775%)  route 2.819ns (40.225%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 r  color_state_reg[0]/Q
                         net (fo=5, routed)           0.970     4.412    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.124     4.536 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.848     6.384    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546     9.930 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.930    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 4.188ns (59.797%)  route 2.816ns (40.203%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 r  color_state_reg[0]/Q
                         net (fo=5, routed)           0.970     4.412    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.124     4.536 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.846     6.381    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546     9.928 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.928    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 4.190ns (60.686%)  route 2.715ns (39.314%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.441     2.923    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.441 f  color_state_reg[0]/Q
                         net (fo=5, routed)           0.817     4.259    v1/color_state[0]
    SLICE_X88Y142        LUT5 (Prop_lut5_I3_O)        0.124     4.383 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.897     6.280    VGA_R_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548     9.828 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.828    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.482ns (73.721%)  route 0.528ns (26.279%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 f  color_state_reg[1]/Q
                         net (fo=4, routed)           0.157     1.213    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.098     1.311 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.371     1.682    VGA_R_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.918 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.918    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.491ns (73.939%)  route 0.526ns (26.061%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 f  color_state_reg[1]/Q
                         net (fo=4, routed)           0.175     1.231    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.098     1.329 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.351     1.680    VGA_G_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.925 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.925    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.493ns (72.250%)  route 0.574ns (27.750%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 f  color_state_reg[1]/Q
                         net (fo=4, routed)           0.175     1.231    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.098     1.329 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.399     1.728    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.975 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.975    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.495ns (71.806%)  route 0.587ns (28.194%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 f  color_state_reg[1]/Q
                         net (fo=4, routed)           0.157     1.213    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.098     1.311 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.430     1.741    VGA_R_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.990 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.990    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.493ns (71.505%)  route 0.595ns (28.495%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 f  color_state_reg[1]/Q
                         net (fo=4, routed)           0.175     1.231    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.098     1.329 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.420     1.749    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.996 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.996    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.574ns (74.855%)  route 0.529ns (25.145%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 r  color_state_reg[1]/Q
                         net (fo=4, routed)           0.175     1.231    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.101     1.332 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.354     1.686    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.325     3.011 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.011    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.498ns (69.745%)  route 0.650ns (30.255%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 f  color_state_reg[1]/Q
                         net (fo=4, routed)           0.157     1.213    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.098     1.311 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.493     1.804    VGA_R_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.056 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.056    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.574ns (72.675%)  route 0.592ns (27.325%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 r  color_state_reg[1]/Q
                         net (fo=4, routed)           0.175     1.231    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.101     1.332 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.417     1.749    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.325     3.074 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.074    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.485ns (67.651%)  route 0.710ns (32.349%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 f  color_state_reg[1]/Q
                         net (fo=4, routed)           0.175     1.231    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.098     1.329 r  v1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.535     1.864    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     3.103 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.103    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.570ns (71.291%)  route 0.632ns (28.709%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.658     0.908    clk_IBUF
    SLICE_X88Y142        FDRE                                         r  color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     1.056 r  color_state_reg[1]/Q
                         net (fo=4, routed)           0.175     1.231    v1/color_state[1]
    SLICE_X88Y142        LUT5 (Prop_lut5_I2_O)        0.101     1.332 r  v1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.457     1.789    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.321     3.110 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.110    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





