<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>8.000</TargetClockPeriod>
  <AchievedClockPeriod>2.617</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>2.617</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>2.617</CP_SYNTH>
  <CP_TARGET>8.000</CP_TARGET>
  <SLACK_FINAL>5.383</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>5.383</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>5.383</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>5.383</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>16</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>2660</FF>
    <LATCH>0</LATCH>
    <LUT>2932</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>2688</BRAM>
    <CLB>0</CLB>
    <DSP>5952</DSP>
    <FF>1743360</FF>
    <LUT>871680</LUT>
    <URAM>640</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="sha_stream" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="7">grp_sha_final_fu_136 grp_sha_init_fu_126 grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118 grp_sha_update_fu_148 local_indata_U sha_info_data_U sha_info_digest_U</SubModules>
    <Resources BRAM="16" FF="2660" LUT="2932" LogicLUT="2932" RAMB36="8"/>
    <LocalResources FF="116" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_final_fu_136" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_final">
    <SubModules count="2">grp_local_memset_fu_64 grp_sha_transform_fu_74</SubModules>
    <Resources BRAM="2" FF="1194" LUT="1281" LogicLUT="1281" RAMB36="1"/>
    <LocalResources FF="32" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_final_fu_136/grp_local_memset_fu_64" DEPTH="2" FILE_NAME="sha_stream_sha_final.v" ORIG_REF_NAME="sha_stream_local_memset">
    <Resources FF="39" LUT="48" LogicLUT="48"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_final_fu_136/grp_sha_transform_fu_74" DEPTH="2" FILE_NAME="sha_stream_sha_final.v" ORIG_REF_NAME="sha_stream_sha_transform">
    <SubModules count="1">W_U</SubModules>
    <Resources BRAM="2" FF="1123" LUT="1220" LogicLUT="1220" RAMB36="1"/>
    <LocalResources FF="1123" LUT="929" LogicLUT="929"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="3" FILE_NAME="sha_stream_sha_transform.v" ORIG_REF_NAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
    <Resources BRAM="2" LUT="291" LogicLUT="291" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_init_fu_126" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_init">
    <Resources FF="3" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="47" LUT="56" LogicLUT="56"/>
    <LocalResources FF="45" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="sha_stream_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1.v" ORIG_REF_NAME="sha_stream_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_update_fu_148" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_update">
    <SubModules count="2">grp_local_memcpy_fu_88 grp_sha_transform_fu_100</SubModules>
    <Resources BRAM="2" FF="1300" LUT="1561" LogicLUT="1561" RAMB36="1"/>
    <LocalResources FF="92" LUT="152" LogicLUT="152"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88" DEPTH="2" FILE_NAME="sha_stream_sha_update.v" ORIG_REF_NAME="sha_stream_local_memcpy">
    <Resources FF="85" LUT="173" LogicLUT="173"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_update_fu_148/grp_sha_transform_fu_100" DEPTH="2" FILE_NAME="sha_stream_sha_update.v" ORIG_REF_NAME="sha_stream_sha_transform">
    <SubModules count="1">W_U</SubModules>
    <Resources BRAM="2" FF="1123" LUT="1236" LogicLUT="1236" RAMB36="1"/>
    <LocalResources FF="1123" LUT="945" LogicLUT="945"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="3" FILE_NAME="sha_stream_sha_transform.v" ORIG_REF_NAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
    <Resources BRAM="2" LUT="291" LogicLUT="291" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/local_indata_U" BINDMODULE="sha_stream_local_indata_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_local_indata_RAM_AUTO_1R1W">
    <Resources BRAM="8" LUT="16" LogicLUT="16" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/sha_info_data_U" BINDMODULE="sha_stream_sha_info_data_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_info_data_RAM_AUTO_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/sha_info_digest_U" BINDMODULE="sha_stream_sha_info_digest_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_info_digest_RAM_AUTO_1R1W">
    <Resources BRAM="2" LUT="1" LogicLUT="1" RAMB36="1"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.285" DATAPATH_LOGIC_DELAY="1.780" DATAPATH_NET_DELAY="0.505" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINADIN[25]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.383" STARTPOINT_PIN="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0_i_13__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.126" DATAPATH_LOGIC_DELAY="1.728" DATAPATH_NET_DELAY="0.398" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINADIN[30]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.489" STARTPOINT_PIN="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0_i_8__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.170" DATAPATH_LOGIC_DELAY="1.782" DATAPATH_NET_DELAY="0.388" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINADIN[16]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.497" STARTPOINT_PIN="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0_i_22__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.146" DATAPATH_LOGIC_DELAY="1.767" DATAPATH_NET_DELAY="0.379" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINADIN[17]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.513" STARTPOINT_PIN="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0_i_21__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.136" DATAPATH_LOGIC_DELAY="1.793" DATAPATH_NET_DELAY="0.343" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINADIN[24]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.527" STARTPOINT_PIN="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0_i_14__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/sha_stream_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/sha_stream_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/sha_stream_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/sha_stream_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/sha_stream_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sha_stream_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
