<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Mon Jan 11 14:26:20 2016</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2014.2 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>932637</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD></TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7k325t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg900</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>770c570577775886a54f1b3a938194ad</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>93c9d237bd5a459ab99ae0d97e4df70c</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>0</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Microsoft Windows 7 , 64-bit</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Service Pack 1  (build 7601)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-4790K CPU @ 4.00GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>4000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>16.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=0</TD>
   <TD>constraintsetcount=0</TD>
   <TD>designmode=GateLvl</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=[unknown]</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=[unknown]</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=0</TD>
   <TD>totalimplruns=1</TD>
   <TD>board=Kintex-7 KC705 Evaluation Platform</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=2</TD>
    <TD>bufgctrl=6</TD>
    <TD>bufh=2</TD>
    <TD>bufio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr=1</TD>
    <TD>carry4=245</TD>
    <TD>fdce=5</TD>
    <TD>fdpe=114</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=12633</TD>
    <TD>fdse=691</TD>
    <TD>gnd=228</TD>
    <TD>ibuf=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=2</TD>
    <TD>iddr=5</TD>
    <TD>idelayctrl=2</TD>
    <TD>idelaye2=69</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo=8</TD>
    <TD>iobuf=1</TD>
    <TD>iobufds_dcien=8</TD>
    <TD>iobuf_dcien=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>iserdese2=64</TD>
    <TD>lut1=685</TD>
    <TD>lut2=1324</TD>
    <TD>lut3=4159</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=2241</TD>
    <TD>lut5=3780</TD>
    <TD>lut6=4036</TD>
    <TD>mmcme2_adv=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=479</TD>
    <TD>muxf8=67</TD>
    <TD>obuf=41</TD>
    <TD>obufds=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft=8</TD>
    <TD>oddr=23</TD>
    <TD>oserdese2=103</TD>
    <TD>out_fifo=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phy=8</TD>
    <TD>phaser_out_phy=11</TD>
    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv=1</TD>
    <TD>ram32m=424</TD>
    <TD>ram64x1d=42</TD>
    <TD>ramb18e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=2</TD>
    <TD>srl16e=62</TD>
    <TD>srlc32e=520</TD>
    <TD>vcc=188</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=2</TD>
    <TD>bufgctrl=6</TD>
    <TD>bufh=2</TD>
    <TD>bufio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr=1</TD>
    <TD>carry4=245</TD>
    <TD>fdce=5</TD>
    <TD>fdpe=114</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=12633</TD>
    <TD>fdse=691</TD>
    <TD>gnd=228</TD>
    <TD>ibuf=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=2</TD>
    <TD>ibufds_ibufdisable_int=16</TD>
    <TD>ibuf_ibufdisable=64</TD>
    <TD>iddr=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl=2</TD>
    <TD>idelaye2=69</TD>
    <TD>inv=9</TD>
    <TD>in_fifo=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>iserdese2=64</TD>
    <TD>lut1=685</TD>
    <TD>lut2=1324</TD>
    <TD>lut3=4159</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=2241</TD>
    <TD>lut5=3780</TD>
    <TD>lut6=4036</TD>
    <TD>mmcme2_adv=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=479</TD>
    <TD>muxf8=67</TD>
    <TD>obuf=42</TD>
    <TD>obufds=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft=9</TD>
    <TD>obuftds_dcien=16</TD>
    <TD>obuft_dcien=64</TD>
    <TD>oddr=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>oserdese2=103</TD>
    <TD>out_fifo=11</TD>
    <TD>phaser_in_phy=8</TD>
    <TD>phaser_out_phy=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
    <TD>plle2_adv=1</TD>
    <TD>ramb18e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=2</TD>
    <TD>ramd32=2544</TD>
    <TD>ramd64e=84</TD>
    <TD>rams32=848</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=62</TD>
    <TD>srlc32e=520</TD>
    <TD>vcc=188</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=14951</TD>
    <TD>ff=13190</TD>
    <TD>bram36=2</TD>
    <TD>bram18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=536</TD>
    <TD>dsp=0</TD>
    <TD>iob=152</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=8</TD>
    <TD>pll=1</TD>
    <TD>bufr=1</TD>
    <TD>nets=37585</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=34836</TD>
    <TD>pins=217142</TD>
    <TD>bogomips=0</TD>
    <TD>effort=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>threads=2</TD>
    <TD>placer_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=63.492000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=13190</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=573</TD>
    <TD>bram_ports_augmented=2</TD>
    <TD>bram_ports_newly_gated=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=6</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mig_7series_v2_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>language=Verilog</TD>
    <TD>synthesis_tool=Vivado</TD>
    <TD>level=CONTROLLER</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_enable=1</TD>
    <TD>no_of_controllers=1</TD>
    <TD>interface_type=DDR3</TD>
    <TD>axi_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>clk_period=2500</TD>
    <TD>phy_ratio=4</TD>
    <TD>clkin_period=5000</TD>
    <TD>vccaux_io=1.8V</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_type=SODIMM</TD>
    <TD>memory_part=mt8jtf12864hz-1g6</TD>
    <TD>dq_width=64</TD>
    <TD>ecc=OFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_mask=1</TD>
    <TD>ordering=NORM</TD>
    <TD>burst_mode=8</TD>
    <TD>burst_type=SEQ</TD>
</TR><TR ALIGN='LEFT'>    <TD>ca_mirror=OFF</TD>
    <TD>output_drv=HIGH</TD>
    <TD>use_cs_port=1</TD>
    <TD>use_odt_port=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>rtt_nom=60</TD>
    <TD>memory_address_map=BANK_ROW_COLUMN</TD>
    <TD>refclk_freq=200</TD>
    <TD>debug_port=OFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>internal_vref=0</TD>
    <TD>sysclk_type=DIFFERENTIAL</TD>
    <TD>refclk_type=USE_SYSTEM_CLOCK</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>tri_mode_ethernet_mac_v8_2/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.2</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=tri_mode_ethernet_mac</TD>
    <TD>x_ipversion=8.2</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplicense=tri_mode_eth_mac@2014.04(bought)</TD>
    <TD>x_iplicense=10_100_mb_eth_mac@2014.04(bought)</TD>
    <TD>x_iplicense=eth_avb_endpoint@2014.04(bought)</TD>
    <TD>c_component_name=kc705_ethernet_rgmii</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_physical_interface=RGMII</TD>
    <TD>c_half_duplex=false</TD>
    <TD>c_has_host=true</TD>
    <TD>c_add_filter=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_at_entries=0</TD>
    <TD>c_family=kintex7</TD>
    <TD>c_mac_speed=TRI_SPEED</TD>
    <TD>c_has_stats=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_stats=34</TD>
    <TD>c_cntr_rst=true</TD>
    <TD>c_stats_width=64</TD>
    <TD>c_avb=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
    <TD>c_tx_tuser_width=1</TD>
    <TD>c_rx_vec_width=79</TD>
    <TD>c_tx_vec_width=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_addr_width=12</TD>
    <TD>c_pfc=false</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=14926</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_available=203800</TD>
    <TD>slice_luts_util_percentage=7.32</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=12584</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=203800</TD>
    <TD>lut_as_logic_util_percentage=6.17</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=2342</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_available=64000</TD>
    <TD>lut_as_memory_util_percentage=3.65</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=1780</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_shift_register_used=562</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=13190</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_available=407600</TD>
    <TD>slice_registers_util_percentage=3.23</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=13190</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_available=407600</TD>
    <TD>register_as_flip_flop_util_percentage=3.23</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_available=407600</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=479</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_available=101900</TD>
    <TD>f7_muxes_util_percentage=0.47</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=67</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_available=50950</TD>
    <TD>f8_muxes_util_percentage=0.13</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=5590</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_available=50950</TD>
    <TD>slice_util_percentage=10.97</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=3663</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicem_used=1927</TD>
    <TD>slicem_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=12584</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=203800</TD>
    <TD>lut_as_logic_util_percentage=6.17</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=9343</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=3241</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_memory_used=2342</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=64000</TD>
    <TD>lut_as_memory_util_percentage=3.65</TD>
    <TD>lut_as_distributed_ram_used=1780</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=84</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=1696</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_shift_register_used=562</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=14</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=537</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=11</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_flip_flop_pairs_used=17598</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=203800</TD>
    <TD>lut_flip_flop_pairs_util_percentage=8.63</TD>
    <TD>fully_used_lut_ff_pairs_used=8159</TD>
    <TD>fully_used_lut_ff_pairs_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=2686</TD>
    <TD>lut_ff_pairs_with_unused_lut_fixed=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=6753</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=536</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=1578(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=2.5</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_available=445</TD>
    <TD>block_ram_tile_util_percentage=0.56</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=2</TD>
    <TD>ramb36_fifo*_fixed=0</TD>
    <TD>ramb36_fifo*_available=445</TD>
    <TD>ramb36_fifo*_util_percentage=0.44</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=2</TD>
    <TD>ramb18_used=1</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_available=890</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=0.11</TD>
    <TD>ramb18e1_only_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_available=840</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=8</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=1</TD>
    <TD>bufio_fixed=1</TD>
    <TD>bufio_available=40</TD>
    <TD>bufio_util_percentage=2.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_only_used=1</TD>
    <TD>bufio_only_fixed=1</TD>
    <TD>mmcme2_adv_used=3</TD>
    <TD>mmcme2_adv_fixed=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_available=10</TD>
    <TD>mmcme2_adv_util_percentage=30.00</TD>
    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_fixed=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_available=10</TD>
    <TD>plle2_adv_util_percentage=10.00</TD>
    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_available=20</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
    <TD>bufhce_used=1</TD>
    <TD>bufhce_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_available=168</TD>
    <TD>bufhce_util_percentage=0.59</TD>
    <TD>bufr_used=1</TD>
    <TD>bufr_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_available=40</TD>
    <TD>bufr_util_percentage=2.50</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_fixed=0</TD>
    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=1</TD>
    <TD>xadc_fixed=1</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=100.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=12392</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>lut3_used=4134</TD>
    <TD>lut3_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_used=3839</TD>
    <TD>lut6_functional_category=LUT</TD>
    <TD>lut5_used=3709</TD>
    <TD>lut5_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_used=2544</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
    <TD>lut4_used=2319</TD>
    <TD>lut4_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_used=1359</TD>
    <TD>lut2_functional_category=LUT</TD>
    <TD>rams32_used=848</TD>
    <TD>rams32_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_used=679</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>srlc32e_used=515</TD>
    <TD>srlc32e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_used=479</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>lut1_used=465</TD>
    <TD>lut1_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_used=245</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>fdpe_used=114</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>oserdese2_used=103</TD>
    <TD>oserdese2_functional_category=IO</TD>
    <TD>ramd64e_used=84</TD>
    <TD>ramd64e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_used=69</TD>
    <TD>idelaye2_functional_category=IO</TD>
    <TD>muxf8_used=67</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_dcien_used=64</TD>
    <TD>obuft_dcien_functional_category=IO</TD>
    <TD>iserdese2_used=64</TD>
    <TD>iserdese2_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_ibufdisable_used=64</TD>
    <TD>ibuf_ibufdisable_functional_category=IO</TD>
    <TD>srl16e_used=58</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_used=42</TD>
    <TD>obuf_functional_category=IO</TD>
    <TD>oddr_used=23</TD>
    <TD>oddr_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuftds_dcien_used=16</TD>
    <TD>obuftds_dcien_functional_category=IO</TD>
    <TD>ibufds_ibufdisable_int_used=16</TD>
    <TD>ibufds_ibufdisable_int_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=16</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>phaser_out_phy_used=11</TD>
    <TD>phaser_out_phy_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo_used=11</TD>
    <TD>out_fifo_functional_category=IO</TD>
    <TD>obuft_used=9</TD>
    <TD>obuft_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_used=9</TD>
    <TD>inv_functional_category=LUT</TD>
    <TD>phaser_in_phy_used=8</TD>
    <TD>phaser_in_phy_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo_used=8</TD>
    <TD>in_fifo_functional_category=IO</TD>
    <TD>bufgctrl_used=6</TD>
    <TD>bufgctrl_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>iddr_used=5</TD>
    <TD>iddr_functional_category=IO</TD>
    <TD>fdce_used=5</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control_used=3</TD>
    <TD>phy_control_functional_category=IO</TD>
    <TD>phaser_ref_used=3</TD>
    <TD>phaser_ref_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=3</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
    <TD>idelayctrl_used=3</TD>
    <TD>idelayctrl_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_used=2</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
    <TD>obufds_used=2</TD>
    <TD>obufds_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_used=2</TD>
    <TD>ibufds_functional_category=IO</TD>
    <TD>bufg_used=2</TD>
    <TD>bufg_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=1</TD>
    <TD>xadc_functional_category=Others</TD>
    <TD>ramb18e1_used=1</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_functional_category=Clock</TD>
    <TD>bufr_used=1</TD>
    <TD>bufr_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=1</TD>
    <TD>bufio_functional_category=Clock</TD>
    <TD>bufh_used=1</TD>
    <TD>bufh_functional_category=Clock</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>diff_sstl18_i=0</TD>
    <TD>hsul_12=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>lvcmos25=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii_t_dci=0</TD>
    <TD>sstl135=0</TD>
    <TD>lvttl=0</TD>
    <TD>sstl18_ii_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
    <TD>sstl135_r=0</TD>
    <TD>lvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>diff_sstl135_r=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_r=0</TD>
    <TD>lvcmos18=0</TD>
    <TD>diff_sstl15=1</TD>
    <TD>lvcmos15=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_t_dci=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>hslvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>sstl15_t_dci=1</TD>
    <TD>lvdci_dv2_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=0</TD>
    <TD>lvdci_dv2_15=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>hstl_ii=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>hstl_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_dci=0</TD>
    <TD>hstl_ii_dci=0</TD>
    <TD>sstl135_t_dci=0</TD>
    <TD>hstl_ii_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>hstl_ii_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_dci=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>diff_hstl_ii_dci=0</TD>
    <TD>hstl_ii_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_t_dci=0</TD>
    <TD>hstl_ii_t_dci_18=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
    <TD>hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_dci_18=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>diff_hstl_ii_t_dci_18=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i_dci=0</TD>
    <TD>sstl15=1</TD>
    <TD>diff_sstl18_ii_dci=0</TD>
    <TD>sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_t_dci=1</TD>
    <TD>sstl12=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii_dci=0</TD>
    <TD>diff_sstl135_t_dci=0</TD>
    <TD>diff_sstl12_dci=0</TD>
    <TD>diff_sstl12_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12_dci=0</TD>
    <TD>pci33_3=0</TD>
    <TD>mobile_ddr=0</TD>
    <TD>diff_mobile_ddr=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>lvds_25=0</TD>
    <TD>rsds_25=0</TD>
    <TD>tmds_33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>mini_lvds_25=0</TD>
    <TD>ppds_25=0</TD>
    <TD>lvds=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=16059</TD>
    <TD>ff=13190</TD>
    <TD>bram36=2</TD>
    <TD>bram18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=536</TD>
    <TD>dsp=0</TD>
    <TD>iob=152</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=8</TD>
    <TD>pll=1</TD>
    <TD>bufr=1</TD>
    <TD>nets=37587</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=34838</TD>
    <TD>pins=217148</TD>
    <TD>bogomips=0</TD>
    <TD>high_fanout_nets=51</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=2</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=1</TD>
    <TD>estimated_expansions=40650468</TD>
    <TD>actual_expansions=18971499</TD>
    <TD>router_runtime=85.165000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
