

================================================================
== Vivado HLS Report for 'SMM_1u_25u_20u_s'
================================================================
* Date:           Sat Aug  1 10:33:40 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1   |  500|  500|         2|          1|          1|   500|    yes   |
        |- Loop 2   |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + L1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ L1.1  |   25|   25|         2|          1|          1|    25|    yes   |
        |  ++ L2    |    ?|    ?|        78|          -|          -|     ?|    no    |
        |   +++ L4  |   75|   75|         3|          -|          -|    25|    no    |
        |- Loop 3   |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
  Pipeline-2 : II = 1, D = 2, States = { 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	23  / (tmp_s)
	9  / (!tmp_s & !tmp_48)
	13  / (!tmp_s & tmp_48)
9 --> 
	10  / true
10 --> 
	12  / (exitcond)
	11  / (!exitcond)
11 --> 
	10  / true
12 --> 
13 --> 
	14  / (!exitcond8)
	12  / (exitcond8)
14 --> 
	15  / (tmp_53)
	13  / (!tmp_53)
15 --> 
	17  / (tmp_54)
	16  / (!tmp_54)
16 --> 
	15  / true
17 --> 
	18  / true
18 --> 
	19  / (!exitcond9)
	14  / (exitcond9)
19 --> 
	20  / (!exitcond3)
	22  / (exitcond3)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
	18  / true
23 --> 
	24  / true
24 --> 
	12  / (exitcond_flatten)
	25  / (!exitcond_flatten)
25 --> 
	24  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:28]   --->   Operation 26 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 27 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "%tmp_V_62 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:32]   --->   Operation 28 'read' 'tmp_V_62' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_62)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:34]   --->   Operation 29 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V_64 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:36]   --->   Operation 30 'read' 'tmp_V_64' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 31 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_64)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:38]   --->   Operation 31 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_V_66 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:40]   --->   Operation 32 'read' 'tmp_V_66' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 33 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_66)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:42]   --->   Operation 33 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 34 [1/1] (3.63ns)   --->   "%tmp_V_68 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:44]   --->   Operation 34 'read' 'tmp_V_68' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 35 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_68)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 35 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 36 [1/1] (3.63ns)   --->   "%tmp_V_70 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:48]   --->   Operation 36 'read' 'tmp_V_70' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 37 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_70)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:50]   --->   Operation 37 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_V_72 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:52]   --->   Operation 38 'read' 'tmp_V_72' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 39 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_72)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:54]   --->   Operation 39 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [1 x i8]* @p_str113, [1 x i8]* @p_str114, [1 x i8]* @p_str115, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str117)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1 x i8]* @A_V_2_0, [1 x i8]* @A_V_2_1, [1 x i8]* @A_V_2_2, [1 x i8]* @A_V_2_3, [1 x i8]* @A_V_2_4, [1 x i8]* @A_V_2_5, [1 x i8]* @A_V_2_6, [1 x i8]* @A_V_2_7, [1 x i8]* @A_V_2_8, [1 x i8]* @A_V_2_9, [1 x i8]* @A_V_2_10, [1 x i8]* @A_V_2_11, [1 x i8]* @A_V_2_12, [1 x i8]* @A_V_2_13, [1 x i8]* @A_V_2_14, [1 x i8]* @A_V_2_15, [1 x i8]* @A_V_2_16, [1 x i8]* @A_V_2_17, [1 x i8]* @A_V_2_18, [1 x i8]* @A_V_2_19, [1 x i8]* @A_V_2_20, [1 x i8]* @A_V_2_21, [1 x i8]* @A_V_2_22, [1 x i8]* @A_V_2_23, [1 x i8]* @A_V_2_24, [1 x i8]* @p_str1, [15 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19]   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([20 x i8]* @B_V_2_0, [20 x i8]* @B_V_2_1, [20 x i8]* @B_V_2_2, [20 x i8]* @B_V_2_3, [20 x i8]* @B_V_2_4, [20 x i8]* @B_V_2_5, [20 x i8]* @B_V_2_6, [20 x i8]* @B_V_2_7, [20 x i8]* @B_V_2_8, [20 x i8]* @B_V_2_9, [20 x i8]* @B_V_2_10, [20 x i8]* @B_V_2_11, [20 x i8]* @B_V_2_12, [20 x i8]* @B_V_2_13, [20 x i8]* @B_V_2_14, [20 x i8]* @B_V_2_15, [20 x i8]* @B_V_2_16, [20 x i8]* @B_V_2_17, [20 x i8]* @B_V_2_18, [20 x i8]* @B_V_2_19, [20 x i8]* @B_V_2_20, [20 x i8]* @B_V_2_21, [20 x i8]* @B_V_2_22, [20 x i8]* @B_V_2_23, [20 x i8]* @B_V_2_24, [1 x i8]* @p_str1, [15 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:20]   --->   Operation 43 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (3.63ns)   --->   "%tmp_V_74 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:56]   --->   Operation 44 'read' 'tmp_V_74' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 45 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_74)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:58]   --->   Operation 45 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:74]   --->   Operation 46 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%B_COL_1_load = load i32* @B_COL_1, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 47 'load' 'B_COL_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%B_ROW_1_load = load i32* @B_ROW_1, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 48 'load' 'B_ROW_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %6" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:74]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (2.47ns)   --->   "%tmp_48 = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:97]   --->   Operation 50 'icmp' 'tmp_48' <Predicate = (!tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %.preheader321.preheader, label %20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:97]   --->   Operation 51 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (8.51ns)   --->   "%tmp2 = mul i32 %tmp_V_64, %tmp_V_64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 52 'mul' 'tmp2' <Predicate = (!tmp_s & !tmp_48)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_V_66, %tmp_V_70" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 53 'mul' 'tmp3' <Predicate = (!tmp_s & !tmp_48)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader321" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 54 'br' <Predicate = (!tmp_s & tmp_48)> <Delay = 1.76>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %tmp_V_70, i32* @B_COL_1, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:76]   --->   Operation 55 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_64, %tmp_V_66" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:77]   --->   Operation 56 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %tmp_V_72, i32* @OFMDim_current_1, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 57 'store' <Predicate = (tmp_s)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 58 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp3, %tmp2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 58 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (1.76ns)   --->   "br label %21" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %20 ], [ %i_3, %22 ]"   --->   Operation 60 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i3, %KER_bound" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 61 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (2.55ns)   --->   "%i_3 = add i32 %i3, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 62 'add' 'i_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %22" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.26>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str44)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 64 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:152]   --->   Operation 65 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_V_77 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:153]   --->   Operation 66 'read' 'tmp_V_77' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 67 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_77)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:154]   --->   Operation 67 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str44, i32 %tmp)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:155]   --->   Operation 68 'specregionend' 'empty_110' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "br label %21" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 69 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 70 'br' <Predicate = (!tmp_s & !tmp_48)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "br label %.loopexit324"   --->   Operation 71 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit324"   --->   Operation 72 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:157]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 8.51>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%num_imag = phi i32 [ %num_imag_2, %.preheader321.loopexit ], [ 0, %.preheader321.preheader ]"   --->   Operation 74 'phi' 'num_imag' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (2.47ns)   --->   "%exitcond8 = icmp eq i32 %num_imag, %tmp_V_62" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 75 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (2.55ns)   --->   "%num_imag_2 = add nsw i32 %num_imag, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 76 'add' 'num_imag_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.loopexit.loopexit1028, label %7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%OFMDim_current_1_loa = load i32* @OFMDim_current_1, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:100]   --->   Operation 78 'load' 'OFMDim_current_1_loa' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (8.51ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_1_loa, %OFMDim_current_1_loa" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:100]   --->   Operation 79 'mul' 'A_COL_ITER' <Predicate = (!exitcond8)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %B_ROW_1_load, i32* @A_ROW_1, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:101]   --->   Operation 80 'store' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (1.76ns)   --->   "br label %8" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 81 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.45>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%iter = phi i31 [ 0, %7 ], [ %iter_2, %.critedge ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 83 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%iter_cast = zext i31 %iter to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 84 'zext' 'iter_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (2.47ns)   --->   "%tmp_53 = icmp slt i32 %iter_cast, %A_COL_ITER" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 85 'icmp' 'tmp_53' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (2.52ns)   --->   "%iter_2 = add i31 %iter, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 86 'add' 'iter_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %tmp_53, label %.preheader319.preheader, label %.preheader321.loopexit" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (1.76ns)   --->   "br label %.preheader319" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 88 'br' <Predicate = (tmp_53)> <Delay = 1.76>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader321"   --->   Operation 89 'br' <Predicate = (!tmp_53)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 2.47>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%j2 = phi i5 [ %j_6, %14 ], [ 0, %.preheader319.preheader ]"   --->   Operation 90 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (1.36ns)   --->   "%tmp_54 = icmp eq i5 %j2, -7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 91 'icmp' 'tmp_54' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 92 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (1.78ns)   --->   "%j_6 = add i5 %j2, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 93 'add' 'j_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %tmp_54, label %.preheader.preheader.critedge, label %9" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%j2_cast = zext i5 %j2 to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 95 'zext' 'j2_cast' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str43)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 96 'specregionbegin' 'tmp_56' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:109]   --->   Operation 97 'specpipeline' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%A_ROW_1_load = load i32* @A_ROW_1, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 98 'load' 'A_ROW_1_load' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (2.47ns)   --->   "%tmp_57 = icmp ult i32 %j2_cast, %A_ROW_1_load" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 99 'icmp' 'tmp_57' <Predicate = (!tmp_54)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_57, label %10, label %12" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 100 'br' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (1.42ns)   --->   "switch i5 %j2, label %branch49 [
    i5 0, label %branch25
    i5 1, label %branch26
    i5 2, label %branch27
    i5 3, label %branch28
    i5 4, label %branch29
    i5 5, label %branch30
    i5 6, label %branch31
    i5 7, label %branch32
    i5 8, label %branch33
    i5 9, label %branch34
    i5 10, label %branch35
    i5 11, label %branch36
    i5 12, label %branch37
    i5 13, label %branch38
    i5 14, label %branch39
    i5 15, label %branch40
    i5 -16, label %branch41
    i5 -15, label %branch42
    i5 -14, label %branch43
    i5 -13, label %branch44
    i5 -12, label %branch45
    i5 -11, label %branch46
    i5 -10, label %branch47
    i5 -9, label %branch48
  ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 101 'switch' <Predicate = (!tmp_54 & !tmp_57)> <Delay = 1.42>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 102 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 23)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 103 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 22)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 104 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 21)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 105 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 20)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 106 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 19)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 107 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 18)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 108 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 17)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 109 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 16)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 110 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 15)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 111 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 14)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 112 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 13)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 113 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 12)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 114 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 11)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 115 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 10)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 116 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 9)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 117 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 8)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 118 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 7)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 119 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 6)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 120 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 5)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 121 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 4)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 122 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 3)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 123 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 2)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 124 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 1)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 125 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 0)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 126 'br' <Predicate = (!tmp_54 & !tmp_57 & j2 == 31) | (!tmp_54 & !tmp_57 & j2 == 30) | (!tmp_54 & !tmp_57 & j2 == 29) | (!tmp_54 & !tmp_57 & j2 == 28) | (!tmp_54 & !tmp_57 & j2 == 27) | (!tmp_54 & !tmp_57 & j2 == 26) | (!tmp_54 & !tmp_57 & j2 == 25) | (!tmp_54 & !tmp_57 & j2 == 24)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (1.42ns)   --->   "switch i5 %j2, label %branch24 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
  ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 127 'switch' <Predicate = (!tmp_54 & tmp_57)> <Delay = 1.42>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 128 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 23)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 129 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 22)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 130 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 21)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 131 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 20)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 132 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 19)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 133 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 18)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 134 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 17)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 135 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 16)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 136 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 15)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 137 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 14)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 138 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 13)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 139 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 12)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 140 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 11)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 141 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 10)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 142 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 9)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 143 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 8)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 144 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 7)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 145 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 6)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 146 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 5)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 147 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 4)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 148 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 3)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 149 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 2)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 150 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 1)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 151 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 0)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 152 'br' <Predicate = (!tmp_54 & tmp_57 & j2 == 31) | (!tmp_54 & tmp_57 & j2 == 30) | (!tmp_54 & tmp_57 & j2 == 29) | (!tmp_54 & tmp_57 & j2 == 28) | (!tmp_54 & tmp_57 & j2 == 27) | (!tmp_54 & tmp_57 & j2 == 26) | (!tmp_54 & tmp_57 & j2 == 25) | (!tmp_54 & tmp_57 & j2 == 24)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str43, i32 %tmp_56)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:117]   --->   Operation 153 'specregionend' 'empty_106' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader319" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 154 'br' <Predicate = (!tmp_54)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 5.95>
ST_16 : Operation 155 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_23, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 155 'store' <Predicate = (!tmp_57 & j2 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 156 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_22, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 156 'store' <Predicate = (!tmp_57 & j2 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 157 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_21, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 157 'store' <Predicate = (!tmp_57 & j2 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 158 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_20, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 158 'store' <Predicate = (!tmp_57 & j2 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 159 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_19, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 159 'store' <Predicate = (!tmp_57 & j2 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 160 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_18, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 160 'store' <Predicate = (!tmp_57 & j2 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 161 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_17, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 161 'store' <Predicate = (!tmp_57 & j2 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 162 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_16, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 162 'store' <Predicate = (!tmp_57 & j2 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 163 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_15, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 163 'store' <Predicate = (!tmp_57 & j2 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 164 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_14, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 164 'store' <Predicate = (!tmp_57 & j2 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 165 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_13, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 165 'store' <Predicate = (!tmp_57 & j2 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 166 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_12, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 166 'store' <Predicate = (!tmp_57 & j2 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 167 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_11, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 167 'store' <Predicate = (!tmp_57 & j2 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 168 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_10, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 168 'store' <Predicate = (!tmp_57 & j2 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 169 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_9, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 169 'store' <Predicate = (!tmp_57 & j2 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 170 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_8, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 170 'store' <Predicate = (!tmp_57 & j2 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 171 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_7, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 171 'store' <Predicate = (!tmp_57 & j2 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 172 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_6, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 172 'store' <Predicate = (!tmp_57 & j2 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 173 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_5, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 173 'store' <Predicate = (!tmp_57 & j2 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 174 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_4, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 174 'store' <Predicate = (!tmp_57 & j2 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 175 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_3, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 175 'store' <Predicate = (!tmp_57 & j2 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 176 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_2, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 176 'store' <Predicate = (!tmp_57 & j2 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 177 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_1, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 177 'store' <Predicate = (!tmp_57 & j2 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 178 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_0, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 178 'store' <Predicate = (!tmp_57 & j2 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 179 [1/1] (2.32ns)   --->   "store i8 0, i8* getelementptr inbounds ([1 x i8]* @A_V_2_24, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 179 'store' <Predicate = (!tmp_57 & j2 == 31) | (!tmp_57 & j2 == 30) | (!tmp_57 & j2 == 29) | (!tmp_57 & j2 == 28) | (!tmp_57 & j2 == 27) | (!tmp_57 & j2 == 26) | (!tmp_57 & j2 == 25) | (!tmp_57 & j2 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 180 'br' <Predicate = (!tmp_57)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (3.63ns)   --->   "%tmp_V_82 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:111]   --->   Operation 181 'read' 'tmp_V_82' <Predicate = (tmp_57)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i32 %tmp_V_82 to i8" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 182 'trunc' 'tmp_74' <Predicate = (tmp_57)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_23, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 183 'store' <Predicate = (tmp_57 & j2 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 184 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_22, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 184 'store' <Predicate = (tmp_57 & j2 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 185 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_21, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 185 'store' <Predicate = (tmp_57 & j2 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 186 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_20, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 186 'store' <Predicate = (tmp_57 & j2 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 187 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_19, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 187 'store' <Predicate = (tmp_57 & j2 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 188 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_18, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 188 'store' <Predicate = (tmp_57 & j2 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 189 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_17, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 189 'store' <Predicate = (tmp_57 & j2 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 190 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_16, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 190 'store' <Predicate = (tmp_57 & j2 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 191 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_15, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 191 'store' <Predicate = (tmp_57 & j2 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 192 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_14, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 192 'store' <Predicate = (tmp_57 & j2 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 193 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_13, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 193 'store' <Predicate = (tmp_57 & j2 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 194 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_12, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 194 'store' <Predicate = (tmp_57 & j2 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 195 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_11, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 195 'store' <Predicate = (tmp_57 & j2 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 196 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_10, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 196 'store' <Predicate = (tmp_57 & j2 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 197 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_9, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 197 'store' <Predicate = (tmp_57 & j2 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 198 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_8, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 198 'store' <Predicate = (tmp_57 & j2 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 199 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_7, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 199 'store' <Predicate = (tmp_57 & j2 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 200 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_6, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 200 'store' <Predicate = (tmp_57 & j2 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 201 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_5, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 201 'store' <Predicate = (tmp_57 & j2 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 202 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_4, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 202 'store' <Predicate = (tmp_57 & j2 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 203 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_3, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 203 'store' <Predicate = (tmp_57 & j2 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 204 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_2, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 204 'store' <Predicate = (tmp_57 & j2 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 205 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_1, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 205 'store' <Predicate = (tmp_57 & j2 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 206 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_0, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 206 'store' <Predicate = (tmp_57 & j2 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 207 [1/1] (2.32ns)   --->   "store i8 %tmp_74, i8* getelementptr inbounds ([1 x i8]* @A_V_2_24, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 207 'store' <Predicate = (tmp_57 & j2 == 31) | (tmp_57 & j2 == 30) | (tmp_57 & j2 == 29) | (tmp_57 & j2 == 28) | (tmp_57 & j2 == 27) | (tmp_57 & j2 == 26) | (tmp_57 & j2 == 25) | (tmp_57 & j2 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "br label %14" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 208 'br' <Predicate = (tmp_57)> <Delay = 0.00>

State 17 <SV = 11> <Delay = 1.76>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str13) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122]   --->   Operation 209 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str13)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122]   --->   Operation 210 'specregionbegin' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (1.76ns)   --->   "br label %15" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 211 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 12> <Delay = 3.45>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %ib_2, %17 ]"   --->   Operation 212 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (2.47ns)   --->   "%exitcond9 = icmp eq i32 %ib, %B_COL_1_load" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 213 'icmp' 'exitcond9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (2.55ns)   --->   "%ib_2 = add nsw i32 %ib, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 214 'add' 'ib_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.critedge, label %16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str14) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 216 'specloopname' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_58 = sext i32 %ib to i64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 217 'sext' 'tmp_58' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str15)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126]   --->   Operation 218 'specregionbegin' 'tmp_59' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%B_V_2_0_addr_1 = getelementptr [20 x i8]* @B_V_2_0, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 219 'getelementptr' 'B_V_2_0_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%B_V_2_1_addr_1 = getelementptr [20 x i8]* @B_V_2_1, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 220 'getelementptr' 'B_V_2_1_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%B_V_2_2_addr_1 = getelementptr [20 x i8]* @B_V_2_2, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 221 'getelementptr' 'B_V_2_2_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%B_V_2_3_addr_1 = getelementptr [20 x i8]* @B_V_2_3, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 222 'getelementptr' 'B_V_2_3_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%B_V_2_4_addr_1 = getelementptr [20 x i8]* @B_V_2_4, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 223 'getelementptr' 'B_V_2_4_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%B_V_2_5_addr_1 = getelementptr [20 x i8]* @B_V_2_5, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 224 'getelementptr' 'B_V_2_5_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%B_V_2_6_addr_1 = getelementptr [20 x i8]* @B_V_2_6, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 225 'getelementptr' 'B_V_2_6_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%B_V_2_7_addr_1 = getelementptr [20 x i8]* @B_V_2_7, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 226 'getelementptr' 'B_V_2_7_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%B_V_2_8_addr_1 = getelementptr [20 x i8]* @B_V_2_8, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 227 'getelementptr' 'B_V_2_8_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%B_V_2_9_addr_1 = getelementptr [20 x i8]* @B_V_2_9, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 228 'getelementptr' 'B_V_2_9_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%B_V_2_10_addr_1 = getelementptr [20 x i8]* @B_V_2_10, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 229 'getelementptr' 'B_V_2_10_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%B_V_2_11_addr_1 = getelementptr [20 x i8]* @B_V_2_11, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 230 'getelementptr' 'B_V_2_11_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%B_V_2_12_addr_1 = getelementptr [20 x i8]* @B_V_2_12, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 231 'getelementptr' 'B_V_2_12_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%B_V_2_13_addr_1 = getelementptr [20 x i8]* @B_V_2_13, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 232 'getelementptr' 'B_V_2_13_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%B_V_2_14_addr_1 = getelementptr [20 x i8]* @B_V_2_14, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 233 'getelementptr' 'B_V_2_14_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%B_V_2_15_addr_1 = getelementptr [20 x i8]* @B_V_2_15, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 234 'getelementptr' 'B_V_2_15_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%B_V_2_16_addr_1 = getelementptr [20 x i8]* @B_V_2_16, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 235 'getelementptr' 'B_V_2_16_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%B_V_2_17_addr_1 = getelementptr [20 x i8]* @B_V_2_17, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 236 'getelementptr' 'B_V_2_17_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%B_V_2_18_addr_1 = getelementptr [20 x i8]* @B_V_2_18, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 237 'getelementptr' 'B_V_2_18_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%B_V_2_19_addr_1 = getelementptr [20 x i8]* @B_V_2_19, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 238 'getelementptr' 'B_V_2_19_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%B_V_2_20_addr_1 = getelementptr [20 x i8]* @B_V_2_20, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 239 'getelementptr' 'B_V_2_20_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%B_V_2_21_addr_1 = getelementptr [20 x i8]* @B_V_2_21, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 240 'getelementptr' 'B_V_2_21_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%B_V_2_22_addr_1 = getelementptr [20 x i8]* @B_V_2_22, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 241 'getelementptr' 'B_V_2_22_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%B_V_2_23_addr_1 = getelementptr [20 x i8]* @B_V_2_23, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 242 'getelementptr' 'B_V_2_23_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%B_V_2_24_addr_1 = getelementptr [20 x i8]* @B_V_2_24, i64 0, i64 %tmp_58" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 243 'getelementptr' 'B_V_2_24_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (1.76ns)   --->   "br label %18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128]   --->   Operation 244 'br' <Predicate = (!exitcond9)> <Delay = 1.76>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str13, i32 %tmp_55)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:136]   --->   Operation 245 'specregionend' 'empty_109' <Predicate = (exitcond9)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "br label %8" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 246 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 2.34>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%indvars_iv = phi i5 [ %indvars_iv_next, %19 ], [ 0, %16 ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128]   --->   Operation 247 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%p_0174_1 = phi i20 [ %sum_V, %19 ], [ 0, %16 ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 248 'phi' 'p_0174_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%id = phi i5 [ %id_2, %19 ], [ 0, %16 ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128]   --->   Operation 249 'phi' 'id' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %id, -7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128]   --->   Operation 250 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 251 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (1.78ns)   --->   "%indvars_iv_next = add i5 %indvars_iv, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128]   --->   Operation 252 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %17, label %19" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 254 [2/2] (2.32ns)   --->   "%A_V_2_0_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_0, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 254 'load' 'A_V_2_0_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 255 [2/2] (2.32ns)   --->   "%A_V_2_1_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_1, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 255 'load' 'A_V_2_1_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 256 [2/2] (2.32ns)   --->   "%A_V_2_2_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_2, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 256 'load' 'A_V_2_2_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 257 [2/2] (2.32ns)   --->   "%A_V_2_3_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_3, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 257 'load' 'A_V_2_3_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 258 [2/2] (2.32ns)   --->   "%A_V_2_4_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_4, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 258 'load' 'A_V_2_4_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 259 [2/2] (2.32ns)   --->   "%A_V_2_5_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_5, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 259 'load' 'A_V_2_5_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 260 [2/2] (2.32ns)   --->   "%A_V_2_6_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_6, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 260 'load' 'A_V_2_6_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 261 [2/2] (2.32ns)   --->   "%A_V_2_7_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_7, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 261 'load' 'A_V_2_7_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 262 [2/2] (2.32ns)   --->   "%A_V_2_8_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_8, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 262 'load' 'A_V_2_8_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 263 [2/2] (2.32ns)   --->   "%A_V_2_9_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_9, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 263 'load' 'A_V_2_9_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 264 [2/2] (2.32ns)   --->   "%A_V_2_10_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_10, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 264 'load' 'A_V_2_10_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 265 [2/2] (2.32ns)   --->   "%A_V_2_11_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_11, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 265 'load' 'A_V_2_11_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 266 [2/2] (2.32ns)   --->   "%A_V_2_12_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_12, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 266 'load' 'A_V_2_12_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 267 [2/2] (2.32ns)   --->   "%A_V_2_13_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_13, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 267 'load' 'A_V_2_13_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 268 [2/2] (2.32ns)   --->   "%A_V_2_14_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_14, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 268 'load' 'A_V_2_14_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 269 [2/2] (2.32ns)   --->   "%A_V_2_15_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_15, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 269 'load' 'A_V_2_15_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 270 [2/2] (2.32ns)   --->   "%A_V_2_16_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_16, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 270 'load' 'A_V_2_16_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 271 [2/2] (2.32ns)   --->   "%A_V_2_17_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_17, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 271 'load' 'A_V_2_17_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 272 [2/2] (2.32ns)   --->   "%A_V_2_18_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_18, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 272 'load' 'A_V_2_18_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 273 [2/2] (2.32ns)   --->   "%A_V_2_19_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_19, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 273 'load' 'A_V_2_19_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 274 [2/2] (2.32ns)   --->   "%A_V_2_20_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_20, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 274 'load' 'A_V_2_20_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 275 [2/2] (2.32ns)   --->   "%A_V_2_21_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_21, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 275 'load' 'A_V_2_21_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 276 [2/2] (2.32ns)   --->   "%A_V_2_22_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_22, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 276 'load' 'A_V_2_22_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 277 [2/2] (2.32ns)   --->   "%A_V_2_23_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_23, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 277 'load' 'A_V_2_23_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 278 [2/2] (2.32ns)   --->   "%A_V_2_24_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_24, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 278 'load' 'A_V_2_24_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 279 [2/2] (2.32ns)   --->   "%B_V_2_0_load = load i8* %B_V_2_0_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 279 'load' 'B_V_2_0_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 280 [2/2] (2.32ns)   --->   "%B_V_2_1_load = load i8* %B_V_2_1_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 280 'load' 'B_V_2_1_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 281 [2/2] (2.32ns)   --->   "%B_V_2_2_load = load i8* %B_V_2_2_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 281 'load' 'B_V_2_2_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 282 [2/2] (2.32ns)   --->   "%B_V_2_3_load = load i8* %B_V_2_3_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 282 'load' 'B_V_2_3_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 283 [2/2] (2.32ns)   --->   "%B_V_2_4_load = load i8* %B_V_2_4_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 283 'load' 'B_V_2_4_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 284 [2/2] (2.32ns)   --->   "%B_V_2_5_load = load i8* %B_V_2_5_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 284 'load' 'B_V_2_5_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 285 [2/2] (2.32ns)   --->   "%B_V_2_6_load = load i8* %B_V_2_6_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 285 'load' 'B_V_2_6_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 286 [2/2] (2.32ns)   --->   "%B_V_2_7_load = load i8* %B_V_2_7_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 286 'load' 'B_V_2_7_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 287 [2/2] (2.32ns)   --->   "%B_V_2_8_load = load i8* %B_V_2_8_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 287 'load' 'B_V_2_8_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 288 [2/2] (2.32ns)   --->   "%B_V_2_9_load = load i8* %B_V_2_9_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 288 'load' 'B_V_2_9_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 289 [2/2] (2.32ns)   --->   "%B_V_2_10_load = load i8* %B_V_2_10_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 289 'load' 'B_V_2_10_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 290 [2/2] (2.32ns)   --->   "%B_V_2_11_load = load i8* %B_V_2_11_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 290 'load' 'B_V_2_11_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 291 [2/2] (2.32ns)   --->   "%B_V_2_12_load = load i8* %B_V_2_12_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 291 'load' 'B_V_2_12_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 292 [2/2] (2.32ns)   --->   "%B_V_2_13_load = load i8* %B_V_2_13_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 292 'load' 'B_V_2_13_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 293 [2/2] (2.32ns)   --->   "%B_V_2_14_load = load i8* %B_V_2_14_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 293 'load' 'B_V_2_14_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 294 [2/2] (2.32ns)   --->   "%B_V_2_15_load = load i8* %B_V_2_15_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 294 'load' 'B_V_2_15_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 295 [2/2] (2.32ns)   --->   "%B_V_2_16_load = load i8* %B_V_2_16_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 295 'load' 'B_V_2_16_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 296 [2/2] (2.32ns)   --->   "%B_V_2_17_load = load i8* %B_V_2_17_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 296 'load' 'B_V_2_17_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 297 [2/2] (2.32ns)   --->   "%B_V_2_18_load = load i8* %B_V_2_18_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 297 'load' 'B_V_2_18_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 298 [2/2] (2.32ns)   --->   "%B_V_2_19_load = load i8* %B_V_2_19_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 298 'load' 'B_V_2_19_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 299 [2/2] (2.32ns)   --->   "%B_V_2_20_load = load i8* %B_V_2_20_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 299 'load' 'B_V_2_20_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 300 [2/2] (2.32ns)   --->   "%B_V_2_21_load = load i8* %B_V_2_21_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 300 'load' 'B_V_2_21_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 301 [2/2] (2.32ns)   --->   "%B_V_2_22_load = load i8* %B_V_2_22_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 301 'load' 'B_V_2_22_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 302 [2/2] (2.32ns)   --->   "%B_V_2_23_load = load i8* %B_V_2_23_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 302 'load' 'B_V_2_23_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 303 [2/2] (2.32ns)   --->   "%B_V_2_24_load = load i8* %B_V_2_24_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 303 'load' 'B_V_2_24_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 304 [1/1] (1.78ns)   --->   "%id_2 = add i5 %id, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128]   --->   Operation 304 'add' 'id_2' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 305 [1/1] (2.19ns)   --->   "%p_neg = sub i20 0, %p_0174_1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 305 'sub' 'p_neg' <Predicate = (exitcond3)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_61 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %p_neg, i32 7, i32 19)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 306 'partselect' 'tmp_61' <Predicate = (exitcond3)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 5.52>
ST_20 : Operation 307 [1/2] (2.32ns)   --->   "%A_V_2_0_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_0, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 307 'load' 'A_V_2_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 308 [1/2] (2.32ns)   --->   "%A_V_2_1_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_1, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 308 'load' 'A_V_2_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 309 [1/2] (2.32ns)   --->   "%A_V_2_2_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_2, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 309 'load' 'A_V_2_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 310 [1/2] (2.32ns)   --->   "%A_V_2_3_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_3, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 310 'load' 'A_V_2_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 311 [1/2] (2.32ns)   --->   "%A_V_2_4_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_4, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 311 'load' 'A_V_2_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 312 [1/2] (2.32ns)   --->   "%A_V_2_5_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_5, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 312 'load' 'A_V_2_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 313 [1/2] (2.32ns)   --->   "%A_V_2_6_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_6, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 313 'load' 'A_V_2_6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 314 [1/2] (2.32ns)   --->   "%A_V_2_7_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_7, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 314 'load' 'A_V_2_7_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 315 [1/2] (2.32ns)   --->   "%A_V_2_8_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_8, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 315 'load' 'A_V_2_8_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 316 [1/2] (2.32ns)   --->   "%A_V_2_9_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_9, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 316 'load' 'A_V_2_9_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 317 [1/2] (2.32ns)   --->   "%A_V_2_10_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_10, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 317 'load' 'A_V_2_10_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 318 [1/2] (2.32ns)   --->   "%A_V_2_11_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_11, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 318 'load' 'A_V_2_11_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 319 [1/2] (2.32ns)   --->   "%A_V_2_12_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_12, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 319 'load' 'A_V_2_12_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 320 [1/2] (2.32ns)   --->   "%A_V_2_13_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_13, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 320 'load' 'A_V_2_13_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 321 [1/2] (2.32ns)   --->   "%A_V_2_14_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_14, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 321 'load' 'A_V_2_14_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 322 [1/2] (2.32ns)   --->   "%A_V_2_15_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_15, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 322 'load' 'A_V_2_15_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 323 [1/2] (2.32ns)   --->   "%A_V_2_16_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_16, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 323 'load' 'A_V_2_16_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 324 [1/2] (2.32ns)   --->   "%A_V_2_17_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_17, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 324 'load' 'A_V_2_17_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 325 [1/2] (2.32ns)   --->   "%A_V_2_18_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_18, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 325 'load' 'A_V_2_18_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 326 [1/2] (2.32ns)   --->   "%A_V_2_19_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_19, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 326 'load' 'A_V_2_19_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 327 [1/2] (2.32ns)   --->   "%A_V_2_20_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_20, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 327 'load' 'A_V_2_20_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 328 [1/2] (2.32ns)   --->   "%A_V_2_21_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_21, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 328 'load' 'A_V_2_21_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 329 [1/2] (2.32ns)   --->   "%A_V_2_22_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_22, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 329 'load' 'A_V_2_22_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 330 [1/2] (2.32ns)   --->   "%A_V_2_23_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_23, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 330 'load' 'A_V_2_23_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 331 [1/2] (2.32ns)   --->   "%A_V_2_24_load = load i8* getelementptr inbounds ([1 x i8]* @A_V_2_24, i64 0, i64 0), align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 331 'load' 'A_V_2_24_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 332 [1/1] (3.20ns)   --->   "%tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.25i8.i5(i8 %A_V_2_0_load, i8 %A_V_2_1_load, i8 %A_V_2_2_load, i8 %A_V_2_3_load, i8 %A_V_2_4_load, i8 %A_V_2_5_load, i8 %A_V_2_6_load, i8 %A_V_2_7_load, i8 %A_V_2_8_load, i8 %A_V_2_9_load, i8 %A_V_2_10_load, i8 %A_V_2_11_load, i8 %A_V_2_12_load, i8 %A_V_2_13_load, i8 %A_V_2_14_load, i8 %A_V_2_15_load, i8 %A_V_2_16_load, i8 %A_V_2_17_load, i8 %A_V_2_18_load, i8 %A_V_2_19_load, i8 %A_V_2_20_load, i8 %A_V_2_21_load, i8 %A_V_2_22_load, i8 %A_V_2_23_load, i8 %A_V_2_24_load, i5 %indvars_iv)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 332 'mux' 'tmp_65' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 333 [1/2] (2.32ns)   --->   "%B_V_2_0_load = load i8* %B_V_2_0_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 333 'load' 'B_V_2_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 334 [1/2] (2.32ns)   --->   "%B_V_2_1_load = load i8* %B_V_2_1_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 334 'load' 'B_V_2_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 335 [1/2] (2.32ns)   --->   "%B_V_2_2_load = load i8* %B_V_2_2_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 335 'load' 'B_V_2_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 336 [1/2] (2.32ns)   --->   "%B_V_2_3_load = load i8* %B_V_2_3_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 336 'load' 'B_V_2_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 337 [1/2] (2.32ns)   --->   "%B_V_2_4_load = load i8* %B_V_2_4_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 337 'load' 'B_V_2_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 338 [1/2] (2.32ns)   --->   "%B_V_2_5_load = load i8* %B_V_2_5_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 338 'load' 'B_V_2_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 339 [1/2] (2.32ns)   --->   "%B_V_2_6_load = load i8* %B_V_2_6_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 339 'load' 'B_V_2_6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 340 [1/2] (2.32ns)   --->   "%B_V_2_7_load = load i8* %B_V_2_7_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 340 'load' 'B_V_2_7_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 341 [1/2] (2.32ns)   --->   "%B_V_2_8_load = load i8* %B_V_2_8_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 341 'load' 'B_V_2_8_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 342 [1/2] (2.32ns)   --->   "%B_V_2_9_load = load i8* %B_V_2_9_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 342 'load' 'B_V_2_9_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 343 [1/2] (2.32ns)   --->   "%B_V_2_10_load = load i8* %B_V_2_10_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 343 'load' 'B_V_2_10_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 344 [1/2] (2.32ns)   --->   "%B_V_2_11_load = load i8* %B_V_2_11_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 344 'load' 'B_V_2_11_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 345 [1/2] (2.32ns)   --->   "%B_V_2_12_load = load i8* %B_V_2_12_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 345 'load' 'B_V_2_12_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 346 [1/2] (2.32ns)   --->   "%B_V_2_13_load = load i8* %B_V_2_13_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 346 'load' 'B_V_2_13_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 347 [1/2] (2.32ns)   --->   "%B_V_2_14_load = load i8* %B_V_2_14_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 347 'load' 'B_V_2_14_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 348 [1/2] (2.32ns)   --->   "%B_V_2_15_load = load i8* %B_V_2_15_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 348 'load' 'B_V_2_15_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 349 [1/2] (2.32ns)   --->   "%B_V_2_16_load = load i8* %B_V_2_16_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 349 'load' 'B_V_2_16_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 350 [1/2] (2.32ns)   --->   "%B_V_2_17_load = load i8* %B_V_2_17_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 350 'load' 'B_V_2_17_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 351 [1/2] (2.32ns)   --->   "%B_V_2_18_load = load i8* %B_V_2_18_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 351 'load' 'B_V_2_18_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 352 [1/2] (2.32ns)   --->   "%B_V_2_19_load = load i8* %B_V_2_19_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 352 'load' 'B_V_2_19_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 353 [1/2] (2.32ns)   --->   "%B_V_2_20_load = load i8* %B_V_2_20_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 353 'load' 'B_V_2_20_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 354 [1/2] (2.32ns)   --->   "%B_V_2_21_load = load i8* %B_V_2_21_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 354 'load' 'B_V_2_21_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 355 [1/2] (2.32ns)   --->   "%B_V_2_22_load = load i8* %B_V_2_22_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 355 'load' 'B_V_2_22_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 356 [1/2] (2.32ns)   --->   "%B_V_2_23_load = load i8* %B_V_2_23_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 356 'load' 'B_V_2_23_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 357 [1/2] (2.32ns)   --->   "%B_V_2_24_load = load i8* %B_V_2_24_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 357 'load' 'B_V_2_24_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_20 : Operation 358 [1/1] (3.20ns)   --->   "%tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.25i8.i5(i8 %B_V_2_0_load, i8 %B_V_2_1_load, i8 %B_V_2_2_load, i8 %B_V_2_3_load, i8 %B_V_2_4_load, i8 %B_V_2_5_load, i8 %B_V_2_6_load, i8 %B_V_2_7_load, i8 %B_V_2_8_load, i8 %B_V_2_9_load, i8 %B_V_2_10_load, i8 %B_V_2_11_load, i8 %B_V_2_12_load, i8 %B_V_2_13_load, i8 %B_V_2_14_load, i8 %B_V_2_15_load, i8 %B_V_2_16_load, i8 %B_V_2_17_load, i8 %B_V_2_18_load, i8 %B_V_2_19_load, i8 %B_V_2_20_load, i8 %B_V_2_21_load, i8 %B_V_2_22_load, i8 %B_V_2_23_load, i8 %B_V_2_24_load, i5 %indvars_iv)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 358 'mux' 'tmp_66' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 6.38>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str16) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128]   --->   Operation 359 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %tmp_65 to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 360 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %tmp_66 to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 361 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (3.36ns) (grouped into DSP with root node sum_V)   --->   "%ret_V = mul i16 %lhs_V, %rhs_V" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 362 'mul' 'ret_V' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 363 [1/1] (0.00ns) (grouped into DSP with root node sum_V)   --->   "%tmp_96_cast = sext i16 %ret_V to i20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 363 'sext' 'tmp_96_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_V = add i20 %p_0174_1, %tmp_96_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 364 'add' 'sum_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "br label %18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 14> <Delay = 6.74>
ST_22 : Operation 366 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str15, i32 %tmp_59)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:131]   --->   Operation 366 'specregionend' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_0174_1, i32 19)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 367 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_62 = sext i13 %tmp_61 to i25" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 368 'sext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 369 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i25 %tmp_62 to i26" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 369 'zext' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 370 [1/1] (2.34ns)   --->   "%p_neg_t = sub i26 0, %p_lshr_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 370 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_63 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %p_0174_1, i32 7, i32 19)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 371 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_64 = sext i13 %tmp_63 to i25" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 372 'sext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 373 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i25 %tmp_64 to i26" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 373 'zext' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 374 [1/1] (0.76ns)   --->   "%output_data = select i1 %tmp_75, i26 %p_neg_t, i26 %p_lshr_f_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 374 'select' 'output_data' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_V_81 = sext i26 %output_data to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 375 'sext' 'tmp_V_81' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_81)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:134]   --->   Operation 376 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_22 : Operation 377 [1/1] (0.00ns)   --->   "br label %15" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 377 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 8> <Delay = 8.51>
ST_23 : Operation 378 [1/1] (8.51ns)   --->   "%tmp_47 = mul i32 %tmp1, %tmp_V_64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:77]   --->   Operation 378 'mul' 'tmp_47' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 379 [1/1] (0.00ns)   --->   "store i32 %tmp_47, i32* @B_ROW_1, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:77]   --->   Operation 379 'store' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 380 [1/1] (1.76ns)   --->   "br label %.preheader323" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 380 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 9> <Delay = 6.04>
ST_24 : Operation 381 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %5 ]"   --->   Operation 381 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 382 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_54_mid2_v, %5 ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 382 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 383 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_5, %5 ]"   --->   Operation 383 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 384 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 384 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 385 [1/1] (2.47ns)   --->   "%tmp_49 = icmp ult i32 %i_cast, %tmp_V_70" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 385 'icmp' 'tmp_49' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 386 [1/1] (1.66ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten, -12"   --->   Operation 386 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 387 [1/1] (1.82ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten, 1"   --->   Operation 387 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit324.loopexit, label %.preheader323.preheader"   --->   Operation 388 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 389 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 389 'add' 'i_4' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 390 [1/1] (1.36ns)   --->   "%tmp_68 = icmp eq i5 %j, -7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 390 'icmp' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 391 [1/1] (1.21ns)   --->   "%j_mid2 = select i1 %tmp_68, i5 0, i5 %j" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 391 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i5 %i_4 to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 392 'zext' 'i_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 393 [1/1] (1.21ns)   --->   "%tmp_54_mid2_v = select i1 %tmp_68, i5 %i_4, i5 %i" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 393 'select' 'tmp_54_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 394 [1/1] (2.47ns)   --->   "%tmp_55_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_70" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 394 'icmp' 'tmp_55_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_55_mid2 = select i1 %tmp_68, i1 %tmp_55_mid1, i1 %tmp_49" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 395 'select' 'tmp_55_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %j_mid2 to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 396 'zext' 'j_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str42)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 397 'specregionbegin' 'tmp_51' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 398 [1/1] (2.47ns)   --->   "%tmp_52 = icmp ult i32 %j_cast, %tmp_47" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 398 'icmp' 'tmp_52' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 399 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_52, %tmp_55_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 399 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 400 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %3" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 400 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 401 [1/1] (1.42ns)   --->   "switch i5 %j_mid2, label %branch99 [
    i5 0, label %branch75
    i5 1, label %branch76
    i5 2, label %branch77
    i5 3, label %branch78
    i5 4, label %branch79
    i5 5, label %branch80
    i5 6, label %branch81
    i5 7, label %branch82
    i5 8, label %branch83
    i5 9, label %branch84
    i5 10, label %branch85
    i5 11, label %branch86
    i5 12, label %branch87
    i5 13, label %branch88
    i5 14, label %branch89
    i5 15, label %branch90
    i5 -16, label %branch91
    i5 -15, label %branch92
    i5 -14, label %branch93
    i5 -13, label %branch94
    i5 -12, label %branch95
    i5 -11, label %branch96
    i5 -10, label %branch97
    i5 -9, label %branch98
  ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 401 'switch' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 1.42>
ST_24 : Operation 402 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 402 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 23)> <Delay = 0.00>
ST_24 : Operation 403 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 403 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 22)> <Delay = 0.00>
ST_24 : Operation 404 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 404 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 21)> <Delay = 0.00>
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 405 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 20)> <Delay = 0.00>
ST_24 : Operation 406 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 406 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 19)> <Delay = 0.00>
ST_24 : Operation 407 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 407 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 18)> <Delay = 0.00>
ST_24 : Operation 408 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 408 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 17)> <Delay = 0.00>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 409 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 16)> <Delay = 0.00>
ST_24 : Operation 410 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 410 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 15)> <Delay = 0.00>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 411 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 14)> <Delay = 0.00>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 412 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 13)> <Delay = 0.00>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 413 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 12)> <Delay = 0.00>
ST_24 : Operation 414 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 414 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 11)> <Delay = 0.00>
ST_24 : Operation 415 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 415 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 10)> <Delay = 0.00>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 416 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 9)> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 417 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 8)> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 418 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 7)> <Delay = 0.00>
ST_24 : Operation 419 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 419 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 6)> <Delay = 0.00>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 420 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 5)> <Delay = 0.00>
ST_24 : Operation 421 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 421 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 4)> <Delay = 0.00>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 422 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 3)> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 423 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 2)> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 424 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 1)> <Delay = 0.00>
ST_24 : Operation 425 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 425 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 0)> <Delay = 0.00>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 426 'br' <Predicate = (!exitcond_flatten & !or_cond & j_mid2 == 31) | (!exitcond_flatten & !or_cond & j_mid2 == 30) | (!exitcond_flatten & !or_cond & j_mid2 == 29) | (!exitcond_flatten & !or_cond & j_mid2 == 28) | (!exitcond_flatten & !or_cond & j_mid2 == 27) | (!exitcond_flatten & !or_cond & j_mid2 == 26) | (!exitcond_flatten & !or_cond & j_mid2 == 25) | (!exitcond_flatten & !or_cond & j_mid2 == 24)> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (1.42ns)   --->   "switch i5 %j_mid2, label %branch74 [
    i5 0, label %branch50
    i5 1, label %branch51
    i5 2, label %branch52
    i5 3, label %branch53
    i5 4, label %branch54
    i5 5, label %branch55
    i5 6, label %branch56
    i5 7, label %branch57
    i5 8, label %branch58
    i5 9, label %branch59
    i5 10, label %branch60
    i5 11, label %branch61
    i5 12, label %branch62
    i5 13, label %branch63
    i5 14, label %branch64
    i5 15, label %branch65
    i5 -16, label %branch66
    i5 -15, label %branch67
    i5 -14, label %branch68
    i5 -13, label %branch69
    i5 -12, label %branch70
    i5 -11, label %branch71
    i5 -10, label %branch72
    i5 -9, label %branch73
  ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 427 'switch' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 428 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 23)> <Delay = 0.00>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 429 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 22)> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 430 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 21)> <Delay = 0.00>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 431 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 20)> <Delay = 0.00>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 432 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 19)> <Delay = 0.00>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 433 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 18)> <Delay = 0.00>
ST_24 : Operation 434 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 434 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 17)> <Delay = 0.00>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 435 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 16)> <Delay = 0.00>
ST_24 : Operation 436 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 436 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 15)> <Delay = 0.00>
ST_24 : Operation 437 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 437 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 14)> <Delay = 0.00>
ST_24 : Operation 438 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 438 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 13)> <Delay = 0.00>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 439 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 12)> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 440 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 11)> <Delay = 0.00>
ST_24 : Operation 441 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 441 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 10)> <Delay = 0.00>
ST_24 : Operation 442 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 442 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 9)> <Delay = 0.00>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 443 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 8)> <Delay = 0.00>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 444 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 7)> <Delay = 0.00>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 445 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 6)> <Delay = 0.00>
ST_24 : Operation 446 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 446 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 5)> <Delay = 0.00>
ST_24 : Operation 447 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 447 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 4)> <Delay = 0.00>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 448 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 3)> <Delay = 0.00>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 449 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 2)> <Delay = 0.00>
ST_24 : Operation 450 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 450 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 1)> <Delay = 0.00>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 451 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 0)> <Delay = 0.00>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 452 'br' <Predicate = (!exitcond_flatten & or_cond & j_mid2 == 31) | (!exitcond_flatten & or_cond & j_mid2 == 30) | (!exitcond_flatten & or_cond & j_mid2 == 29) | (!exitcond_flatten & or_cond & j_mid2 == 28) | (!exitcond_flatten & or_cond & j_mid2 == 27) | (!exitcond_flatten & or_cond & j_mid2 == 26) | (!exitcond_flatten & or_cond & j_mid2 == 25) | (!exitcond_flatten & or_cond & j_mid2 == 24)> <Delay = 0.00>
ST_24 : Operation 453 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str42, i32 %tmp_51)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:93]   --->   Operation 453 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 454 [1/1] (1.78ns)   --->   "%j_5 = add i5 %j_mid2, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 454 'add' 'j_5' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 455 [1/1] (0.00ns)   --->   "br label %.preheader323" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 455 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 25 <SV = 10> <Delay = 7.26>
ST_25 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_54_mid2 = zext i5 %tmp_54_mid2_v to i64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 456 'zext' 'tmp_54_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:83]   --->   Operation 457 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 458 [1/1] (0.00ns)   --->   "%B_V_2_23_addr_2 = getelementptr [20 x i8]* @B_V_2_23, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 458 'getelementptr' 'B_V_2_23_addr_2' <Predicate = (!or_cond & j_mid2 == 23)> <Delay = 0.00>
ST_25 : Operation 459 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_23_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 459 'store' <Predicate = (!or_cond & j_mid2 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 460 [1/1] (0.00ns)   --->   "%B_V_2_22_addr_2 = getelementptr [20 x i8]* @B_V_2_22, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 460 'getelementptr' 'B_V_2_22_addr_2' <Predicate = (!or_cond & j_mid2 == 22)> <Delay = 0.00>
ST_25 : Operation 461 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_22_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 461 'store' <Predicate = (!or_cond & j_mid2 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%B_V_2_21_addr_2 = getelementptr [20 x i8]* @B_V_2_21, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 462 'getelementptr' 'B_V_2_21_addr_2' <Predicate = (!or_cond & j_mid2 == 21)> <Delay = 0.00>
ST_25 : Operation 463 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_21_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 463 'store' <Predicate = (!or_cond & j_mid2 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 464 [1/1] (0.00ns)   --->   "%B_V_2_20_addr_2 = getelementptr [20 x i8]* @B_V_2_20, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 464 'getelementptr' 'B_V_2_20_addr_2' <Predicate = (!or_cond & j_mid2 == 20)> <Delay = 0.00>
ST_25 : Operation 465 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_20_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 465 'store' <Predicate = (!or_cond & j_mid2 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "%B_V_2_19_addr_2 = getelementptr [20 x i8]* @B_V_2_19, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 466 'getelementptr' 'B_V_2_19_addr_2' <Predicate = (!or_cond & j_mid2 == 19)> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_19_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 467 'store' <Predicate = (!or_cond & j_mid2 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 468 [1/1] (0.00ns)   --->   "%B_V_2_18_addr_2 = getelementptr [20 x i8]* @B_V_2_18, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 468 'getelementptr' 'B_V_2_18_addr_2' <Predicate = (!or_cond & j_mid2 == 18)> <Delay = 0.00>
ST_25 : Operation 469 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_18_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 469 'store' <Predicate = (!or_cond & j_mid2 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 470 [1/1] (0.00ns)   --->   "%B_V_2_17_addr_2 = getelementptr [20 x i8]* @B_V_2_17, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 470 'getelementptr' 'B_V_2_17_addr_2' <Predicate = (!or_cond & j_mid2 == 17)> <Delay = 0.00>
ST_25 : Operation 471 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_17_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 471 'store' <Predicate = (!or_cond & j_mid2 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%B_V_2_16_addr_2 = getelementptr [20 x i8]* @B_V_2_16, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 472 'getelementptr' 'B_V_2_16_addr_2' <Predicate = (!or_cond & j_mid2 == 16)> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_16_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 473 'store' <Predicate = (!or_cond & j_mid2 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 474 [1/1] (0.00ns)   --->   "%B_V_2_15_addr_2 = getelementptr [20 x i8]* @B_V_2_15, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 474 'getelementptr' 'B_V_2_15_addr_2' <Predicate = (!or_cond & j_mid2 == 15)> <Delay = 0.00>
ST_25 : Operation 475 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_15_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 475 'store' <Predicate = (!or_cond & j_mid2 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 476 [1/1] (0.00ns)   --->   "%B_V_2_14_addr_2 = getelementptr [20 x i8]* @B_V_2_14, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 476 'getelementptr' 'B_V_2_14_addr_2' <Predicate = (!or_cond & j_mid2 == 14)> <Delay = 0.00>
ST_25 : Operation 477 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_14_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 477 'store' <Predicate = (!or_cond & j_mid2 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%B_V_2_13_addr_2 = getelementptr [20 x i8]* @B_V_2_13, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 478 'getelementptr' 'B_V_2_13_addr_2' <Predicate = (!or_cond & j_mid2 == 13)> <Delay = 0.00>
ST_25 : Operation 479 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_13_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 479 'store' <Predicate = (!or_cond & j_mid2 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 480 [1/1] (0.00ns)   --->   "%B_V_2_12_addr_2 = getelementptr [20 x i8]* @B_V_2_12, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 480 'getelementptr' 'B_V_2_12_addr_2' <Predicate = (!or_cond & j_mid2 == 12)> <Delay = 0.00>
ST_25 : Operation 481 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_12_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 481 'store' <Predicate = (!or_cond & j_mid2 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 482 [1/1] (0.00ns)   --->   "%B_V_2_11_addr_2 = getelementptr [20 x i8]* @B_V_2_11, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 482 'getelementptr' 'B_V_2_11_addr_2' <Predicate = (!or_cond & j_mid2 == 11)> <Delay = 0.00>
ST_25 : Operation 483 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_11_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 483 'store' <Predicate = (!or_cond & j_mid2 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 484 [1/1] (0.00ns)   --->   "%B_V_2_10_addr_2 = getelementptr [20 x i8]* @B_V_2_10, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 484 'getelementptr' 'B_V_2_10_addr_2' <Predicate = (!or_cond & j_mid2 == 10)> <Delay = 0.00>
ST_25 : Operation 485 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_10_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 485 'store' <Predicate = (!or_cond & j_mid2 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 486 [1/1] (0.00ns)   --->   "%B_V_2_9_addr_2 = getelementptr [20 x i8]* @B_V_2_9, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 486 'getelementptr' 'B_V_2_9_addr_2' <Predicate = (!or_cond & j_mid2 == 9)> <Delay = 0.00>
ST_25 : Operation 487 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 487 'store' <Predicate = (!or_cond & j_mid2 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 488 [1/1] (0.00ns)   --->   "%B_V_2_8_addr_2 = getelementptr [20 x i8]* @B_V_2_8, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 488 'getelementptr' 'B_V_2_8_addr_2' <Predicate = (!or_cond & j_mid2 == 8)> <Delay = 0.00>
ST_25 : Operation 489 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 489 'store' <Predicate = (!or_cond & j_mid2 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%B_V_2_7_addr_2 = getelementptr [20 x i8]* @B_V_2_7, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 490 'getelementptr' 'B_V_2_7_addr_2' <Predicate = (!or_cond & j_mid2 == 7)> <Delay = 0.00>
ST_25 : Operation 491 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 491 'store' <Predicate = (!or_cond & j_mid2 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 492 [1/1] (0.00ns)   --->   "%B_V_2_6_addr_2 = getelementptr [20 x i8]* @B_V_2_6, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 492 'getelementptr' 'B_V_2_6_addr_2' <Predicate = (!or_cond & j_mid2 == 6)> <Delay = 0.00>
ST_25 : Operation 493 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 493 'store' <Predicate = (!or_cond & j_mid2 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 494 [1/1] (0.00ns)   --->   "%B_V_2_5_addr_2 = getelementptr [20 x i8]* @B_V_2_5, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 494 'getelementptr' 'B_V_2_5_addr_2' <Predicate = (!or_cond & j_mid2 == 5)> <Delay = 0.00>
ST_25 : Operation 495 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 495 'store' <Predicate = (!or_cond & j_mid2 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 496 [1/1] (0.00ns)   --->   "%B_V_2_4_addr_2 = getelementptr [20 x i8]* @B_V_2_4, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 496 'getelementptr' 'B_V_2_4_addr_2' <Predicate = (!or_cond & j_mid2 == 4)> <Delay = 0.00>
ST_25 : Operation 497 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 497 'store' <Predicate = (!or_cond & j_mid2 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 498 [1/1] (0.00ns)   --->   "%B_V_2_3_addr_2 = getelementptr [20 x i8]* @B_V_2_3, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 498 'getelementptr' 'B_V_2_3_addr_2' <Predicate = (!or_cond & j_mid2 == 3)> <Delay = 0.00>
ST_25 : Operation 499 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_3_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 499 'store' <Predicate = (!or_cond & j_mid2 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 500 [1/1] (0.00ns)   --->   "%B_V_2_2_addr_2 = getelementptr [20 x i8]* @B_V_2_2, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 500 'getelementptr' 'B_V_2_2_addr_2' <Predicate = (!or_cond & j_mid2 == 2)> <Delay = 0.00>
ST_25 : Operation 501 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_2_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 501 'store' <Predicate = (!or_cond & j_mid2 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 502 [1/1] (0.00ns)   --->   "%B_V_2_1_addr_2 = getelementptr [20 x i8]* @B_V_2_1, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 502 'getelementptr' 'B_V_2_1_addr_2' <Predicate = (!or_cond & j_mid2 == 1)> <Delay = 0.00>
ST_25 : Operation 503 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_1_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 503 'store' <Predicate = (!or_cond & j_mid2 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 504 [1/1] (0.00ns)   --->   "%B_V_2_0_addr_2 = getelementptr [20 x i8]* @B_V_2_0, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 504 'getelementptr' 'B_V_2_0_addr_2' <Predicate = (!or_cond & j_mid2 == 0)> <Delay = 0.00>
ST_25 : Operation 505 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 505 'store' <Predicate = (!or_cond & j_mid2 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 506 [1/1] (0.00ns)   --->   "%B_V_2_24_addr_2 = getelementptr [20 x i8]* @B_V_2_24, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 506 'getelementptr' 'B_V_2_24_addr_2' <Predicate = (!or_cond & j_mid2 == 31) | (!or_cond & j_mid2 == 30) | (!or_cond & j_mid2 == 29) | (!or_cond & j_mid2 == 28) | (!or_cond & j_mid2 == 27) | (!or_cond & j_mid2 == 26) | (!or_cond & j_mid2 == 25) | (!or_cond & j_mid2 == 24)> <Delay = 0.00>
ST_25 : Operation 507 [1/1] (2.32ns)   --->   "store i8 0, i8* %B_V_2_24_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 507 'store' <Predicate = (!or_cond & j_mid2 == 31) | (!or_cond & j_mid2 == 30) | (!or_cond & j_mid2 == 29) | (!or_cond & j_mid2 == 28) | (!or_cond & j_mid2 == 27) | (!or_cond & j_mid2 == 26) | (!or_cond & j_mid2 == 25) | (!or_cond & j_mid2 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 508 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 508 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_25 : Operation 509 [1/1] (3.63ns)   --->   "%tmp_V_78 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:85]   --->   Operation 509 'read' 'tmp_V_78' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i32 %tmp_V_78 to i8" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 510 'trunc' 'tmp_73' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 511 [1/1] (0.00ns)   --->   "%B_V_2_23_addr = getelementptr [20 x i8]* @B_V_2_23, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 511 'getelementptr' 'B_V_2_23_addr' <Predicate = (or_cond & j_mid2 == 23)> <Delay = 0.00>
ST_25 : Operation 512 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_23_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 512 'store' <Predicate = (or_cond & j_mid2 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 513 [1/1] (0.00ns)   --->   "%B_V_2_22_addr = getelementptr [20 x i8]* @B_V_2_22, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 513 'getelementptr' 'B_V_2_22_addr' <Predicate = (or_cond & j_mid2 == 22)> <Delay = 0.00>
ST_25 : Operation 514 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_22_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 514 'store' <Predicate = (or_cond & j_mid2 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 515 [1/1] (0.00ns)   --->   "%B_V_2_21_addr = getelementptr [20 x i8]* @B_V_2_21, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 515 'getelementptr' 'B_V_2_21_addr' <Predicate = (or_cond & j_mid2 == 21)> <Delay = 0.00>
ST_25 : Operation 516 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_21_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 516 'store' <Predicate = (or_cond & j_mid2 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 517 [1/1] (0.00ns)   --->   "%B_V_2_20_addr = getelementptr [20 x i8]* @B_V_2_20, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 517 'getelementptr' 'B_V_2_20_addr' <Predicate = (or_cond & j_mid2 == 20)> <Delay = 0.00>
ST_25 : Operation 518 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_20_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 518 'store' <Predicate = (or_cond & j_mid2 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 519 [1/1] (0.00ns)   --->   "%B_V_2_19_addr = getelementptr [20 x i8]* @B_V_2_19, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 519 'getelementptr' 'B_V_2_19_addr' <Predicate = (or_cond & j_mid2 == 19)> <Delay = 0.00>
ST_25 : Operation 520 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_19_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 520 'store' <Predicate = (or_cond & j_mid2 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 521 [1/1] (0.00ns)   --->   "%B_V_2_18_addr = getelementptr [20 x i8]* @B_V_2_18, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 521 'getelementptr' 'B_V_2_18_addr' <Predicate = (or_cond & j_mid2 == 18)> <Delay = 0.00>
ST_25 : Operation 522 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_18_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 522 'store' <Predicate = (or_cond & j_mid2 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 523 [1/1] (0.00ns)   --->   "%B_V_2_17_addr = getelementptr [20 x i8]* @B_V_2_17, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 523 'getelementptr' 'B_V_2_17_addr' <Predicate = (or_cond & j_mid2 == 17)> <Delay = 0.00>
ST_25 : Operation 524 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_17_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 524 'store' <Predicate = (or_cond & j_mid2 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 525 [1/1] (0.00ns)   --->   "%B_V_2_16_addr = getelementptr [20 x i8]* @B_V_2_16, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 525 'getelementptr' 'B_V_2_16_addr' <Predicate = (or_cond & j_mid2 == 16)> <Delay = 0.00>
ST_25 : Operation 526 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_16_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 526 'store' <Predicate = (or_cond & j_mid2 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 527 [1/1] (0.00ns)   --->   "%B_V_2_15_addr = getelementptr [20 x i8]* @B_V_2_15, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 527 'getelementptr' 'B_V_2_15_addr' <Predicate = (or_cond & j_mid2 == 15)> <Delay = 0.00>
ST_25 : Operation 528 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_15_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 528 'store' <Predicate = (or_cond & j_mid2 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 529 [1/1] (0.00ns)   --->   "%B_V_2_14_addr = getelementptr [20 x i8]* @B_V_2_14, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 529 'getelementptr' 'B_V_2_14_addr' <Predicate = (or_cond & j_mid2 == 14)> <Delay = 0.00>
ST_25 : Operation 530 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_14_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 530 'store' <Predicate = (or_cond & j_mid2 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 531 [1/1] (0.00ns)   --->   "%B_V_2_13_addr = getelementptr [20 x i8]* @B_V_2_13, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 531 'getelementptr' 'B_V_2_13_addr' <Predicate = (or_cond & j_mid2 == 13)> <Delay = 0.00>
ST_25 : Operation 532 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_13_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 532 'store' <Predicate = (or_cond & j_mid2 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 533 [1/1] (0.00ns)   --->   "%B_V_2_12_addr = getelementptr [20 x i8]* @B_V_2_12, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 533 'getelementptr' 'B_V_2_12_addr' <Predicate = (or_cond & j_mid2 == 12)> <Delay = 0.00>
ST_25 : Operation 534 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_12_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 534 'store' <Predicate = (or_cond & j_mid2 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 535 [1/1] (0.00ns)   --->   "%B_V_2_11_addr = getelementptr [20 x i8]* @B_V_2_11, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 535 'getelementptr' 'B_V_2_11_addr' <Predicate = (or_cond & j_mid2 == 11)> <Delay = 0.00>
ST_25 : Operation 536 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_11_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 536 'store' <Predicate = (or_cond & j_mid2 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 537 [1/1] (0.00ns)   --->   "%B_V_2_10_addr = getelementptr [20 x i8]* @B_V_2_10, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 537 'getelementptr' 'B_V_2_10_addr' <Predicate = (or_cond & j_mid2 == 10)> <Delay = 0.00>
ST_25 : Operation 538 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_10_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 538 'store' <Predicate = (or_cond & j_mid2 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 539 [1/1] (0.00ns)   --->   "%B_V_2_9_addr = getelementptr [20 x i8]* @B_V_2_9, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 539 'getelementptr' 'B_V_2_9_addr' <Predicate = (or_cond & j_mid2 == 9)> <Delay = 0.00>
ST_25 : Operation 540 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_9_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 540 'store' <Predicate = (or_cond & j_mid2 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 541 [1/1] (0.00ns)   --->   "%B_V_2_8_addr = getelementptr [20 x i8]* @B_V_2_8, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 541 'getelementptr' 'B_V_2_8_addr' <Predicate = (or_cond & j_mid2 == 8)> <Delay = 0.00>
ST_25 : Operation 542 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_8_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 542 'store' <Predicate = (or_cond & j_mid2 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 543 [1/1] (0.00ns)   --->   "%B_V_2_7_addr = getelementptr [20 x i8]* @B_V_2_7, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 543 'getelementptr' 'B_V_2_7_addr' <Predicate = (or_cond & j_mid2 == 7)> <Delay = 0.00>
ST_25 : Operation 544 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_7_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 544 'store' <Predicate = (or_cond & j_mid2 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 545 [1/1] (0.00ns)   --->   "%B_V_2_6_addr = getelementptr [20 x i8]* @B_V_2_6, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 545 'getelementptr' 'B_V_2_6_addr' <Predicate = (or_cond & j_mid2 == 6)> <Delay = 0.00>
ST_25 : Operation 546 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_6_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 546 'store' <Predicate = (or_cond & j_mid2 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 547 [1/1] (0.00ns)   --->   "%B_V_2_5_addr = getelementptr [20 x i8]* @B_V_2_5, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 547 'getelementptr' 'B_V_2_5_addr' <Predicate = (or_cond & j_mid2 == 5)> <Delay = 0.00>
ST_25 : Operation 548 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_5_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 548 'store' <Predicate = (or_cond & j_mid2 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 549 [1/1] (0.00ns)   --->   "%B_V_2_4_addr = getelementptr [20 x i8]* @B_V_2_4, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 549 'getelementptr' 'B_V_2_4_addr' <Predicate = (or_cond & j_mid2 == 4)> <Delay = 0.00>
ST_25 : Operation 550 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_4_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 550 'store' <Predicate = (or_cond & j_mid2 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 551 [1/1] (0.00ns)   --->   "%B_V_2_3_addr = getelementptr [20 x i8]* @B_V_2_3, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 551 'getelementptr' 'B_V_2_3_addr' <Predicate = (or_cond & j_mid2 == 3)> <Delay = 0.00>
ST_25 : Operation 552 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_3_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 552 'store' <Predicate = (or_cond & j_mid2 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 553 [1/1] (0.00ns)   --->   "%B_V_2_2_addr = getelementptr [20 x i8]* @B_V_2_2, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 553 'getelementptr' 'B_V_2_2_addr' <Predicate = (or_cond & j_mid2 == 2)> <Delay = 0.00>
ST_25 : Operation 554 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_2_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 554 'store' <Predicate = (or_cond & j_mid2 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 555 [1/1] (0.00ns)   --->   "%B_V_2_1_addr = getelementptr [20 x i8]* @B_V_2_1, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 555 'getelementptr' 'B_V_2_1_addr' <Predicate = (or_cond & j_mid2 == 1)> <Delay = 0.00>
ST_25 : Operation 556 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_1_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 556 'store' <Predicate = (or_cond & j_mid2 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 557 [1/1] (0.00ns)   --->   "%B_V_2_0_addr = getelementptr [20 x i8]* @B_V_2_0, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 557 'getelementptr' 'B_V_2_0_addr' <Predicate = (or_cond & j_mid2 == 0)> <Delay = 0.00>
ST_25 : Operation 558 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_0_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 558 'store' <Predicate = (or_cond & j_mid2 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 559 [1/1] (0.00ns)   --->   "%B_V_2_24_addr = getelementptr [20 x i8]* @B_V_2_24, i64 0, i64 %tmp_54_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 559 'getelementptr' 'B_V_2_24_addr' <Predicate = (or_cond & j_mid2 == 31) | (or_cond & j_mid2 == 30) | (or_cond & j_mid2 == 29) | (or_cond & j_mid2 == 28) | (or_cond & j_mid2 == 27) | (or_cond & j_mid2 == 26) | (or_cond & j_mid2 == 25) | (or_cond & j_mid2 == 24)> <Delay = 0.00>
ST_25 : Operation 560 [1/1] (2.32ns)   --->   "store i8 %tmp_73, i8* %B_V_2_24_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 560 'store' <Predicate = (or_cond & j_mid2 == 31) | (or_cond & j_mid2 == 30) | (or_cond & j_mid2 == 29) | (or_cond & j_mid2 == 28) | (or_cond & j_mid2 == 27) | (or_cond & j_mid2 == 26) | (or_cond & j_mid2 == 25) | (or_cond & j_mid2 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_25 : Operation 561 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_78)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:88]   --->   Operation 561 'write' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 562 [1/1] (0.00ns)   --->   "br label %5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 562 'br' <Predicate = (or_cond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:28) [36]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:30) [37]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:32) [38]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:34) [39]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:36) [40]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:38) [41]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:40) [42]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:42) [43]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:44) [44]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:46) [45]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:48) [46]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:50) [47]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:52) [48]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:54) [49]  (3.63 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147) [60]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('KER_bound', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147) [62]  (8.51 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151) [65]  (0 ns)
	'add' operation ('i', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151) [67]  (2.55 ns)

 <State 11>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:153) [72]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:154) [73]  (3.63 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 8.51ns
The critical path consists of the following:
	'load' operation ('OFMDim_current_1_loa', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:100) on static variable 'OFMDim_current_1' [86]  (0 ns)
	'mul' operation ('A_COL_ITER', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:100) [87]  (8.51 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_53', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104) [93]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 15>: 2.47ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107) [99]  (0 ns)
	'icmp' operation ('tmp_57', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:110) [109]  (2.47 ns)

 <State 16>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:111) [191]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112) of variable 'tmp_74', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112 on array 'A_V_2_3' [255]  (2.32 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ib') with incoming values : ('ib', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123) [279]  (1.77 ns)

 <State 18>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond9', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123) [280]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 19>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:128) [317]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 20>: 5.53ns
The critical path consists of the following:
	'load' operation ('A_V_2_0_load', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) on array 'A_V_2_0' [323]  (2.32 ns)
	'mux' operation ('tmp_65', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [348]  (3.21 ns)

 <State 21>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[379] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [377]  (3.36 ns)
	'add' operation of DSP[379] ('sum_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [379]  (3.02 ns)

 <State 22>: 6.74ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132) [389]  (2.34 ns)
	'select' operation ('output_data', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132) [393]  (0.766 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:134) [395]  (3.63 ns)

 <State 23>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_47', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:77) [409]  (8.51 ns)

 <State 24>: 6.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81) [416]  (0 ns)
	'icmp' operation ('tmp_68', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81) [424]  (1.36 ns)
	'select' operation ('j_mid2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81) [425]  (1.22 ns)
	'icmp' operation ('tmp_52', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84) [434]  (2.47 ns)
	'and' operation ('or_cond', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84) [435]  (0.993 ns)

 <State 25>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:85) [542]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:88) [646]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
