
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: RST_N (input port clocked by CLK)
Endpoint: _146_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock CLK (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  3.000000    3.000000 ^ input external delay
     1    0.004734    0.020810    0.012302    3.012302 ^ RST_N (in)
                                                         RST_N (net)
                      0.020810    0.000000    3.012302 ^ input1/A (sky130_fd_sc_hd__buf_1)
     2    0.008370    0.078770    0.082380    3.094682 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.078770    0.000074    3.094756 ^ fanout39/A (sky130_fd_sc_hd__buf_1)
     3    0.012477    0.113762    0.114973    3.209729 ^ fanout39/X (sky130_fd_sc_hd__buf_1)
                                                         net39 (net)
                      0.113763    0.000152    3.209881 ^ fanout38/A (sky130_fd_sc_hd__buf_1)
     4    0.014900    0.134368    0.131616    3.341497 ^ fanout38/X (sky130_fd_sc_hd__buf_1)
                                                         net38 (net)
                      0.134369    0.000313    3.341809 ^ _096_/A (sky130_fd_sc_hd__inv_2)
     1    0.003270    0.026537    0.013892    3.355702 v _096_/Y (sky130_fd_sc_hd__inv_2)
                                                         _064_ (net)
                      0.026537    0.000038    3.355740 v _097_/B (sky130_fd_sc_hd__nor4_1)
     1    0.002684    0.146428    0.156574    3.512314 ^ _097_/Y (sky130_fd_sc_hd__nor4_1)
                                                         _016_ (net)
                      0.146428    0.000030    3.512344 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001976    0.032656    0.382737    3.895081 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net68 (net)
                      0.032656    0.000008    3.895090 ^ _146_/D (sky130_fd_sc_hd__dfxtp_1)
                                              3.895090   data arrival time

                                 15.000000   15.000000   clock CLK (rise edge)
                                  0.000000   15.000000   clock source latency
     1    0.014698    0.054154    0.036648   15.036648 ^ CLK (in)
                                                         CLK (net)
                      0.054162    0.000000   15.036648 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.039045    0.044474    0.102917   15.139565 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_CLK (net)
                      0.044507    0.000892   15.140456 ^ clkbuf_2_1__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.026958    0.035951    0.093195   15.233651 ^ clkbuf_2_1__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_CLK (net)
                      0.035951    0.000094   15.233746 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000   14.983747   clock uncertainty
                                  0.000000   14.983747   clock reconvergence pessimism
                                 -0.028931   14.954817   library setup time
                                             14.954817   data required time
---------------------------------------------------------------------------------------------
                                             14.954817   data required time
                                             -3.895090   data arrival time
---------------------------------------------------------------------------------------------
                                             11.059727   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_0__f_CLK/X                       6      9     -3 (VIOLATED)
clkbuf_2_1__f_CLK/X                       6      9     -3 (VIOLATED)
clkbuf_2_3__f_CLK/X                       6      9     -3 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 _163__43/HI
 _164__44/HI
 _165__45/HI
 _166__46/HI
 _167__47/HI
 _168__48/HI
 _169__49/HI
 _170__50/HI
 _171__51/HI
 _172__52/HI
 _173__53/HI
 _174__54/HI
 _175__55/HI
 _176__56/HI
 _177__57/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 3
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 15 unconstrained endpoints.
  fp32_out[10]
  fp32_out[11]
  fp32_out[12]
  fp32_out[13]
  fp32_out[14]
  fp32_out[15]
  fp32_out[1]
  fp32_out[2]
  fp32_out[3]
  fp32_out[4]
  fp32_out[5]
  fp32_out[6]
  fp32_out[7]
  fp32_out[8]
  fp32_out[9]
