Loading plugins phase: Elapsed time ==> 0s.296ms
Initializing data phase: Elapsed time ==> 3s.042ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\psoc\i2c_test\i2ctest.cydsn\i2ctest.cyprj -d CY8C4245AXI-483 -s C:\psoc\i2c_test\i2ctest.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (UART_GPS_IntClock's accuracy range '461.538 kHz ? 2.000%, (452.308 kHz - 470.769 kHz)' is not within the specified tolerance range '460.800 kHz ? 2.000%, (451.584 kHz - 470.016 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\psoc\i2c_test\i2ctest.cydsn\i2ctest.cydwr (UART_GPS_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.347ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.124ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  i2ctest.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\i2c_test\i2ctest.cydsn\i2ctest.cyprj -dcpsoc3 i2ctest.v -verilog
======================================================================

======================================================================
Compiling:  i2ctest.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\i2c_test\i2ctest.cydsn\i2ctest.cyprj -dcpsoc3 i2ctest.v -verilog
======================================================================

======================================================================
Compiling:  i2ctest.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\i2c_test\i2ctest.cydsn\i2ctest.cyprj -dcpsoc3 -verilog i2ctest.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 14 18:55:26 2014


======================================================================
Compiling:  i2ctest.v
Program  :   vpp
Options  :    -yv2 -q10 i2ctest.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 14 18:55:26 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'i2ctest.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  i2ctest.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\i2c_test\i2ctest.cydsn\i2ctest.cyprj -dcpsoc3 -verilog i2ctest.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 14 18:55:26 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\psoc\i2c_test\i2ctest.cydsn\codegentemp\i2ctest.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\psoc\i2c_test\i2ctest.cydsn\codegentemp\i2ctest.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  i2ctest.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\i2c_test\i2ctest.cydsn\i2ctest.cyprj -dcpsoc3 -verilog i2ctest.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 14 18:55:27 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\psoc\i2c_test\i2ctest.cydsn\codegentemp\i2ctest.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\psoc\i2c_test\i2ctest.cydsn\codegentemp\i2ctest.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C_1:Net_682\
	\I2C_1:Net_427\
	Net_43
	\UART_PC:Net_452\
	\UART_PC:Net_682\
	\UART_PC:Net_427\
	Net_7
	\UART_GPS:BUART:reset_sr\
	Net_182
	Net_183
	\UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_178
	\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_GPS:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_GPS:BUART:sRX:MODULE_5:lt\
	\UART_GPS:BUART:sRX:MODULE_5:eq\
	\UART_GPS:BUART:sRX:MODULE_5:gt\
	\UART_GPS:BUART:sRX:MODULE_5:gte\
	\UART_GPS:BUART:sRX:MODULE_5:lte\


Deleted 34 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_1:Net_452\ to \I2C_1:Net_459\
Aliasing \I2C_1:Net_676\ to \I2C_1:Net_459\
Aliasing \I2C_1:Net_245\ to \I2C_1:Net_459\
Aliasing \I2C_1:Net_416\ to \I2C_1:Net_459\
Aliasing zero to \I2C_1:Net_459\
Aliasing one to \I2C_1:tmpOE__sda_net_0\
Aliasing \I2C_1:tmpOE__scl_net_0\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_PC:Net_459\ to \I2C_1:Net_459\
Aliasing \UART_PC:Net_676\ to \I2C_1:Net_459\
Aliasing \UART_PC:Net_245\ to \I2C_1:Net_459\
Aliasing \UART_PC:Net_416\ to \I2C_1:Net_459\
Aliasing \UART_PC:tmpOE__tx_net_0\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_PC:tmpOE__rx_net_0\ to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Tx_1_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Rx_1_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_GPS:BUART:tx_hd_send_break\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:HalfDuplexSend\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:FinalParityType_1\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:FinalParityType_0\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:FinalAddrMode_2\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:FinalAddrMode_1\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:FinalAddrMode_0\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:tx_ctrl_mark\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:tx_status_6\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:tx_status_5\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:tx_status_4\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:rx_count7_bit8_wire\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODIN2_1\ to \UART_GPS:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODIN2_0\ to \UART_GPS:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODIN3_1\ to \UART_GPS:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODIN3_0\ to \UART_GPS:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:rx_status_1\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_GPS:BUART:reset_reg\\D\ to \I2C_1:Net_459\
Aliasing \UART_GPS:BUART:rx_break_status\\D\ to \I2C_1:Net_459\
Removing Lhs of wire \I2C_1:Net_652\[3] = \I2C_1:Net_459\[2]
Removing Lhs of wire \I2C_1:Net_452\[4] = \I2C_1:Net_459\[2]
Removing Lhs of wire \I2C_1:Net_676\[5] = \I2C_1:Net_459\[2]
Removing Lhs of wire \I2C_1:Net_245\[6] = \I2C_1:Net_459\[2]
Removing Lhs of wire \I2C_1:Net_416\[7] = \I2C_1:Net_459\[2]
Removing Lhs of wire \I2C_1:Net_654\[8] = \I2C_1:Net_459\[2]
Removing Lhs of wire \I2C_1:Net_655\[11] = \I2C_1:Net_284\[1]
Removing Lhs of wire \I2C_1:Net_653\[12] = \I2C_1:Net_459\[2]
Removing Lhs of wire \I2C_1:Net_651\[13] = \I2C_1:Net_459\[2]
Removing Lhs of wire \I2C_1:Net_663\[14] = \I2C_1:Net_459\[2]
Removing Rhs of wire zero[17] = \I2C_1:Net_459\[2]
Removing Rhs of wire one[21] = \I2C_1:tmpOE__sda_net_0\[16]
Removing Lhs of wire \I2C_1:tmpOE__scl_net_0\[24] = one[21]
Removing Lhs of wire \UART_PC:Net_459\[44] = zero[17]
Removing Lhs of wire \UART_PC:Net_652\[45] = zero[17]
Removing Lhs of wire \UART_PC:Net_676\[47] = zero[17]
Removing Lhs of wire \UART_PC:Net_245\[48] = zero[17]
Removing Lhs of wire \UART_PC:Net_416\[49] = zero[17]
Removing Rhs of wire \UART_PC:Net_654\[50] = \UART_PC:Net_379\[51]
Removing Lhs of wire \UART_PC:Net_655\[54] = \UART_PC:Net_284\[43]
Removing Lhs of wire \UART_PC:Net_653\[55] = zero[17]
Removing Lhs of wire \UART_PC:Net_651\[56] = zero[17]
Removing Lhs of wire \UART_PC:Net_663\[57] = zero[17]
Removing Lhs of wire \UART_PC:tmpOE__tx_net_0\[59] = one[21]
Removing Lhs of wire \UART_PC:tmpOE__rx_net_0\[68] = one[21]
Removing Lhs of wire tmpOE__Tx_1_net_0[84] = one[21]
Removing Lhs of wire tmpOE__Rx_1_net_0[91] = one[21]
Removing Lhs of wire \UART_GPS:Net_61\[98] = \UART_GPS:Net_9\[97]
Removing Lhs of wire \UART_GPS:BUART:tx_hd_send_break\[102] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:HalfDuplexSend\[103] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:FinalParityType_1\[104] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:FinalParityType_0\[105] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_2\[106] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_1\[107] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_0\[108] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:tx_ctrl_mark\[109] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:reset_reg_dp\[110] = \UART_GPS:BUART:reset_reg\[101]
Removing Lhs of wire \UART_GPS:BUART:tx_status_6\[170] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:tx_status_5\[171] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:tx_status_4\[172] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:tx_status_1\[174] = \UART_GPS:BUART:tx_fifo_empty\[135]
Removing Lhs of wire \UART_GPS:BUART:tx_status_3\[176] = \UART_GPS:BUART:tx_fifo_notfull\[134]
Removing Lhs of wire \UART_GPS:BUART:rx_count7_bit8_wire\[235] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[242] = \UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[253]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[244] = \UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[254]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[245] = \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[270]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[246] = \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[284]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[247] = \UART_GPS:BUART:sRX:s23Poll:MODIN1_1\[248]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODIN1_1\[248] = \UART_GPS:BUART:pollcount_1\[241]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[249] = \UART_GPS:BUART:sRX:s23Poll:MODIN1_0\[250]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODIN1_0\[250] = \UART_GPS:BUART:pollcount_0\[243]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[256] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[257] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[258] = \UART_GPS:BUART:pollcount_1\[241]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODIN2_1\[259] = \UART_GPS:BUART:pollcount_1\[241]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[260] = \UART_GPS:BUART:pollcount_0\[243]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODIN2_0\[261] = \UART_GPS:BUART:pollcount_0\[243]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[262] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[263] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[264] = \UART_GPS:BUART:pollcount_1\[241]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[265] = \UART_GPS:BUART:pollcount_0\[243]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[266] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[267] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[272] = \UART_GPS:BUART:pollcount_1\[241]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODIN3_1\[273] = \UART_GPS:BUART:pollcount_1\[241]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[274] = \UART_GPS:BUART:pollcount_0\[243]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODIN3_0\[275] = \UART_GPS:BUART:pollcount_0\[243]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[276] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[277] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[278] = \UART_GPS:BUART:pollcount_1\[241]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[279] = \UART_GPS:BUART:pollcount_0\[243]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[280] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[281] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:rx_status_1\[288] = zero[17]
Removing Rhs of wire \UART_GPS:BUART:rx_status_2\[289] = \UART_GPS:BUART:rx_parity_error_status\[290]
Removing Rhs of wire \UART_GPS:BUART:rx_status_3\[291] = \UART_GPS:BUART:rx_stop_bit_error\[292]
Removing Lhs of wire \UART_GPS:BUART:sRX:cmp_vv_vv_MODGEN_4\[302] = \UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_0\[351]
Removing Lhs of wire \UART_GPS:BUART:sRX:cmp_vv_vv_MODGEN_5\[306] = \UART_GPS:BUART:sRX:MODULE_5:g1:a0:xneq\[373]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_6\[307] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_5\[308] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_4\[309] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_3\[310] = \UART_GPS:BUART:sRX:MODIN4_6\[311]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODIN4_6\[311] = \UART_GPS:BUART:rx_count_6\[230]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_2\[312] = \UART_GPS:BUART:sRX:MODIN4_5\[313]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODIN4_5\[313] = \UART_GPS:BUART:rx_count_5\[231]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_1\[314] = \UART_GPS:BUART:sRX:MODIN4_4\[315]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODIN4_4\[315] = \UART_GPS:BUART:rx_count_4\[232]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newa_0\[316] = \UART_GPS:BUART:sRX:MODIN4_3\[317]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODIN4_3\[317] = \UART_GPS:BUART:rx_count_3\[233]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_6\[318] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_5\[319] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_4\[320] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_3\[321] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_2\[322] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_1\[323] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:newb_0\[324] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:dataa_6\[325] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:dataa_5\[326] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:dataa_4\[327] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:dataa_3\[328] = \UART_GPS:BUART:rx_count_6\[230]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:dataa_2\[329] = \UART_GPS:BUART:rx_count_5\[231]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:dataa_1\[330] = \UART_GPS:BUART:rx_count_4\[232]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:dataa_0\[331] = \UART_GPS:BUART:rx_count_3\[233]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:datab_6\[332] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:datab_5\[333] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:datab_4\[334] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:datab_3\[335] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:datab_2\[336] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:datab_1\[337] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_4:g2:a0:datab_0\[338] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_5:g1:a0:newa_0\[353] = \UART_GPS:BUART:rx_postpoll\[189]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_5:g1:a0:newb_0\[354] = \UART_GPS:BUART:rx_parity_bit\[305]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_5:g1:a0:dataa_0\[355] = \UART_GPS:BUART:rx_postpoll\[189]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_5:g1:a0:datab_0\[356] = \UART_GPS:BUART:rx_parity_bit\[305]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[357] = \UART_GPS:BUART:rx_postpoll\[189]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[358] = \UART_GPS:BUART:rx_parity_bit\[305]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[360] = one[21]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[361] = \UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[359]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[362] = \UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[359]
Removing Lhs of wire \UART_GPS:BUART:reset_reg\\D\[383] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:tx_bitclk\\D\[388] = \UART_GPS:BUART:tx_bitclk_enable_pre\[121]
Removing Lhs of wire \UART_GPS:BUART:rx_bitclk\\D\[398] = \UART_GPS:BUART:rx_bitclk_pre\[224]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_error_pre\\D\[407] = \UART_GPS:BUART:rx_parity_error_pre\[300]
Removing Lhs of wire \UART_GPS:BUART:rx_break_status\\D\[408] = zero[17]

------------------------------------------------------
Aliased 0 equations, 124 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:counter_load\' (cost = 3):
\UART_GPS:BUART:counter_load\ <= ((not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_0\ and \UART_GPS:BUART:tx_bitclk\)
	OR (not \UART_GPS:BUART:tx_state_1\ and not \UART_GPS:BUART:tx_state_0\ and not \UART_GPS:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:tx_counter_tc\' (cost = 0):
\UART_GPS:BUART:tx_counter_tc\ <= (not \UART_GPS:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_addressmatch\' (cost = 0):
\UART_GPS:BUART:rx_addressmatch\ <= (\UART_GPS:BUART:rx_addressmatch2\
	OR \UART_GPS:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_bitclk_pre\' (cost = 1):
\UART_GPS:BUART:rx_bitclk_pre\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_GPS:BUART:rx_bitclk_pre16x\ <= ((not \UART_GPS:BUART:rx_count_2\ and \UART_GPS:BUART:rx_count_1\ and \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_poll_bit1\' (cost = 1):
\UART_GPS:BUART:rx_poll_bit1\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_poll_bit2\' (cost = 1):
\UART_GPS:BUART:rx_poll_bit2\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:pollingrange\' (cost = 4):
\UART_GPS:BUART:pollingrange\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_GPS:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_GPS:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_GPS:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_GPS:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_GPS:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_GPS:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_4\)
	OR (not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_GPS:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_GPS:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_4\)
	OR (not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_GPS:BUART:pollcount_1\ and not \UART_GPS:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_GPS:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_GPS:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_GPS:BUART:pollcount_0\ and \UART_GPS:BUART:pollcount_1\)
	OR (not \UART_GPS:BUART:pollcount_1\ and \UART_GPS:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_postpoll\' (cost = 72):
\UART_GPS:BUART:rx_postpoll\ <= (\UART_GPS:BUART:pollcount_1\
	OR (Net_159 and \UART_GPS:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_159 and not \UART_GPS:BUART:pollcount_1\ and not \UART_GPS:BUART:rx_parity_bit\)
	OR (not \UART_GPS:BUART:pollcount_1\ and not \UART_GPS:BUART:pollcount_0\ and not \UART_GPS:BUART:rx_parity_bit\)
	OR (\UART_GPS:BUART:pollcount_1\ and \UART_GPS:BUART:rx_parity_bit\)
	OR (Net_159 and \UART_GPS:BUART:pollcount_0\ and \UART_GPS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_GPS:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_159 and not \UART_GPS:BUART:pollcount_1\ and not \UART_GPS:BUART:rx_parity_bit\)
	OR (not \UART_GPS:BUART:pollcount_1\ and not \UART_GPS:BUART:pollcount_0\ and not \UART_GPS:BUART:rx_parity_bit\)
	OR (\UART_GPS:BUART:pollcount_1\ and \UART_GPS:BUART:rx_parity_bit\)
	OR (Net_159 and \UART_GPS:BUART:pollcount_0\ and \UART_GPS:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_GPS:BUART:rx_status_0\ to zero
Aliasing \UART_GPS:BUART:rx_status_6\ to zero
Aliasing \UART_GPS:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_GPS:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_GPS:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_GPS:BUART:rx_bitclk_enable\[188] = \UART_GPS:BUART:rx_bitclk\[236]
Removing Lhs of wire \UART_GPS:BUART:rx_status_0\[286] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:rx_status_6\[295] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:tx_ctrl_mark_last\\D\[390] = \UART_GPS:BUART:tx_ctrl_mark_last\[179]
Removing Lhs of wire \UART_GPS:BUART:rx_markspace_status\\D\[402] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_error_status\\D\[403] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:rx_addr_match_status\\D\[405] = zero[17]
Removing Lhs of wire \UART_GPS:BUART:rx_markspace_pre\\D\[406] = \UART_GPS:BUART:rx_markspace_pre\[299]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_bit\\D\[411] = \UART_GPS:BUART:rx_parity_bit\[305]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_GPS:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_GPS:BUART:rx_parity_bit\ and Net_159 and \UART_GPS:BUART:pollcount_0\)
	OR (not \UART_GPS:BUART:pollcount_1\ and not \UART_GPS:BUART:pollcount_0\ and \UART_GPS:BUART:rx_parity_bit\)
	OR (not Net_159 and not \UART_GPS:BUART:pollcount_1\ and \UART_GPS:BUART:rx_parity_bit\)
	OR (not \UART_GPS:BUART:rx_parity_bit\ and \UART_GPS:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\i2c_test\i2ctest.cydsn\i2ctest.cyprj -dcpsoc3 i2ctest.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.466ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Tuesday, 14 October 2014 18:55:28
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\i2c_test\i2ctest.cydsn\i2ctest.cyprj -d CY8C4245AXI-483 i2ctest.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_GPS:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_179:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_179D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'I2C_1_SCBCLK'. Signal=\I2C_1:Net_284_ff2\
    Digital Clock 0: Automatic-assigning  clock 'UART_GPS_IntClock'. Fanout=1, Signal=\UART_GPS:Net_9_digital\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_PC_SCBCLK'. Signal=\UART_PC:Net_284_ff3\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_GPS:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\UART_GPS:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_GPS:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_GPS:BUART:tx_parity_bit\, Duplicate of \UART_GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_GPS:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_GPS:BUART:tx_mark\, Duplicate of \UART_GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_GPS:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_mark\ (fanout=0)

    Removing \UART_GPS:BUART:tx_ctrl_mark_last\, Duplicate of \UART_GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_GPS:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_GPS:BUART:rx_state_1\, Duplicate of \UART_GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_GPS:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_state_1\ (fanout=8)

    Removing \UART_GPS:BUART:rx_parity_error_pre\, Duplicate of \UART_GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_GPS:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_GPS:BUART:rx_parity_bit\, Duplicate of \UART_GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_GPS:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_GPS:BUART:rx_markspace_pre\, Duplicate of \UART_GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_GPS:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_159 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_154 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, I2CWKUP_SCL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:scl(0)\__PA ,
            fb => \I2C_1:Net_580\ ,
            pad => \I2C_1:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, I2CWKUP_SDA
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:sda(0)\__PA ,
            fb => \I2C_1:Net_581\ ,
            pad => \I2C_1:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_PC:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_PC:rx(0)\__PA ,
            fb => \UART_PC:Net_654\ ,
            pad => \UART_PC:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_PC:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_PC:tx(0)\__PA ,
            input => \UART_PC:Net_656\ ,
            pad => \UART_PC:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_154, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:txn\
        );
        Output = Net_154 (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * \UART_GPS:BUART:pollcount_0\
            + Net_159 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * !\UART_GPS:BUART:pollcount_0\
        );
        Output = \UART_GPS:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_GPS:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * \UART_GPS:BUART:pollcount_1\
            + Net_159 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * !\UART_GPS:BUART:pollcount_1\ * 
              \UART_GPS:BUART:pollcount_0\
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              \UART_GPS:BUART:pollcount_1\ * !\UART_GPS:BUART:pollcount_0\
        );
        Output = \UART_GPS:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_GPS:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !\UART_GPS:BUART:rx_count_0\
        );
        Output = \UART_GPS:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_GPS:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_159
        );
        Output = \UART_GPS:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_GPS:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_159 * \UART_GPS:BUART:pollcount_0\
            + \UART_GPS:BUART:pollcount_1\
        );
        Output = \UART_GPS:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:pollcount_1\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:pollcount_1\ * !\UART_GPS:BUART:pollcount_0\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_state_0\ * 
              !\UART_GPS:BUART:rx_state_3\ * !\UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\ * 
              \UART_GPS:BUART:rx_last\
            + !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GPS:BUART:rx_state_0\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:pollcount_1\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:pollcount_1\ * 
              !\UART_GPS:BUART:pollcount_0\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_load_fifo\ * \UART_GPS:BUART:rx_fifofull\
        );
        Output = \UART_GPS:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_fifonotempty\ * 
              \UART_GPS:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GPS:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_bitclk_dp\
        );
        Output = \UART_GPS:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_GPS:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_bitclk_dp\
        );
        Output = \UART_GPS:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\ * !\UART_GPS:BUART:tx_counter_dp\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_state_2\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\ * !\UART_GPS:BUART:tx_counter_dp\
        );
        Output = \UART_GPS:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_GPS:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_fifo_notfull\
        );
        Output = \UART_GPS:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_1\ * 
              !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\ * \UART_GPS:BUART:tx_counter_dp\
        );
        Output = \UART_GPS:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_GPS:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_GPS:Net_9_digital\ ,
            cs_addr_2 => \UART_GPS:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_GPS:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\ ,
            route_si => \UART_GPS:BUART:rx_postpoll\ ,
            f0_load => \UART_GPS:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_GPS:Net_9_digital\ ,
            cs_addr_2 => \UART_GPS:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_GPS:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_GPS:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_GPS:Net_9_digital\ ,
            cs_addr_0 => \UART_GPS:BUART:counter_load_not\ ,
            cl0_comb => \UART_GPS:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_GPS:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_GPS:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_GPS:Net_9_digital\ ,
            status_5 => \UART_GPS:BUART:rx_status_5\ ,
            status_4 => \UART_GPS:BUART:rx_status_4\ ,
            status_3 => \UART_GPS:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_GPS:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_GPS:Net_9_digital\ ,
            status_3 => \UART_GPS:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_GPS:BUART:tx_status_2\ ,
            status_1 => \UART_GPS:BUART:tx_fifo_empty\ ,
            status_0 => \UART_GPS:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_GPS:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_GPS:Net_9_digital\ ,
            load => \UART_GPS:BUART:rx_counter_load\ ,
            count_6 => \UART_GPS:BUART:rx_count_6\ ,
            count_5 => \UART_GPS:BUART:rx_count_5\ ,
            count_4 => \UART_GPS:BUART:rx_count_4\ ,
            count_3 => \UART_GPS:BUART:rx_count_3\ ,
            count_2 => \UART_GPS:BUART:rx_count_2\ ,
            count_1 => \UART_GPS:BUART:rx_count_1\ ,
            count_0 => \UART_GPS:BUART:rx_count_0\ ,
            tc => \UART_GPS:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    3 :    4 :  25.00%
Pins                          :    8 :   28 :   36 :  22.22%
UDB Macrocells                :   25 :    7 :   32 :  78.13%
UDB Unique Pterms             :   42 :   22 :   64 :  65.63%
UDB Total Pterms              :   52 :      :      : 
UDB Datapath Cells            :    3 :    1 :    4 :  75.00%
UDB Status Cells              :    2 :    2 :    4 :  50.00%
            StatusI Registers :    2 
UDB Control Cells             :    1 :    3 :    4 :  25.00%
                 Count7 Cells :    1 
Interrupts                    :    1 :   31 :   32 :   3.13%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    2 :    0 :    2 : 100.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.201ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0216601s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0004713 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.50
                   Pterms :            5.75
               Macrocells :            3.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 117, final cost is 117 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.50 :       6.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_load_fifo\ * \UART_GPS:BUART:rx_fifofull\
        );
        Output = \UART_GPS:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_fifonotempty\ * 
              \UART_GPS:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GPS:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_fifo_notfull\
        );
        Output = \UART_GPS:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_154, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:txn\
        );
        Output = Net_154 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_159
        );
        Output = \UART_GPS:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_GPS:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_GPS:Net_9_digital\ ,
        status_5 => \UART_GPS:BUART:rx_status_5\ ,
        status_4 => \UART_GPS:BUART:rx_status_4\ ,
        status_3 => \UART_GPS:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_1\ * 
              !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\ * \UART_GPS:BUART:tx_counter_dp\
        );
        Output = \UART_GPS:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_state_2\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\ * !\UART_GPS:BUART:tx_counter_dp\
        );
        Output = \UART_GPS:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\ * !\UART_GPS:BUART:tx_counter_dp\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_GPS:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_GPS:Net_9_digital\ ,
        cs_addr_2 => \UART_GPS:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_GPS:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_GPS:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_GPS:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_GPS:Net_9_digital\ ,
        status_3 => \UART_GPS:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_GPS:BUART:tx_status_2\ ,
        status_1 => \UART_GPS:BUART:tx_fifo_empty\ ,
        status_0 => \UART_GPS:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:pollcount_1\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:pollcount_1\ * !\UART_GPS:BUART:pollcount_0\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:pollcount_1\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:pollcount_1\ * 
              !\UART_GPS:BUART:pollcount_0\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_state_0\ * 
              !\UART_GPS:BUART:rx_state_3\ * !\UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\ * 
              \UART_GPS:BUART:rx_last\
            + !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\ * 
              !\UART_GPS:BUART:rx_address_detected\
            + \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GPS:BUART:rx_state_0\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * 
              !\UART_GPS:BUART:rx_address_detected\
        );
        Output = \UART_GPS:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_GPS:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_GPS:Net_9_digital\ ,
        cs_addr_2 => \UART_GPS:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_GPS:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\ ,
        route_si => \UART_GPS:BUART:rx_postpoll\ ,
        f0_load => \UART_GPS:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * \UART_GPS:BUART:pollcount_1\
            + Net_159 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * !\UART_GPS:BUART:pollcount_1\ * 
              \UART_GPS:BUART:pollcount_0\
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              \UART_GPS:BUART:pollcount_1\ * !\UART_GPS:BUART:pollcount_0\
        );
        Output = \UART_GPS:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_159 * \UART_GPS:BUART:pollcount_0\
            + \UART_GPS:BUART:pollcount_1\
        );
        Output = \UART_GPS:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_159 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * \UART_GPS:BUART:pollcount_0\
            + Net_159 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * !\UART_GPS:BUART:pollcount_0\
        );
        Output = \UART_GPS:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !\UART_GPS:BUART:rx_count_0\
        );
        Output = \UART_GPS:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_bitclk_dp\
        );
        Output = \UART_GPS:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_bitclk_dp\
        );
        Output = \UART_GPS:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_GPS:Net_9_digital\ ,
        cs_addr_0 => \UART_GPS:BUART:counter_load_not\ ,
        cl0_comb => \UART_GPS:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_GPS:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_GPS:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_GPS:Net_9_digital\ ,
        load => \UART_GPS:BUART:rx_counter_load\ ,
        count_6 => \UART_GPS:BUART:rx_count_6\ ,
        count_5 => \UART_GPS:BUART:rx_count_5\ ,
        count_4 => \UART_GPS:BUART:rx_count_4\ ,
        count_3 => \UART_GPS:BUART:rx_count_3\ ,
        count_2 => \UART_GPS:BUART:rx_count_2\ ,
        count_1 => \UART_GPS:BUART:rx_count_1\ ,
        count_0 => \UART_GPS:BUART:rx_count_0\ ,
        tc => \UART_GPS:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \UART_PC:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_PC:rx(0)\__PA ,
        fb => \UART_PC:Net_654\ ,
        pad => \UART_PC:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_PC:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_PC:tx(0)\__PA ,
        input => \UART_PC:Net_656\ ,
        pad => \UART_PC:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_159 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_154 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, I2CWKUP_SCL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:scl(0)\__PA ,
        fb => \I2C_1:Net_580\ ,
        pad => \I2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, I2CWKUP_SDA
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:sda(0)\__PA ,
        fb => \I2C_1:Net_581\ ,
        pad => \I2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_2 => \I2C_1:Net_284_ff2\ ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_3 => \UART_PC:Net_284_ff3\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\I2C_1:SCB\
        PORT MAP (
            clock => \I2C_1:Net_284_ff2\ ,
            interrupt => Net_44 ,
            tx => \I2C_1:Net_656\ ,
            mosi_m => \I2C_1:Net_660\ ,
            select_m_3 => \I2C_1:ss_3\ ,
            select_m_2 => \I2C_1:ss_2\ ,
            select_m_1 => \I2C_1:ss_1\ ,
            select_m_0 => \I2C_1:ss_0\ ,
            sclk_m => \I2C_1:Net_687\ ,
            miso_s => \I2C_1:Net_703\ ,
            scl => \I2C_1:Net_580\ ,
            sda => \I2C_1:Net_581\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    Scb Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\UART_PC:SCB\
        PORT MAP (
            clock => \UART_PC:Net_284_ff3\ ,
            interrupt => Net_8 ,
            rx => \UART_PC:Net_654\ ,
            tx => \UART_PC:Net_656\ ,
            mosi_m => \UART_PC:Net_660\ ,
            select_m_3 => \UART_PC:ss_3\ ,
            select_m_2 => \UART_PC:ss_2\ ,
            select_m_1 => \UART_PC:ss_1\ ,
            select_m_0 => \UART_PC:ss_0\ ,
            sclk_m => \UART_PC:Net_687\ ,
            miso_s => \UART_PC:Net_703\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: empty
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: empty
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \UART_GPS:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+----------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL | \UART_PC:rx(0)\ | FB(\UART_PC:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT | \UART_PC:tx(0)\ | In(\UART_PC:Net_656\)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   2 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_159)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_154)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |  \I2C_1:scl(0)\ | FB(\I2C_1:Net_580\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |  \I2C_1:sda(0)\ | FB(\I2C_1:Net_581\)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.780ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.686ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in i2ctest_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.666ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.728ms
API generation phase: Elapsed time ==> 1s.497ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.031ms
