TRACE::2020-10-28.21:41:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.21:41:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-10-28.21:41:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-28.21:41:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2020-10-28.21:41:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2020-10-28.21:41:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.21:41:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.21:41:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.21:41:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.21:41:22::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:22::SCWMssOS::mss does not exists at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:22::SCWMssOS::Creating sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:22::SCWMssOS::Adding the swdes entry, created swdb C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:22::SCWMssOS::updating the scw layer changes to swdes at   C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:22::SCWMssOS::Writing mss at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:22::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:41:22::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-28.21:41:22::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-28.21:41:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||

TRACE::2020-10-28.21:41:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||

TRACE::2020-10-28.21:41:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||

TRACE::2020-10-28.21:41:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.21:41:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||

TRACE::2020-10-28.21:41:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:23::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:41:23::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-10-28.21:41:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-10-28.21:41:25::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.21:41:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-10-28.21:41:25::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.21:41:25::SCWSystem::Not a boot domain 
LOG::2020-10-28.21:41:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.21:41:25::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.21:41:25::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.21:41:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-10-28.21:41:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-10-28.21:41:25::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||

KEYINFO::2020-10-28.21:41:25::SCWMssOS::Could not open the swdb for C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-28.21:41:25::SCWMssOS::Could not open the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-28.21:41:25::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.21:41:25::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:41:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:41:25::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:41:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.21:41:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.21:41:25::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-28.21:41:25::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-28.21:41:25::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.21:41:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.21:41:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-28.21:41:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-28.21:41:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.21:41:25::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-10-28.21:41:25::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-10-28.21:41:25::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.21:41:25::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-10-28.21:41:25::SCWSystem::dir created 
TRACE::2020-10-28.21:41:25::SCWSystem::Writing the bif 
TRACE::2020-10-28.21:41:25::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.21:41:25::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.21:41:25::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7a9778c26ab2f89bdfab3507924d490d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.21:41:25::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7a9778c26ab2f89bdfab3507924d490d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7a9778c26ab2f89bdfab3507924d490d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-28.21:41:26::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-10-28.21:41:26::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.21:41:26::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-10-28.21:41:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.21:41:26::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.21:41:26::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.21:41:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-10-28.21:41:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-10-28.21:41:26::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:41:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.21:41:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.21:41:26::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-28.21:41:26::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-28.21:41:26::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.21:41:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.21:41:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-28.21:41:26::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-28.21:41:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.21:41:26::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-10-28.21:41:26::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-10-28.21:41:26::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.21:41:26::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-10-28.21:41:26::SCWSystem::dir created 
TRACE::2020-10-28.21:41:26::SCWSystem::Writing the bif 
TRACE::2020-10-28.21:41:26::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.21:41:26::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.21:41:26::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7a9778c26ab2f89bdfab3507924d490d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.21:41:26::SCWPlatform::updated the xpfm file.
LOG::2020-10-28.21:41:48::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-10-28.21:41:48::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.21:41:48::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-10-28.21:41:48::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.21:41:48::SCWSystem::Not a boot domain 
LOG::2020-10-28.21:41:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.21:41:48::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.21:41:48::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.21:41:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-10-28.21:41:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-10-28.21:41:48::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.21:41:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:41:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:41:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:41:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:41:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:49::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:41:49::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:41:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.21:41:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.21:41:49::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-28.21:41:49::SCWMssOS::doing bsp build ... 
TRACE::2020-10-28.21:41:49::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.21:41:49::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.21:41:49::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.21:41:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.21:41:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:41:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:41:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:41:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:41:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:41:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:41:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.21:41:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.21:41:49::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:41:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:41:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:41:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:41:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:41:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:41:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.21:41:49::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.21:41:49::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:41:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:41:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.21:41:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.21:41:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.21:41:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.21:41:49::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.21:41:49::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.21:41:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:41:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:41:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.21:41:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:41:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:41:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.21:41:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:41:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:41:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.21:41:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.21:41:50::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.21:41:50::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.21:41:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.21:41:50::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.21:41:50::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.21:41:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.21:41:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.21:41:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.21:41:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:41:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:41:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:41:50::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-28.21:41:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.21:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.21:41:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.21:41:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:51::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-28.21:41:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.21:41:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.21:41:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.21:41:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:52::SCWMssOS::"Compiling emacps"

TRACE::2020-10-28.21:41:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.21:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:41:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:41:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:41:53::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-28.21:41:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.21:41:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:41:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:41:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:41:54::SCWMssOS::"Compiling qspips"

TRACE::2020-10-28.21:41:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.21:41:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:41:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:41:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:41:55::SCWMssOS::"Compiling scugic"

TRACE::2020-10-28.21:41:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.21:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:41:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:41:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:56::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-28.21:41:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.21:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:41:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:41:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:41:57::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-28.21:41:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.21:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.21:41:57::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.21:41:57::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.21:41:57::SCWMssOS::"Compiling sdps"

TRACE::2020-10-28.21:41:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.21:41:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.21:41:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.21:41:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:41:59::SCWMssOS::"Compiling standalone"

TRACE::2020-10-28.21:42:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.21:42:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:42:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:42:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:42:03::SCWMssOS::"Compiling uartps"

TRACE::2020-10-28.21:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.21:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.21:42:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.21:42:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:04::SCWMssOS::"Compiling usbps"

TRACE::2020-10-28.21:42:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.21:42:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:42:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:42:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:42:06::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-28.21:42:07::SCWMssOS::'Finished building libraries'

TRACE::2020-10-28.21:42:07::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.21:42:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.21:42:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-28.21:42:07::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-28.21:42:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.21:42:07::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-10-28.21:42:07::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-10-28.21:42:07::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.21:42:07::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-10-28.21:42:07::SCWSystem::dir created 
TRACE::2020-10-28.21:42:07::SCWSystem::Writing the bif 
TRACE::2020-10-28.21:42:07::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.21:42:07::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.21:42:07::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.21:42:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:42:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:42:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:42:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:07::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7a9778c26ab2f89bdfab3507924d490d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.21:42:07::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.21:42:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-28.21:42:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-28.21:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:41::SCWPlatform::Clearing the existing platform
TRACE::2020-10-28.21:42:41::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-28.21:42:41::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:41::SCWSystem::Clearing the domains completed.
TRACE::2020-10-28.21:42:41::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-28.21:42:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:41::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:41::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.21:42:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-10-28.21:42:43::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-10-28.21:42:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.21:42:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.21:42:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.21:42:43::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:43::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:43::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:43::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:42:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:42:43::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.21:42:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:43::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:43::SCWReader::No isolation master present  
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:43::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.21:42:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-10-28.21:42:44::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-28.21:42:44::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-28.21:42:44::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.21:42:44::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:42:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:42:44::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.21:42:44::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:44::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:42:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:42:44::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:48::SCWMssOS::Adding Library:  lwip211:1.1
TRACE::2020-10-28.21:42:48::SCWMssOS::Added Library:  lwip211
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7a9778c26ab2f89bdfab3507924d490d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.21:42:50::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:42:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:42:50::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:42:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.21:42:50::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:42:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:42:50::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:50::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:42:51::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-10-28.21:42:58::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-10-28.21:42:58::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.21:42:58::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-10-28.21:42:58::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.21:42:58::SCWSystem::Not a boot domain 
LOG::2020-10-28.21:42:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.21:42:58::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.21:42:58::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.21:42:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-10-28.21:42:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-10-28.21:42:58::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.21:42:58::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:58::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:58::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:58::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:42:58::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:42:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:42:58::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-10-28.21:42:58::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-28.21:42:58::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-28.21:42:58::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.21:42:58::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:58::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:58::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:58::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:42:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:42:58::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:58::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:42:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:42:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.21:42:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.21:42:58::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-10-28.21:42:58::SCWMssOS::doing bsp build ... 
TRACE::2020-10-28.21:42:58::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-28.21:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.21:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.21:42:58::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.21:42:58::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.21:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.21:42:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.21:42:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.21:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:42:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:42:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.21:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:42:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:42:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.21:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:42:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:42:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.21:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.21:42:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.21:42:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.21:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:42:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:42:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-28.21:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.21:42:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.21:42:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.21:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:42:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:42:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.21:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:42:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:42:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.21:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.21:42:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.21:42:59::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.21:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:42:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:42:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.21:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.21:42:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.21:42:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.21:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.21:42:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.21:42:59::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.21:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:42:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:42:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:42:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.21:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:42:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:42:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:43:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:43:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.21:43:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.21:43:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:00::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-28.21:43:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.21:43:00::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.21:43:00::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:00::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-28.21:43:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.21:43:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.21:43:00::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:00::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-28.21:43:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:43:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:43:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:43:00::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-28.21:43:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.21:43:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.21:43:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:01::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-28.21:43:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.21:43:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.21:43:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.21:43:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:02::SCWMssOS::"Compiling emacps"

TRACE::2020-10-28.21:43:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.21:43:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:43:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:43:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:43:03::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-28.21:43:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-28.21:43:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.21:43:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.21:43:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:04::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-10-28.21:43:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.21:43:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:43:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:43:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:43:13::SCWMssOS::"Compiling qspips"

TRACE::2020-10-28.21:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.21:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:43:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:43:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:43:14::SCWMssOS::"Compiling scugic"

TRACE::2020-10-28.21:43:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.21:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:43:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:43:15::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:15::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-28.21:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.21:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:43:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:43:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:43:16::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-28.21:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.21:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.21:43:16::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.21:43:16::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.21:43:16::SCWMssOS::"Compiling sdps"

TRACE::2020-10-28.21:43:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.21:43:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.21:43:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.21:43:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:17::SCWMssOS::"Compiling standalone"

TRACE::2020-10-28.21:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.21:43:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:43:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:43:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:43:22::SCWMssOS::"Compiling uartps"

TRACE::2020-10-28.21:43:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.21:43:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.21:43:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.21:43:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.21:43:23::SCWMssOS::"Compiling usbps"

TRACE::2020-10-28.21:43:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.21:43:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:43:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:43:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.21:43:24::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-28.21:43:25::SCWMssOS::'Finished building libraries'

TRACE::2020-10-28.21:43:26::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.21:43:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.21:43:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-28.21:43:26::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-28.21:43:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.21:43:26::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-10-28.21:43:26::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-10-28.21:43:26::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.21:43:26::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-10-28.21:43:26::SCWSystem::dir created 
TRACE::2020-10-28.21:43:26::SCWSystem::Writing the bif 
TRACE::2020-10-28.21:43:26::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.21:43:26::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.21:43:26::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.21:43:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:43:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:43:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:43:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:43:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:43:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:43:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:43:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:43:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:43:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:43:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:43:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:43:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.21:43:26::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.21:43:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:43:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:43:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:43:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:43:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:43:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:43:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:43:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:43:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:43:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:43:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:43:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:06::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa
TRACE::2020-10-28.21:44:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:09::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-28.21:44:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-28.21:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-28.21:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:44:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa
TRACE::2020-10-28.21:44:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:09::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2020-10-28.21:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:09::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-28.21:44:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.21:44:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-10-28.21:44:11::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:11::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:11::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:11::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-10-28.21:44:11::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-10-28.21:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:11::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:11::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:44:11::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.21:44:12::SCWPlatform::Clearing the existing platform
TRACE::2020-10-28.21:44:12::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-28.21:44:12::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:12::SCWSystem::Clearing the domains completed.
TRACE::2020-10-28.21:44:12::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-28.21:44:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:12::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:12::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:12::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:12::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.21:44:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-10-28.21:44:14::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-10-28.21:44:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.21:44:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.21:44:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.21:44:14::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:44:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:44:14::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:44:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.21:44:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.21:44:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:44:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWReader::No isolation master present  
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:44:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-10-28.21:44:14::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-28.21:44:14::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-28.21:44:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.21:44:14::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:44:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:44:14::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:44:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:15::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.21:44:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:44:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:15::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-28.21:44:21::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-10-28.21:44:21::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.21:44:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-10-28.21:44:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.21:44:21::SCWSystem::Not a boot domain 
LOG::2020-10-28.21:44:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.21:44:21::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.21:44:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.21:44:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-10-28.21:44:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-10-28.21:44:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.21:44:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:21::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.21:44:22::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:22::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:22::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:22::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:44:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:44:22::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:22::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:44:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.21:44:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.21:44:22::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-28.21:44:22::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-28.21:44:22::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.21:44:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.21:44:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-28.21:44:22::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-28.21:44:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.21:44:22::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-10-28.21:44:22::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-10-28.21:44:22::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.21:44:22::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-10-28.21:44:22::SCWSystem::dir created 
TRACE::2020-10-28.21:44:22::SCWSystem::Writing the bif 
TRACE::2020-10-28.21:44:22::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.21:44:22::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.21:44:22::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.21:44:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:22::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:44:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.21:44:22::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.21:44:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:44:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:44:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:44:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:44:22::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:44:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:44:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:44:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:04::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-28.21:48:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.21:48:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.21:48:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.21:48:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:04::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-10-28.21:48:04::SCWPlatform::Generating the sources  .
TRACE::2020-10-28.21:48:04::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-28.21:48:04::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-10-28.21:48:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:48:04::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:04::SCWMssOS::mss does not exists at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:04::SCWMssOS::Creating sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:04::SCWMssOS::Adding the swdes entry, created swdb C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:04::SCWMssOS::updating the scw layer changes to swdes at   C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:04::SCWMssOS::Writing mss at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:04::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.21:48:04::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-28.21:48:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-28.21:48:04::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.21:48:13::SCWPlatform::Generating sources Done.
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-10-28.21:48:13::SCWMssOS::Could not open the swdb for C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-10-28.21:48:13::SCWMssOS::Could not open the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-10-28.21:48:13::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.21:48:13::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-28.21:48:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:48:13::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"660dda0dd5d767d631dca9e1ac9ac44f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"660dda0dd5d767d631dca9e1ac9ac44f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-10-28.21:48:14::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-28.21:48:14::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-28.21:48:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.21:48:14::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-28.21:48:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:48:15::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:15::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-28.21:48:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:15::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-28.21:48:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:15::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:15::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2020-10-28.21:48:19::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-10-28.21:48:19::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.21:48:19::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-10-28.21:48:19::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.21:48:19::SCWSystem::Not a boot domain 
LOG::2020-10-28.21:48:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.21:48:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.21:48:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.21:48:19::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2020-10-28.21:48:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:19::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:48:19::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:19::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:19::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:19::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-28.21:48:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:48:19::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:19::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.21:48:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.21:48:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.21:48:19::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-10-28.21:48:19::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-28.21:48:19::SCWBDomain::make[1]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.21:48:19::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.21:48:19::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.21:48:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.21:48:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:48:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:48:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:48:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:48:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:48:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:48:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.21:48:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.21:48:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/emacps_v3_10/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:48:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:48:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:48:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:48:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/qspips_v3_6/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:48:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:48:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/scugic_v4_1/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.21:48:19::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.21:48:19::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.21:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:48:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:48:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:19::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:19::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2020-10-28.21:48:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.21:48:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.21:48:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/sdps_v3_8/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.21:48:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.21:48:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2020-10-28.21:48:20::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/standalone_v7_1/src/profile'

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/standalone_v7_1/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/uartps_v3_8/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:48:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:48:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/usbps_v2_4/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.21:48:20::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.21:48:20::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.21:48:20::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.21:48:20::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.21:48:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.21:48:20::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:20::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:48:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:48:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:20::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2020-10-28.21:48:20::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-28.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:21::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2020-10-28.21:48:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.21:48:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.21:48:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:21::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2020-10-28.21:48:21::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-28.21:48:22::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:22::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2020-10-28.21:48:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.21:48:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.21:48:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.21:48:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:22::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:22::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2020-10-28.21:48:22::SCWBDomain::"Compiling emacps"

TRACE::2020-10-28.21:48:23::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:24::SCWBDomain::src/emacps_v3_10/src'

TRACE::2020-10-28.21:48:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.21:48:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:48:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:48:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.21:48:24::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:24::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-10-28.21:48:24::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-28.21:48:25::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:25::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2020-10-28.21:48:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.21:48:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:48:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:48:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.21:48:25::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:25::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2020-10-28.21:48:25::SCWBDomain::"Compiling qspips"

TRACE::2020-10-28.21:48:26::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:26::SCWBDomain::src/qspips_v3_6/src'

TRACE::2020-10-28.21:48:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.21:48:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:48:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:48:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.21:48:26::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:26::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2020-10-28.21:48:26::SCWBDomain::"Compiling scugic"

TRACE::2020-10-28.21:48:27::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:27::SCWBDomain::src/scugic_v4_1/src'

TRACE::2020-10-28.21:48:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.21:48:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.21:48:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.21:48:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:27::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:27::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2020-10-28.21:48:27::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-28.21:48:27::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:27::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2020-10-28.21:48:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.21:48:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:48:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:48:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.21:48:27::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:27::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.21:48:27::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-28.21:48:28::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:28::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2020-10-28.21:48:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.21:48:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.21:48:28::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.21:48:28::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-28.21:48:28::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:28::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-10-28.21:48:28::SCWBDomain::"Compiling sdps"

TRACE::2020-10-28.21:48:29::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:29::SCWBDomain::src/sdps_v3_8/src'

TRACE::2020-10-28.21:48:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.21:48:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.21:48:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.21:48:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:29::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:29::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-10-28.21:48:29::SCWBDomain::"Compiling standalone"

TRACE::2020-10-28.21:48:33::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:33::SCWBDomain::src/standalone_v7_1/src'

TRACE::2020-10-28.21:48:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.21:48:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:48:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:48:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.21:48:33::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:33::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-10-28.21:48:33::SCWBDomain::"Compiling uartps"

TRACE::2020-10-28.21:48:35::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:35::SCWBDomain::src/uartps_v3_8/src'

TRACE::2020-10-28.21:48:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.21:48:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.21:48:35::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.21:48:35::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.21:48:35::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:35::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2020-10-28.21:48:35::SCWBDomain::"Compiling usbps"

TRACE::2020-10-28.21:48:36::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:36::SCWBDomain::src/usbps_v2_4/src'

TRACE::2020-10-28.21:48:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.21:48:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:48:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:48:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.21:48:36::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:36::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2020-10-28.21:48:36::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-28.21:48:37::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:37::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2020-10-28.21:48:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-28.21:48:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:48:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:48:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.21:48:37::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:37::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2020-10-28.21:48:37::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-28.21:48:39::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:39::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2020-10-28.21:48:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-28.21:48:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.21:48:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.21:48:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.21:48:39::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-28.21:48:39::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.21:48:39::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2020-10-28.21:48:39::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2020-10-28.21:48:39::SCWBDomain::'Finished building libraries'

TRACE::2020-10-28.21:48:39::SCWBDomain::make[1]: Leaving directory 'C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-10-28.21:48:39::SCWBDomain::include -I.

TRACE::2020-10-28.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.21:48:39::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.21:48:39::SCWBDomain::0/include -I.

TRACE::2020-10-28.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-10-28.21:48:39::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.21:48:39::SCWBDomain::0/include -I.

TRACE::2020-10-28.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-10-28.21:48:39::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.21:48:39::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.21:48:39::SCWBDomain::0/include -I.

TRACE::2020-10-28.21:48:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.21:48:40::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.21:48:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-10-28.21:48:40::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-10-28.21:48:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.21:48:40::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.21:48:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-10-28.21:48:40::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.21:48:40::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-10-28.21:48:40::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-28.21:48:40::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-28.21:48:40::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections
TRACE::2020-10-28.21:48:40::SCWBDomain:: -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-28.21:48:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.21:48:40::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.21:48:40::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.21:48:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-10-28.21:48:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-10-28.21:48:40::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.21:48:40::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:40::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:40::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:40::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:40::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:48:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.21:48:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.21:48:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-28.21:48:40::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-28.21:48:40::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.21:48:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.21:48:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.21:48:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.21:48:40::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-10-28.21:48:40::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-10-28.21:48:40::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.21:48:40::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-10-28.21:48:40::SCWSystem::dir created 
TRACE::2020-10-28.21:48:40::SCWSystem::Writing the bif 
TRACE::2020-10-28.21:48:40::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.21:48:40::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.21:48:40::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.21:48:40::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:40::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:40::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:40::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:40::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:40::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:40::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:40::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:48:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"660dda0dd5d767d631dca9e1ac9ac44f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.21:48:40::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.21:48:40::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:48:40::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:48:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:48:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:48:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:48:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:01::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:01::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:01::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:01::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:01::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:01::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:01::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:01::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:01::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:14::SCWMssOS::Adding Library:  lwip211:1.1
TRACE::2020-10-28.21:49:14::SCWMssOS::Added Library:  lwip211
TRACE::2020-10-28.21:49:17::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.21:49:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-10-28.21:49:17::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-28.21:49:17::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-28.21:49:17::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.21:49:17::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-28.21:49:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:49:17::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-28.21:49:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-28.21:49:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:17::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:35::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa
TRACE::2020-10-28.21:49:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:37::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:37::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:37::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:37::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:49:37::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa
TRACE::2020-10-28.21:49:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:37::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2020-10-28.21:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:37::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:37::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-10-28.21:49:37::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-10-28.21:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:37::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:37::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:49:37::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:37::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:37::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:37::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-28.21:49:37::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:49:37::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa
TRACE::2020-10-28.21:49:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:37::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2020-10-28.21:49:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-28.21:49:37::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-28.21:49:37::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:37::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.21:49:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-10-28.21:49:40::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:40::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-28.21:49:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-28.21:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:40::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:40::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:40::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:40::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:40::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-28.21:49:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-28.21:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:40::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:40::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:40::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:40::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:40::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-28.21:49:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-28.21:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:40::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:40::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:40::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"660dda0dd5d767d631dca9e1ac9ac44f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.21:49:41::SCWPlatform::Clearing the existing platform
TRACE::2020-10-28.21:49:41::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-28.21:49:41::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:41::SCWBDomain::clearing the fsbl build
TRACE::2020-10-28.21:49:41::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:41::SCWSystem::Clearing the domains completed.
TRACE::2020-10-28.21:49:41::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-28.21:49:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:41::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:41::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.21:49:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2020-10-28.21:49:43::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-10-28.21:49:43::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-10-28.21:49:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.21:49:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.21:49:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.21:49:43::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:43::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:43::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:43::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:49:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:49:43::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:49:43::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:43::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.21:49:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.21:49:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:49:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWReader::No isolation master present  
TRACE::2020-10-28.21:49:44::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.21:49:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.21:49:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:49:44::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-28.21:49:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:49:44::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-28.21:49:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.21:49:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWReader::No isolation master present  
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-10-28.21:49:44::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-28.21:49:44::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-28.21:49:44::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.21:49:44::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-28.21:49:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:49:44::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:44::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:44::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:44::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:44::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.21:49:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:45::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:49:45::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-28.21:49:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:49:45::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:45::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-28.21:49:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:45::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-28.21:49:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:45::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:45::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2020-10-28.21:49:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-10-28.21:49:47::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.21:49:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-10-28.21:49:47::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.21:49:47::SCWSystem::Not a boot domain 
LOG::2020-10-28.21:49:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.21:49:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.21:49:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.21:49:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-28.21:49:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.21:49:47::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.21:49:47::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.21:49:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-10-28.21:49:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-10-28.21:49:47::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.21:49:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:47::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-28.21:49:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:47::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.21:49:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.21:49:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.21:49:47::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-28.21:49:47::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-28.21:49:47::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.21:49:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.21:49:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.21:49:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.21:49:47::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-10-28.21:49:47::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-10-28.21:49:47::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.21:49:47::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-10-28.21:49:47::SCWSystem::dir created 
TRACE::2020-10-28.21:49:47::SCWSystem::Writing the bif 
TRACE::2020-10-28.21:49:47::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.21:49:47::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.21:49:47::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.21:49:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-28.21:49:47::SCWMssOS::Writing the mss file completed C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:47::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:47::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.21:49:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"660dda0dd5d767d631dca9e1ac9ac44f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.21:49:47::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.21:49:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:47::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:49::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.21:49:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:56::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-10-28.21:49:56::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-28.21:49:56::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-28.21:49:56::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.21:49:56::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-28.21:49:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.21:49:56::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:56::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.21:49:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-28.21:49:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-28.21:49:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-28.21:49:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-10-28.21:49:56::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-10-28.21:49:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.21:49:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-28.21:49:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.21:49:56::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-29.15:18:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-29.15:18:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-29.15:18:56::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-29.15:18:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.15:18:56::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-29.15:18:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-29.15:18:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-29.15:18:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-29.15:18:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWReader::No isolation master present  
TRACE::2020-10-29.15:18:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-29.15:18:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-29.15:18:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-29.15:18:56::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-29.15:18:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.15:18:56::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-29.15:18:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-29.15:18:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWReader::No isolation master present  
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::In reload Mss file.
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-10-29.15:18:57::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-29.15:18:57::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-29.15:18:57::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-29.15:18:57::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-29.15:18:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.15:18:57::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::In reload Mss file.
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-29.15:18:57::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-29.15:18:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.15:18:57::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-29.15:18:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-29.15:18:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-29.15:18:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-29.15:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:18:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-29.15:18:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:18:57::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:08::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:08::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:08::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.21:57:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.21:57:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-30.21:57:13::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-30.21:57:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:57:13::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-30.21:57:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.21:57:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.21:57:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-30.21:57:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWReader::No isolation master present  
TRACE::2020-10-30.21:57:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.21:57:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.21:57:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-30.21:57:13::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-30.21:57:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:57:13::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-30.21:57:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.21:57:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWReader::No isolation master present  
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::In reload Mss file.
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-10-30.21:57:14::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-30.21:57:14::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-30.21:57:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-30.21:57:14::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-30.21:57:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:57:14::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:14::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::In reload Mss file.
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-30.21:57:15::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-30.21:57:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:57:15::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-30.21:57:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-30.21:57:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWMssOS::In reload Mss file.
TRACE::2020-10-30.21:57:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-10-30.21:57:32::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-30.21:57:32::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-30.21:57:32::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-30.21:57:32::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-30.21:57:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:57:32::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-30.21:57:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.21:57:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-30.21:57:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-30.21:57:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-30.21:57:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-30.21:57:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-30.21:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:57:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-30.21:57:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:57:32::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-31.00:30:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-31.00:30:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-31.00:30:55::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-31.00:30:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-31.00:30:55::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-31.00:30:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-31.00:30:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-31.00:30:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-31.00:30:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWReader::No isolation master present  
TRACE::2020-10-31.00:30:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-31.00:30:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-31.00:30:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-31.00:30:55::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-31.00:30:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-31.00:30:55::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-31.00:30:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-31.00:30:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWReader::No isolation master present  
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"660dda0dd5d767d631dca9e1ac9ac44f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-31.00:30:56::SCWMssOS::Writing the mss file completed C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Github/Zybo_mipi/LWIP_Validate/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c7b408b8095d613a3d1703fd928d10ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"660dda0dd5d767d631dca9e1ac9ac44f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-31.00:30:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-31.00:30:56::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:56::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-31.00:30:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-31.00:30:56::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::In reload Mss file.
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-10-31.00:30:57::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-31.00:30:57::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-31.00:30:57::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-31.00:30:57::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-31.00:30:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-31.00:30:57::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::In reload Mss file.
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-31.00:30:57::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:57::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-31.00:30:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-31.00:30:58::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:58::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:58::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:58::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:58::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:58::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-31.00:30:58::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:58::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:58::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:58::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:58::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-31.00:30:58::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform::DSA given C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform::DSA directory C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw
TRACE::2020-10-31.00:30:58::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-10-31.00:30:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-10-31.00:30:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-31.00:30:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-31.00:30:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.00:30:58::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-10-31.00:30:58::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.00:30:58::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
