# Designing-a-Multi-Cycle-MIPS
In this project, I developed a Multi-Cycle MIPS using a finite-state machine. My designed Multi-Cycle MIPS implements the following commands:<br>
R format: add, sub, addu, subu, and, or, xor, nor, slt, sltu, jr, jalr, multu, mfhi, mflo <br>
I format: beq, bne, lw, sw, addi, addiu, slti, sltiu, andi, ori, xori, lui  <br>
J format: j, jal  <br>
