----------------------------
--LAB: FINAL LAB
--Author: Jorge Jurado-Garica
--REV 1
--INPUTS: 
--OUTPUTS:
--
-----------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity FINAL_EXAM_DE10 is
 port( 
			CLOCK_50: in std_logic;
			SW: in std_logic_vector(9 downto 0);
			HEX0, HEX1, HEX2, HEX3, HEX4, HEX5: out std_logic_vector(7 downto 0);
			LEDR: out std_logic_vector(9 downto 0) );
end entity FINAL_EXAM_DE10;

Architecture behavioral of FINAL_EXAM_DE10 is
---signals that will be used
	signal CLK_SIG: std_logic; --intermediate value
	
---------------------------------
--component declarations 
---------------------------------
Component milli_timer1 IS
PORT (
    resetN, start : STD_LOGIC;
	clk : IN STD_LOGIC;
	dig0, dig1, dig2, dig3 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0) );
END component;

