// Seed: 3197293532
module module_0;
  wire id_1;
  assign module_1.id_17 = 0;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    input supply0 void id_5,
    input wand id_6,
    input wor id_7,
    input tri1 id_8,
    output uwire id_9
);
  assign id_4 = -1'b0 == 1'd0;
  assign id_9 = -1;
  wire id_11;
  assign id_9 = 1;
  uwire id_12, id_13, id_14;
  module_0 modCall_1 ();
  wire id_15;
  wor  id_16 = -1;
  wand id_17;
  assign id_12 = -1;
  if (1'b0 - id_12) wire id_18;
  else wire id_19;
  wire id_20, id_21;
  assign id_16 = id_12 * id_12;
  wire id_22, id_23;
  always id_17 = 1;
endmodule : SymbolIdentifier
