Analysis & Synthesis report for top
Mon Jul 25 12:11:41 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis DSP Block Usage Summary
 11. Analysis & Synthesis IP Cores Summary
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador
 16. Source assignments for main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|altsyncram_0q92:altsyncram1
 17. Parameter Settings for User Entity Instance: Top-level Entity: |top
 18. Parameter Settings for User Entity Instance: main_module:dut1
 19. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle
 20. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|instr_fields:c_instr
 21. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp
 22. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|ff_rst:pcreg
 23. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcadd4
 24. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcaddbranch
 25. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|take_branch:tk_br
 26. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|mux2:pcmux
 27. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|reg_file:rf
 28. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|mux2:srcbmux
 29. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu
 30. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|mux2:mux_src2_val
 31. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|adder2:add_sub_op
 32. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_oper_alu:log_op_alu
 33. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_shift_opers:shift_opers
 34. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|shift_right_arithmetic:oper_sra
 35. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|set_less_than:oper_slt
 36. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador
 37. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s
 38. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|output_flags_alu:out_flags
 39. Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|mux4:resultmux
 40. Parameter Settings for User Entity Instance: main_module:dut1|instr_mem:imem
 41. Parameter Settings for User Entity Instance: main_module:dut1|data_mem_single:dmem
 42. Parameter Settings for User Entity Instance: main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 46. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 48. Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Mod0
 49. Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult1
 50. Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult2
 51. Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Div0
 52. Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult0
 53. altsyncram Parameter Settings by Entity Instance
 54. lpm_mult Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcadd4"
 56. Port Connectivity Checks: "main_module:dut1|riscv_single:rvsingle|datapath:dp"
 57. Port Connectivity Checks: "main_module:dut1|riscv_single:rvsingle|controller:c"
 58. Port Connectivity Checks: "main_module:dut1"
 59. In-System Memory Content Editor Settings
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 25 12:11:41 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,195                                       ;
;     Total combinational functions  ; 5,172                                       ;
;     Dedicated logic registers      ; 1,228                                       ;
; Total registers                    ; 1228                                        ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,736                                      ;
; Embedded Multiplier 9-bit elements ; 30                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RECONSTRUCT                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; top.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv                                                             ;             ;
; modulos_basicos.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv                                                 ;             ;
; alu.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv                                                             ;             ;
; modulos_auxiliares_cpu.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv                                          ;             ;
; imem_rf_dmem.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v                                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                             ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                               ;             ;
; db/altsyncram_d9j1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/altsyncram_d9j1.tdf                                             ;             ;
; db/altsyncram_0q92.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/altsyncram_0q92.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                           ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                             ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                            ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                                        ;             ;
; db/lpm_divide_lll.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_lll.tdf                                              ;             ;
; db/sign_div_unsign_klh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/sign_div_unsign_klh.tdf                                         ;             ;
; db/alt_u_div_ihe.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/alt_u_div_ihe.tdf                                               ;             ;
; db/add_sub_t3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/add_sub_t3c.tdf                                                 ;             ;
; db/add_sub_u3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/add_sub_u3c.tdf                                                 ;             ;
; db/lpm_divide_itl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_itl.tdf                                              ;             ;
; db/lpm_divide_ltl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_ltl.tdf                                              ;             ;
; db/sign_div_unsign_nlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/sign_div_unsign_nlh.tdf                                         ;             ;
; db/alt_u_div_ohe.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/alt_u_div_ohe.tdf                                               ;             ;
; db/lpm_divide_anl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_anl.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/alt_u_div_ske.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/alt_u_div_ske.tdf                                               ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                            ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                               ;             ;
; db/mult_vs01.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/mult_vs01.tdf                                                   ;             ;
; db/mult_ls01.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/mult_ls01.tdf                                                   ;             ;
; db/lpm_divide_7vl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_7vl.tdf                                              ;             ;
; db/mult_il01.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/mult_il01.tdf                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 6,195               ;
;                                             ;                     ;
; Total combinational functions               ; 5172                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 2664                ;
;     -- 3 input functions                    ; 1920                ;
;     -- <=2 input functions                  ; 588                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 3558                ;
;     -- arithmetic mode                      ; 1614                ;
;                                             ;                     ;
; Total registers                             ; 1228                ;
;     -- Dedicated logic registers            ; 1228                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 41                  ;
; Total memory bits                           ; 32736               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 30                  ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 1108                ;
; Total fan-out                               ; 22441               ;
; Average fan-out                             ; 3.42                ;
+---------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 5172 (5)            ; 1228 (20)                 ; 32736       ; 0          ; 30           ; 0       ; 15        ; 41   ; 0            ; 0          ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |dig_displ_7_segs:dig_addr_0|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|dig_displ_7_segs:dig_addr_0                                                                                                                                                                                                                                                                                                                ; dig_displ_7_segs                  ; work         ;
;    |dig_displ_7_segs:dig_addr_1|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|dig_displ_7_segs:dig_addr_1                                                                                                                                                                                                                                                                                                                ; dig_displ_7_segs                  ; work         ;
;    |dig_displ_7_segs:dig_addr_2|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|dig_displ_7_segs:dig_addr_2                                                                                                                                                                                                                                                                                                                ; dig_displ_7_segs                  ; work         ;
;    |dig_displ_7_segs:dig_val_0|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|dig_displ_7_segs:dig_val_0                                                                                                                                                                                                                                                                                                                 ; dig_displ_7_segs                  ; work         ;
;    |dig_displ_7_segs:dig_val_1|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|dig_displ_7_segs:dig_val_1                                                                                                                                                                                                                                                                                                                 ; dig_displ_7_segs                  ; work         ;
;    |lpm_divide:Div1|                                                                                                                    ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_itl:auto_generated|                                                                                                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div1|lpm_divide_itl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_itl                    ; work         ;
;          |sign_div_unsign_klh:divider|                                                                                                  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_klh               ; work         ;
;             |alt_u_div_ihe:divider|                                                                                                     ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                                            ; alt_u_div_ihe                     ; work         ;
;    |lpm_divide:Div2|                                                                                                                    ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_ltl:auto_generated|                                                                                                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div2|lpm_divide_ltl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_ltl                    ; work         ;
;          |sign_div_unsign_nlh:divider|                                                                                                  ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_nlh               ; work         ;
;             |alt_u_div_ohe:divider|                                                                                                     ; 69 (69)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                                                            ; alt_u_div_ohe                     ; work         ;
;    |lpm_divide:Div3|                                                                                                                    ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_itl:auto_generated|                                                                                                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div3|lpm_divide_itl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_itl                    ; work         ;
;          |sign_div_unsign_klh:divider|                                                                                                  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div3|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_klh               ; work         ;
;             |alt_u_div_ihe:divider|                                                                                                     ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Div3|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                                            ; alt_u_div_ihe                     ; work         ;
;    |lpm_divide:Mod0|                                                                                                                    ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_lll:auto_generated|                                                                                                   ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Mod0|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_lll                    ; work         ;
;          |sign_div_unsign_klh:divider|                                                                                                  ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_klh               ; work         ;
;             |alt_u_div_ihe:divider|                                                                                                     ; 85 (85)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                                            ; alt_u_div_ihe                     ; work         ;
;    |lpm_divide:Mod1|                                                                                                                    ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_lll:auto_generated|                                                                                                   ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Mod1|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_lll                    ; work         ;
;          |sign_div_unsign_klh:divider|                                                                                                  ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_klh               ; work         ;
;             |alt_u_div_ihe:divider|                                                                                                     ; 85 (85)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                                            ; alt_u_div_ihe                     ; work         ;
;    |main_module:dut1|                                                                                                                   ; 4607 (0)            ; 1122 (0)                  ; 32736       ; 0          ; 30           ; 0       ; 15        ; 0    ; 0            ; 0          ; |top|main_module:dut1                                                                                                                                                                                                                                                                                                                           ; main_module                       ; work         ;
;       |data_mem_single:dmem|                                                                                                            ; 94 (0)              ; 66 (0)                    ; 32736       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|data_mem_single:dmem                                                                                                                                                                                                                                                                                                      ; data_mem_single                   ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 94 (0)              ; 66 (0)                    ; 32736       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_d9j1:auto_generated|                                                                                            ; 94 (0)              ; 66 (0)                    ; 32736       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_d9j1                   ; work         ;
;                |altsyncram_0q92:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32736       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|altsyncram_0q92:altsyncram1                                                                                                                                                                                                           ; altsyncram_0q92                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 94 (72)             ; 66 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;       |instr_mem:imem|                                                                                                                  ; 104 (104)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|instr_mem:imem                                                                                                                                                                                                                                                                                                            ; instr_mem                         ; work         ;
;       |riscv_single:rvsingle|                                                                                                           ; 4409 (0)            ; 1056 (0)                  ; 0           ; 0          ; 30           ; 0       ; 15        ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle                                                                                                                                                                                                                                                                                                     ; riscv_single                      ; work         ;
;          |controller:c|                                                                                                                 ; 46 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|controller:c                                                                                                                                                                                                                                                                                        ; controller                        ; work         ;
;             |alu_dec:ad|                                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|controller:c|alu_dec:ad                                                                                                                                                                                                                                                                             ; alu_dec                           ; work         ;
;             |main_dec:md|                                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|controller:c|main_dec:md                                                                                                                                                                                                                                                                            ; main_dec                          ; work         ;
;          |datapath:dp|                                                                                                                  ; 4362 (17)           ; 1056 (0)                  ; 0           ; 0          ; 30           ; 0       ; 15        ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp                                                                                                                                                                                                                                                                                         ; datapath                          ; work         ;
;             |adder:pcadd4|                                                                                                              ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcadd4                                                                                                                                                                                                                                                                            ; adder                             ; work         ;
;             |adder:pcaddbranch|                                                                                                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcaddbranch                                                                                                                                                                                                                                                                       ; adder                             ; work         ;
;             |alu:alu|                                                                                                                   ; 3336 (444)          ; 0 (0)                     ; 0           ; 0          ; 30           ; 0       ; 15        ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                 ; alu                               ; work         ;
;                |adder2:add_sub_op|                                                                                                      ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|adder2:add_sub_op                                                                                                                                                                                                                                                               ; adder2                            ; work         ;
;                |divide_remainder:div_rem_s|                                                                                             ; 2189 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s                                                                                                                                                                                                                                                      ; divide_remainder                  ; work         ;
;                   |lpm_divide:Div0|                                                                                                     ; 1100 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Div0                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;                      |lpm_divide_7vl:auto_generated|                                                                                    ; 1100 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Div0|lpm_divide_7vl:auto_generated                                                                                                                                                                                                        ; lpm_divide_7vl                    ; work         ;
;                         |sign_div_unsign_9nh:divider|                                                                                   ; 1100 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                            ; sign_div_unsign_9nh               ; work         ;
;                            |alt_u_div_ske:divider|                                                                                      ; 1100 (1099)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider                                                                                                                                                      ; alt_u_div_ske                     ; work         ;
;                               |add_sub_u3c:add_sub_1|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_u3c:add_sub_1                                                                                                                                ; add_sub_u3c                       ; work         ;
;                   |lpm_divide:Mod0|                                                                                                     ; 1089 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Mod0                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;                      |lpm_divide_anl:auto_generated|                                                                                    ; 1089 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Mod0|lpm_divide_anl:auto_generated                                                                                                                                                                                                        ; lpm_divide_anl                    ; work         ;
;                         |sign_div_unsign_9nh:divider|                                                                                   ; 1089 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                            ; sign_div_unsign_9nh               ; work         ;
;                            |alt_u_div_ske:divider|                                                                                      ; 1089 (1089)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider                                                                                                                                                      ; alt_u_div_ske                     ; work         ;
;                |logical_oper_alu:log_op_alu|                                                                                            ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_oper_alu:log_op_alu                                                                                                                                                                                                                                                     ; logical_oper_alu                  ; work         ;
;                |logical_shift_opers:shift_opers|                                                                                        ; 181 (181)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_shift_opers:shift_opers                                                                                                                                                                                                                                                 ; logical_shift_opers               ; work         ;
;                |multiply:multiplicador|                                                                                                 ; 291 (0)             ; 0 (0)                     ; 0           ; 0          ; 30           ; 0       ; 15        ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador                                                                                                                                                                                                                                                          ; multiply                          ; work         ;
;                   |lpm_mult:Mult0|                                                                                                      ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult0                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;                      |mult_il01:auto_generated|                                                                                         ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult0|mult_il01:auto_generated                                                                                                                                                                                                                  ; mult_il01                         ; work         ;
;                   |lpm_mult:Mult1|                                                                                                      ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult1                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;                      |mult_vs01:auto_generated|                                                                                         ; 120 (120)           ; 0 (0)                     ; 0           ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult1|mult_vs01:auto_generated                                                                                                                                                                                                                  ; mult_vs01                         ; work         ;
;                   |lpm_mult:Mult2|                                                                                                      ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult2                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;                      |mult_ls01:auto_generated|                                                                                         ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult2|mult_ls01:auto_generated                                                                                                                                                                                                                  ; mult_ls01                         ; work         ;
;                |mux2:mux_src2_val|                                                                                                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|mux2:mux_src2_val                                                                                                                                                                                                                                                               ; mux2                              ; work         ;
;                |set_less_than:oper_slt|                                                                                                 ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|set_less_than:oper_slt                                                                                                                                                                                                                                                          ; set_less_than                     ; work         ;
;                |shift_right_arithmetic:oper_sra|                                                                                        ; 86 (86)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|shift_right_arithmetic:oper_sra                                                                                                                                                                                                                                                 ; shift_right_arithmetic            ; work         ;
;             |extend:ext|                                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|extend:ext                                                                                                                                                                                                                                                                              ; extend                            ; work         ;
;             |ff_rst:pcreg|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|ff_rst:pcreg                                                                                                                                                                                                                                                                            ; ff_rst                            ; work         ;
;             |mux2:pcmux|                                                                                                                ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|mux2:pcmux                                                                                                                                                                                                                                                                              ; mux2                              ; work         ;
;             |mux2:srcbmux|                                                                                                              ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;             |mux4:resultmux|                                                                                                            ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|mux4:resultmux                                                                                                                                                                                                                                                                          ; mux4                              ; work         ;
;             |reg_file:rf|                                                                                                               ; 805 (805)           ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|reg_file:rf                                                                                                                                                                                                                                                                             ; reg_file                          ; work         ;
;             |take_branch:tk_br|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|take_branch:tk_br                                                                                                                                                                                                                                                                       ; take_branch                       ; work         ;
;          |instr_fields:c_instr|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|main_module:dut1|riscv_single:rvsingle|instr_fields:c_instr                                                                                                                                                                                                                                                                                ; instr_fields                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 86 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (84)            ; 81 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|altsyncram_0q92:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; 1023         ; 32           ; 1023         ; 32           ; 32736 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 15          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1228  ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1162  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|mux4:resultmux|y[29]                                                                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|mux4:resultmux|y[18]                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|extend:ext|Mux12                                                                                                                               ;
; 36:1               ; 7 bits    ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|Mux9                                                                                                                                   ;
; 35:1               ; 4 bits    ; 92 LEs        ; 44 LEs               ; 48 LEs                 ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|Mux22                                                                                                                                  ;
; 35:1               ; 4 bits    ; 92 LEs        ; 48 LEs               ; 44 LEs                 ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|Mux16                                                                                                                                  ;
; 37:1               ; 4 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|Mux6                                                                                                                                   ;
; 36:1               ; 4 bits    ; 96 LEs        ; 44 LEs               ; 52 LEs                 ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|Mux24                                                                                                                                  ;
; 38:1               ; 2 bits    ; 50 LEs        ; 24 LEs               ; 26 LEs                 ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|Mux2                                                                                                                                   ;
; 37:1               ; 2 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|Mux28                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador ;
+---------------------+------------+------+----------------------------------------------------------------+
; Assignment          ; Value      ; From ; To                                                             ;
+---------------------+------------+------+----------------------------------------------------------------+
; DSP_BLOCK_BALANCING ; DSP blocks ; -    ; -                                                              ;
+---------------------+------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|altsyncram_0q92:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; RST            ; 0     ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1 ;
+----------------+----------------------------+-----------------+
; Parameter Name ; Value                      ; Type            ;
+----------------+----------------------------+-----------------+
; DATA_WIDTH     ; 32                         ; Signed Integer  ;
; END_IDX        ; 31                         ; Signed Integer  ;
; ADDR_W_ROM     ; 10                         ; Signed Integer  ;
; ADDR_W_RAM     ; 10                         ; Signed Integer  ;
; HEX_FILE       ; riscvtest_03B_script3B.txt ; String          ;
+----------------+----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
; END_IDX        ; 31    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|instr_fields:c_instr ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; NULL_REG_ADDR  ; XXXXX ; Unsigned Binary                                                                 ;
; NULL_FUNCT3    ; XXX   ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                         ;
; END_IDX        ; 31    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|ff_rst:pcreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                      ;
; END_IDX        ; 31    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcadd4 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                      ;
; END_IDX        ; 31    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcaddbranch ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; END_IDX        ; 31    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|take_branch:tk_br ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; END_IDX        ; 31    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|mux2:pcmux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
; END_IDX        ; 31    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|reg_file:rf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                     ;
; END_IDX        ; 31    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|mux2:srcbmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                      ;
; END_IDX        ; 31    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                 ;
; END_IDX        ; 31    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|mux2:mux_src2_val ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                   ;
; END_IDX        ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|adder2:add_sub_op ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                   ;
; END_IDX        ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_oper_alu:log_op_alu ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                             ;
; END_IDX        ; 31    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_shift_opers:shift_opers ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                 ;
; END_IDX        ; 31    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|shift_right_arithmetic:oper_sra ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                 ;
; END_IDX        ; 31    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|set_less_than:oper_slt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                        ;
; END_IDX        ; 31    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                        ;
; END_IDX        ; 31    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                            ;
; END_IDX        ; 31    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|output_flags_alu:out_flags ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                            ;
; END_IDX        ; 31    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|mux4:resultmux ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                        ;
; END_IDX        ; 31    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|instr_mem:imem ;
+----------------+----------------------------+--------------------------------+
; Parameter Name ; Value                      ; Type                           ;
+----------------+----------------------------+--------------------------------+
; DATA_WIDTH     ; 32                         ; Signed Integer                 ;
; END_IDX        ; 31                         ; Signed Integer                 ;
; ADDR_WIDTH     ; 10                         ; Signed Integer                 ;
; HEX_FILE       ; riscvtest_03B_script3B.txt ; String                         ;
+----------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|data_mem_single:dmem ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; END_IDX        ; 31    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 1023                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_d9j1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                         ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult1 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTHA                                     ; 64        ; Untyped                                                                              ;
; LPM_WIDTHB                                     ; 32        ; Untyped                                                                              ;
; LPM_WIDTHP                                     ; 96        ; Untyped                                                                              ;
; LPM_WIDTHR                                     ; 96        ; Untyped                                                                              ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                              ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                              ;
; LATENCY                                        ; 0         ; Untyped                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                              ;
; USE_EAB                                        ; OFF       ; Untyped                                                                              ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                              ;
; DEVICE_FAMILY                                  ; MAX 10    ; Untyped                                                                              ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                              ;
; CBXI_PARAMETER                                 ; mult_vs01 ; Untyped                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                              ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult2 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTHA                                     ; 32        ; Untyped                                                                              ;
; LPM_WIDTHB                                     ; 32        ; Untyped                                                                              ;
; LPM_WIDTHP                                     ; 64        ; Untyped                                                                              ;
; LPM_WIDTHR                                     ; 64        ; Untyped                                                                              ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                              ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                              ;
; LATENCY                                        ; 0         ; Untyped                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                              ;
; USE_EAB                                        ; OFF       ; Untyped                                                                              ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                              ;
; DEVICE_FAMILY                                  ; MAX 10    ; Untyped                                                                              ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                              ;
; CBXI_PARAMETER                                 ; mult_ls01 ; Untyped                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                              ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                         ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_7vl ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTHA                                     ; 32        ; Untyped                                                                              ;
; LPM_WIDTHB                                     ; 32        ; Untyped                                                                              ;
; LPM_WIDTHP                                     ; 64        ; Untyped                                                                              ;
; LPM_WIDTHR                                     ; 64        ; Untyped                                                                              ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                              ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                              ;
; LATENCY                                        ; 0         ; Untyped                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                              ;
; USE_EAB                                        ; OFF       ; Untyped                                                                              ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                              ;
; DEVICE_FAMILY                                  ; MAX 10    ; Untyped                                                                              ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                              ;
; CBXI_PARAMETER                                 ; mult_il01 ; Untyped                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                              ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                     ;
; Entity Instance                           ; main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 1023                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                           ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                            ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                ;
; Entity Instance                       ; main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 64                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                               ;
;     -- LPM_WIDTHP                     ; 96                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcadd4" ;
+----------------+-------+----------+---------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                 ;
+----------------+-------+----------+---------------------------------------------------------+
; op_val2[31..3] ; Input ; Info     ; Stuck at GND                                            ;
; op_val2[1..0]  ; Input ; Info     ; Stuck at GND                                            ;
; op_val2[2]     ; Input ; Info     ; Stuck at VCC                                            ;
+----------------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_module:dut1|riscv_single:rvsingle|datapath:dp"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; of_c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; of_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; of_v ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_module:dut1|riscv_single:rvsingle|controller:c"                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; is_jal  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_jalr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_module:dut1"                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset              ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_data[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_addr[31..10]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                   ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------+
; 0              ; 1234        ; 32    ; 1023  ; Read/Write ; main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 1142                        ;
;     CLR               ; 8                           ;
;     ENA               ; 1082                        ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SCLR          ; 5                           ;
;     plain             ; 30                          ;
; cycloneiii_lcell_comb ; 5056                        ;
;     arith             ; 1606                        ;
;         2 data inputs ; 124                         ;
;         3 data inputs ; 1482                        ;
;     normal            ; 3450                        ;
;         0 data inputs ; 96                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 326                         ;
;         3 data inputs ; 404                         ;
;         4 data inputs ; 2613                        ;
; cycloneiii_mac_mult   ; 15                          ;
; cycloneiii_mac_out    ; 15                          ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 142.50                      ;
; Average LUT depth     ; 88.54                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jul 25 12:11:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 12
    Info (12023): Found entity 2: main_module File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 73
    Info (12023): Found entity 3: riscv_single File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 116
    Info (12023): Found entity 4: controller File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 193
    Info (12023): Found entity 5: datapath File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 241
Info (12021): Found 15 design units, including 15 entities, in source file modulos_basicos.sv
    Info (12023): Found entity 1: ff_rst File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 15
    Info (12023): Found entity 2: ff_rst_en File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 31
    Info (12023): Found entity 3: mux2 File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 55
    Info (12023): Found entity 4: mux3 File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 66
    Info (12023): Found entity 5: mux4 File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 78
    Info (12023): Found entity 6: dig_displ_7_segs File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 97
    Info (12023): Found entity 7: logical_oper_alu File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 130
    Info (12023): Found entity 8: adder File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 149
    Info (12023): Found entity 9: adder2 File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 159
    Info (12023): Found entity 10: multiply File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 171
    Info (12023): Found entity 11: divide_remainder File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 194
    Info (12023): Found entity 12: divide_remainder_unsign File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 209
    Info (12023): Found entity 13: shift_right_arithmetic File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 227
    Info (12023): Found entity 14: logical_shift_opers File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 247
    Info (12023): Found entity 15: set_less_than File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 268
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: output_flags_alu File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 13
    Info (12023): Found entity 2: alu File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 47
Info (12021): Found 5 design units, including 5 entities, in source file modulos_auxiliares_cpu.sv
    Info (12023): Found entity 1: instr_fields File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 16
    Info (12023): Found entity 2: extend File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 71
    Info (12023): Found entity 3: take_branch File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 93
    Info (12023): Found entity 4: main_dec File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 122
    Info (12023): Found entity 5: alu_dec File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 156
Info (12021): Found 3 design units, including 3 entities, in source file imem_rf_dmem.v
    Info (12023): Found entity 1: reg_file File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 14
    Info (12023): Found entity 2: instr_mem File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 53
    Info (12023): Found entity 3: data_mem_single File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 87
Warning (12019): Can't analyze file -- file testbench.sv is missing
Warning (10222): Verilog HDL Parameter Declaration warning at top.sv(264): Parameter Declaration in module "datapath" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 264
Warning (10222): Verilog HDL Parameter Declaration warning at imem_rf_dmem.v(25): Parameter Declaration in module "reg_file" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at alu.sv(58): Parameter Declaration in module "alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 58
Warning (10222): Verilog HDL Parameter Declaration warning at modulos_basicos.sv(233): Parameter Declaration in module "shift_right_arithmetic" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 233
Warning (10222): Verilog HDL Parameter Declaration warning at modulos_basicos.sv(275): Parameter Declaration in module "set_less_than" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 275
Warning (10222): Verilog HDL Parameter Declaration warning at modulos_basicos.sv(179): Parameter Declaration in module "multiply" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 179
Warning (10222): Verilog HDL Parameter Declaration warning at alu.sv(25): Parameter Declaration in module "output_flags_alu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at imem_rf_dmem.v(57): Parameter Declaration in module "instr_mem" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 57
Warning (10222): Verilog HDL Parameter Declaration warning at imem_rf_dmem.v(58): Parameter Declaration in module "instr_mem" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 58
Warning (10222): Verilog HDL Parameter Declaration warning at imem_rf_dmem.v(106): Parameter Declaration in module "data_mem_single" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 106
Warning (10222): Verilog HDL Parameter Declaration warning at imem_rf_dmem.v(107): Parameter Declaration in module "data_mem_single" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 107
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.sv(51): truncated value with size 32 to match size of target (4) File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 51
Warning (10230): Verilog HDL assignment warning at top.sv(52): truncated value with size 32 to match size of target (4) File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 52
Warning (10230): Verilog HDL assignment warning at top.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 53
Warning (10230): Verilog HDL assignment warning at top.sv(56): truncated value with size 32 to match size of target (4) File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 56
Warning (10230): Verilog HDL assignment warning at top.sv(57): truncated value with size 32 to match size of target (4) File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 57
Info (12128): Elaborating entity "main_module" for hierarchy "main_module:dut1" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 29
Info (12128): Elaborating entity "riscv_single" for hierarchy "main_module:dut1|riscv_single:rvsingle" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 96
Info (12128): Elaborating entity "instr_fields" for hierarchy "main_module:dut1|riscv_single:rvsingle|instr_fields:c_instr" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 146
Info (12128): Elaborating entity "controller" for hierarchy "main_module:dut1|riscv_single:rvsingle|controller:c" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 162
Info (12128): Elaborating entity "main_dec" for hierarchy "main_module:dut1|riscv_single:rvsingle|controller:c|main_dec:md" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 221
Info (12128): Elaborating entity "alu_dec" for hierarchy "main_module:dut1|riscv_single:rvsingle|controller:c|alu_dec:ad" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 229
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(188): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 188
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(189): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 189
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(190): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 190
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(191): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 191
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(194): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 194
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(195): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 195
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(198): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 198
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(199): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 199
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(200): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 200
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(201): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 201
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(203): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 203
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(204): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 204
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(205): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 205
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(206): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 206
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(207): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 207
Warning (10059): Verilog HDL Case Statement warning at modulos_auxiliares_cpu.sv(208): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_auxiliares_cpu.sv Line: 208
Info (12128): Elaborating entity "datapath" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 186
Info (12128): Elaborating entity "ff_rst" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|ff_rst:pcreg" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 281
Info (12128): Elaborating entity "adder" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcadd4" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 286
Info (12128): Elaborating entity "take_branch" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|take_branch:tk_br" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 297
Info (12128): Elaborating entity "mux2" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|mux2:pcmux" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 304
Info (12128): Elaborating entity "reg_file" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|reg_file:rf" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 318
Info (12128): Elaborating entity "extend" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|extend:ext" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 323
Info (12128): Elaborating entity "alu" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 345
Info (12128): Elaborating entity "adder2" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|adder2:add_sub_op" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 88
Info (12128): Elaborating entity "logical_oper_alu" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_oper_alu:log_op_alu" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 97
Info (12128): Elaborating entity "logical_shift_opers" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_shift_opers:shift_opers" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 105
Info (12128): Elaborating entity "shift_right_arithmetic" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|shift_right_arithmetic:oper_sra" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 111
Info (12128): Elaborating entity "set_less_than" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|set_less_than:oper_slt" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 119
Info (12128): Elaborating entity "multiply" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 128
Info (12128): Elaborating entity "divide_remainder" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 135
Info (12128): Elaborating entity "output_flags_alu" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|output_flags_alu:out_flags" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/alu.sv Line: 180
Info (12128): Elaborating entity "mux4" for hierarchy "main_module:dut1|riscv_single:rvsingle|datapath:dp|mux4:resultmux" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 354
Info (12128): Elaborating entity "instr_mem" for hierarchy "main_module:dut1|instr_mem:imem" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 100
Warning (10850): Verilog HDL warning at imem_rf_dmem.v(66): number of words (67) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 66
Warning (10030): Net "ROM.data_a" at imem_rf_dmem.v(62) has no driver or initial value, using a default initial value '0' File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 62
Warning (10030): Net "ROM.waddr_a" at imem_rf_dmem.v(62) has no driver or initial value, using a default initial value '0' File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 62
Warning (10030): Net "ROM.we_a" at imem_rf_dmem.v(62) has no driver or initial value, using a default initial value '0' File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 62
Info (12128): Elaborating entity "data_mem_single" for hierarchy "main_module:dut1|data_mem_single:dmem" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 109
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 142
Info (12130): Elaborated megafunction instantiation "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 142
Info (12133): Instantiated megafunction "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 142
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1234"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "numwords_a" = "1023"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d9j1.tdf
    Info (12023): Found entity 1: altsyncram_d9j1 File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/altsyncram_d9j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d9j1" for hierarchy "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0q92.tdf
    Info (12023): Found entity 1: altsyncram_0q92 File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/altsyncram_0q92.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0q92" for hierarchy "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|altsyncram_0q92:altsyncram1" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/altsyncram_d9j1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/altsyncram_d9j1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/altsyncram_d9j1.tdf Line: 38
Info (12133): Instantiated megafunction "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/altsyncram_d9j1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "825373492"
    Info (12134): Parameter "NUMWORDS" = "1023"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "dig_displ_7_segs" for hierarchy "dig_displ_7_segs:dig_addr_2" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 60
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.07.25.12:11:25 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276006): RAM logic "main_module:dut1|riscv_single:rvsingle|datapath:dp|reg_file:rf|RF" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/imem_rf_dmem.v Line: 29
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/top.ram0_instr_mem_d9466838.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|Mod0" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 202
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|Mult1" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 183
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|Mult2" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 184
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|Div0" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 201
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|Mult0" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 182
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 57
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf
    Info (12023): Found entity 1: lpm_divide_lll File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_lll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/alt_u_div_ihe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 56
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_itl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 52
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_ltl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/alt_u_div_ohe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Mod0" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 202
Info (12133): Instantiated megafunction "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Mod0" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 202
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf
    Info (12023): Found entity 1: lpm_divide_anl File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_anl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/alt_u_div_ske.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult1" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 183
Info (12133): Instantiated megafunction "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult1" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 183
    Info (12134): Parameter "LPM_WIDTHA" = "64"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "96"
    Info (12134): Parameter "LPM_WIDTHR" = "96"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vs01.tdf
    Info (12023): Found entity 1: mult_vs01 File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/mult_vs01.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult2" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 184
Info (12133): Instantiated megafunction "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult2" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 184
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ls01.tdf
    Info (12023): Found entity 1: mult_ls01 File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/mult_ls01.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Div0" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 201
Info (12133): Instantiated megafunction "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s|lpm_divide:Div0" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 201
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf
    Info (12023): Found entity 1: lpm_divide_7vl File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/lpm_divide_7vl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult0" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 182
Info (12133): Instantiated megafunction "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult0" with the following parameter: File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/modulos_basicos.sv Line: 182
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_il01.tdf
    Info (12023): Found entity 1: mult_il01 File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/mult_il01.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult1|mult_vs01:auto_generated|mac_mult15" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/mult_vs01.tdf Line: 68
        Warning (14320): Synthesized away node "main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador|lpm_mult:Mult1|mult_vs01:auto_generated|mac_out16" File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/db/mult_vs01.tdf Line: 128
Info (13014): Ignored 798 buffer(s)
    Info (13019): Ignored 798 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 13
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 13
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 13
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 13
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Eduardo/Desktop/Especializacao_SENAI/PosGrad_Senai_SistEmbarc/M13_Monografia/Repo_TCC_SistEmb/Proj_RV32IM_02_De10Lite/top.sv Line: 13
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6359 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 6251 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 30 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Mon Jul 25 12:11:41 2022
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:41


