
raspbian-preinstalled/alsaloop:     file format elf32-littlearm


Disassembly of section .init:

000129c8 <.init>:
   129c8:	push	{r3, lr}
   129cc:	bl	137ac <snd_pcm_sw_params_set_start_threshold@plt+0x56c>
   129d0:	pop	{r3, pc}

Disassembly of section .plt:

000129d4 <snd_ctl_elem_value_set_id@plt-0x14>:
   129d4:	push	{lr}		; (str lr, [sp, #-4]!)
   129d8:	ldr	lr, [pc, #4]	; 129e4 <snd_ctl_elem_value_set_id@plt-0x4>
   129dc:	add	lr, pc, lr
   129e0:	ldr	pc, [lr, #8]!
   129e4:	andeq	ip, r1, r0, asr #6

000129e8 <snd_ctl_elem_value_set_id@plt>:
   129e8:	add	ip, pc, #0, 12
   129ec:	add	ip, ip, #28, 20	; 0x1c000
   129f0:	ldr	pc, [ip, #832]!	; 0x340

000129f4 <snd_output_printf@plt>:
   129f4:	add	ip, pc, #0, 12
   129f8:	add	ip, ip, #28, 20	; 0x1c000
   129fc:	ldr	pc, [ip, #824]!	; 0x338

00012a00 <open@plt>:
   12a00:	add	ip, pc, #0, 12
   12a04:	add	ip, ip, #28, 20	; 0x1c000
   12a08:	ldr	pc, [ip, #816]!	; 0x330

00012a0c <src_new@plt>:
   12a0c:	add	ip, pc, #0, 12
   12a10:	add	ip, ip, #28, 20	; 0x1c000
   12a14:	ldr	pc, [ip, #808]!	; 0x328

00012a18 <daemon@plt>:
   12a18:	add	ip, pc, #0, 12
   12a1c:	add	ip, ip, #28, 20	; 0x1c000
   12a20:	ldr	pc, [ip, #800]!	; 0x320

00012a24 <strerror@plt>:
   12a24:	add	ip, pc, #0, 12
   12a28:	add	ip, ip, #28, 20	; 0x1c000
   12a2c:	ldr	pc, [ip, #792]!	; 0x318

00012a30 <snd_ctl_elem_id_sizeof@plt>:
   12a30:	add	ip, pc, #0, 12
   12a34:	add	ip, ip, #28, 20	; 0x1c000
   12a38:	ldr	pc, [ip, #784]!	; 0x310

00012a3c <snd_pcm_hw_params_any@plt>:
   12a3c:	add	ip, pc, #0, 12
   12a40:	add	ip, ip, #28, 20	; 0x1c000
   12a44:	ldr	pc, [ip, #776]!	; 0x308

00012a48 <snd_pcm_close@plt>:
   12a48:	add	ip, pc, #0, 12
   12a4c:	add	ip, ip, #28, 20	; 0x1c000
   12a50:	ldr	pc, [ip, #768]!	; 0x300

00012a54 <abort@plt>:
   12a54:	add	ip, pc, #0, 12
   12a58:	add	ip, ip, #28, 20	; 0x1c000
   12a5c:	ldr	pc, [ip, #760]!	; 0x2f8

00012a60 <snd_ctl_elem_id_set_name@plt>:
   12a60:	add	ip, pc, #0, 12
   12a64:	add	ip, ip, #28, 20	; 0x1c000
   12a68:	ldr	pc, [ip, #752]!	; 0x2f0

00012a6c <snd_ctl_poll_descriptors_count@plt>:
   12a6c:	add	ip, pc, #0, 12
   12a70:	add	ip, ip, #28, 20	; 0x1c000
   12a74:	ldr	pc, [ip, #744]!	; 0x2e8

00012a78 <pthread_exit@plt>:
   12a78:	add	ip, pc, #0, 12
   12a7c:	add	ip, ip, #28, 20	; 0x1c000
   12a80:	ldr	pc, [ip, #736]!	; 0x2e0

00012a84 <__libc_start_main@plt>:
   12a84:	add	ip, pc, #0, 12
   12a88:	add	ip, ip, #28, 20	; 0x1c000
   12a8c:	ldr	pc, [ip, #728]!	; 0x2d8

00012a90 <snd_pcm_info_get_card@plt>:
   12a90:	add	ip, pc, #0, 12
   12a94:	add	ip, ip, #28, 20	; 0x1c000
   12a98:	ldr	pc, [ip, #720]!	; 0x2d0

00012a9c <snd_ctl_elem_value_get_boolean@plt>:
   12a9c:	add	ip, pc, #0, 12
   12aa0:	add	ip, ip, #28, 20	; 0x1c000
   12aa4:	ldr	pc, [ip, #712]!	; 0x2c8

00012aa8 <snd_pcm_start@plt>:
   12aa8:	add	ip, pc, #0, 12
   12aac:	add	ip, ip, #28, 20	; 0x1c000
   12ab0:	ldr	pc, [ip, #704]!	; 0x2c0

00012ab4 <src_float_to_int_array@plt>:
   12ab4:	add	ip, pc, #0, 12
   12ab8:	add	ip, ip, #28, 20	; 0x1c000
   12abc:	ldr	pc, [ip, #696]!	; 0x2b8

00012ac0 <signal@plt>:
   12ac0:	add	ip, pc, #0, 12
   12ac4:	add	ip, ip, #28, 20	; 0x1c000
   12ac8:	ldr	pc, [ip, #688]!	; 0x2b0

00012acc <snd_pcm_avail_update@plt>:
   12acc:	add	ip, pc, #0, 12
   12ad0:	add	ip, ip, #28, 20	; 0x1c000
   12ad4:	ldr	pc, [ip, #680]!	; 0x2a8

00012ad8 <__gmon_start__@plt>:
   12ad8:	add	ip, pc, #0, 12
   12adc:	add	ip, ip, #28, 20	; 0x1c000
   12ae0:	ldr	pc, [ip, #672]!	; 0x2a0

00012ae4 <snd_pcm_dump@plt>:
   12ae4:	add	ip, pc, #0, 12
   12ae8:	add	ip, ip, #28, 20	; 0x1c000
   12aec:	ldr	pc, [ip, #664]!	; 0x298

00012af0 <pthread_mutexattr_settype@plt>:
   12af0:	add	ip, pc, #0, 12
   12af4:	add	ip, ip, #28, 20	; 0x1c000
   12af8:	ldr	pc, [ip, #656]!	; 0x290

00012afc <src_short_to_float_array@plt>:
   12afc:	add	ip, pc, #0, 12
   12b00:	add	ip, ip, #28, 20	; 0x1c000
   12b04:	ldr	pc, [ip, #648]!	; 0x288

00012b08 <snd_ctl_elem_info_is_tlv_writable@plt>:
   12b08:	add	ip, pc, #0, 12
   12b0c:	add	ip, ip, #28, 20	; 0x1c000
   12b10:	ldr	pc, [ip, #640]!	; 0x280

00012b14 <snd_pcm_prepare@plt>:
   12b14:	add	ip, pc, #0, 12
   12b18:	add	ip, ip, #28, 20	; 0x1c000
   12b1c:	ldr	pc, [ip, #632]!	; 0x278

00012b20 <snd_pcm_sw_params_sizeof@plt>:
   12b20:	add	ip, pc, #0, 12
   12b24:	add	ip, ip, #28, 20	; 0x1c000
   12b28:	ldr	pc, [ip, #624]!	; 0x270

00012b2c <snd_pcm_hw_params_set_period_size_near@plt>:
   12b2c:	add	ip, pc, #0, 12
   12b30:	add	ip, ip, #28, 20	; 0x1c000
   12b34:	ldr	pc, [ip, #616]!	; 0x268

00012b38 <fclose@plt>:
   12b38:	add	ip, pc, #0, 12
   12b3c:	add	ip, ip, #28, 20	; 0x1c000
   12b40:	ldr	pc, [ip, #608]!	; 0x260

00012b44 <snd_ctl_elem_id_set_device@plt>:
   12b44:	add	ip, pc, #0, 12
   12b48:	add	ip, ip, #28, 20	; 0x1c000
   12b4c:	ldr	pc, [ip, #600]!	; 0x258

00012b50 <fgets@plt>:
   12b50:	add	ip, pc, #0, 12
   12b54:	add	ip, ip, #28, 20	; 0x1c000
   12b58:	ldr	pc, [ip, #592]!	; 0x250

00012b5c <snd_pcm_hw_free@plt>:
   12b5c:	add	ip, pc, #0, 12
   12b60:	add	ip, ip, #28, 20	; 0x1c000
   12b64:	ldr	pc, [ip, #584]!	; 0x248

00012b68 <__printf_chk@plt>:
   12b68:	add	ip, pc, #0, 12
   12b6c:	add	ip, ip, #28, 20	; 0x1c000
   12b70:	ldr	pc, [ip, #576]!	; 0x240

00012b74 <snd_pcm_access_name@plt>:
   12b74:	add	ip, pc, #0, 12
   12b78:	add	ip, ip, #28, 20	; 0x1c000
   12b7c:	ldr	pc, [ip, #568]!	; 0x238

00012b80 <strchr@plt>:
   12b80:	add	ip, pc, #0, 12
   12b84:	add	ip, ip, #28, 20	; 0x1c000
   12b88:	ldr	pc, [ip, #560]!	; 0x230

00012b8c <strcasecmp@plt>:
   12b8c:	add	ip, pc, #0, 12
   12b90:	add	ip, ip, #28, 20	; 0x1c000
   12b94:	ldr	pc, [ip, #552]!	; 0x228

00012b98 <snd_ctl_elem_value_set_integer@plt>:
   12b98:	add	ip, pc, #0, 12
   12b9c:	add	ip, ip, #28, 20	; 0x1c000
   12ba0:	ldr	pc, [ip, #544]!	; 0x220

00012ba4 <snd_ctl_elem_info_get_step@plt>:
   12ba4:	add	ip, pc, #0, 12
   12ba8:	add	ip, ip, #28, 20	; 0x1c000
   12bac:	ldr	pc, [ip, #536]!	; 0x218

00012bb0 <snd_ctl_elem_iface_name@plt>:
   12bb0:	add	ip, pc, #0, 12
   12bb4:	add	ip, ip, #28, 20	; 0x1c000
   12bb8:	ldr	pc, [ip, #528]!	; 0x210

00012bbc <calloc@plt>:
   12bbc:	add	ip, pc, #0, 12
   12bc0:	add	ip, ip, #28, 20	; 0x1c000
   12bc4:	ldr	pc, [ip, #520]!	; 0x208

00012bc8 <snd_ctl_elem_value_set_interface@plt>:
   12bc8:	add	ip, pc, #0, 12
   12bcc:	add	ip, ip, #28, 20	; 0x1c000
   12bd0:	ldr	pc, [ip, #512]!	; 0x200

00012bd4 <pthread_kill@plt>:
   12bd4:	add	ip, pc, #0, 12
   12bd8:	add	ip, ip, #28, 20	; 0x1c000
   12bdc:	ldr	pc, [ip, #504]!	; 0x1f8

00012be0 <snd_ctl_open@plt>:
   12be0:	add	ip, pc, #0, 12
   12be4:	add	ip, ip, #28, 20	; 0x1c000
   12be8:	ldr	pc, [ip, #496]!	; 0x1f0

00012bec <fopen@plt>:
   12bec:	add	ip, pc, #0, 12
   12bf0:	add	ip, ip, #28, 20	; 0x1c000
   12bf4:	ldr	pc, [ip, #488]!	; 0x1e8

00012bf8 <snd_ctl_elem_value_malloc@plt>:
   12bf8:	add	ip, pc, #0, 12
   12bfc:	add	ip, ip, #28, 20	; 0x1c000
   12c00:	ldr	pc, [ip, #480]!	; 0x1e0

00012c04 <sched_get_priority_max@plt>:
   12c04:	add	ip, pc, #0, 12
   12c08:	add	ip, ip, #28, 20	; 0x1c000
   12c0c:	ldr	pc, [ip, #472]!	; 0x1d8

00012c10 <snd_pcm_hw_params_get_period_size@plt>:
   12c10:	add	ip, pc, #0, 12
   12c14:	add	ip, ip, #28, 20	; 0x1c000
   12c18:	ldr	pc, [ip, #464]!	; 0x1d0

00012c1c <sched_setscheduler@plt>:
   12c1c:	add	ip, pc, #0, 12
   12c20:	add	ip, ip, #28, 20	; 0x1c000
   12c24:	ldr	pc, [ip, #456]!	; 0x1c8

00012c28 <memset@plt>:
   12c28:	add	ip, pc, #0, 12
   12c2c:	add	ip, ip, #28, 20	; 0x1c000
   12c30:	ldr	pc, [ip, #448]!	; 0x1c0

00012c34 <snd_ctl_elem_add_boolean@plt>:
   12c34:	add	ip, pc, #0, 12
   12c38:	add	ip, ip, #28, 20	; 0x1c000
   12c3c:	ldr	pc, [ip, #440]!	; 0x1b8

00012c40 <snd_ctl_read@plt>:
   12c40:	add	ip, pc, #0, 12
   12c44:	add	ip, ip, #28, 20	; 0x1c000
   12c48:	ldr	pc, [ip, #432]!	; 0x1b0

00012c4c <snd_pcm_hw_params@plt>:
   12c4c:	add	ip, pc, #0, 12
   12c50:	add	ip, ip, #28, 20	; 0x1c000
   12c54:	ldr	pc, [ip, #424]!	; 0x1a8

00012c58 <snd_pcm_sw_params_set_avail_min@plt>:
   12c58:	add	ip, pc, #0, 12
   12c5c:	add	ip, ip, #28, 20	; 0x1c000
   12c60:	ldr	pc, [ip, #416]!	; 0x1a0

00012c64 <snd_ctl_elem_info_copy@plt>:
   12c64:	add	ip, pc, #0, 12
   12c68:	add	ip, ip, #28, 20	; 0x1c000
   12c6c:	ldr	pc, [ip, #408]!	; 0x198

00012c70 <snd_ctl_elem_info_get_max@plt>:
   12c70:	add	ip, pc, #0, 12
   12c74:	add	ip, ip, #28, 20	; 0x1c000
   12c78:	ldr	pc, [ip, #400]!	; 0x190

00012c7c <snd_pcm_hw_params_sizeof@plt>:
   12c7c:	add	ip, pc, #0, 12
   12c80:	add	ip, ip, #28, 20	; 0x1c000
   12c84:	ldr	pc, [ip, #392]!	; 0x188

00012c88 <snd_pcm_format_value@plt>:
   12c88:	add	ip, pc, #0, 12
   12c8c:	add	ip, ip, #28, 20	; 0x1c000
   12c90:	ldr	pc, [ip, #384]!	; 0x180

00012c94 <snd_pcm_state@plt>:
   12c94:	add	ip, pc, #0, 12
   12c98:	add	ip, ip, #28, 20	; 0x1c000
   12c9c:	ldr	pc, [ip, #376]!	; 0x178

00012ca0 <usleep@plt>:
   12ca0:	add	ip, pc, #0, 12
   12ca4:	add	ip, ip, #28, 20	; 0x1c000
   12ca8:	ldr	pc, [ip, #368]!	; 0x170

00012cac <snd_pcm_open@plt>:
   12cac:	add	ip, pc, #0, 12
   12cb0:	add	ip, ip, #28, 20	; 0x1c000
   12cb4:	ldr	pc, [ip, #360]!	; 0x168

00012cb8 <snd_ctl_elem_tlv_read@plt>:
   12cb8:	add	ip, pc, #0, 12
   12cbc:	add	ip, ip, #28, 20	; 0x1c000
   12cc0:	ldr	pc, [ip, #352]!	; 0x160

00012cc4 <snd_ctl_elem_value_get_id@plt>:
   12cc4:	add	ip, pc, #0, 12
   12cc8:	add	ip, ip, #28, 20	; 0x1c000
   12ccc:	ldr	pc, [ip, #344]!	; 0x158

00012cd0 <snd_ctl_elem_value_get_integer@plt>:
   12cd0:	add	ip, pc, #0, 12
   12cd4:	add	ip, ip, #28, 20	; 0x1c000
   12cd8:	ldr	pc, [ip, #336]!	; 0x150

00012cdc <snd_pcm_info_free@plt>:
   12cdc:	add	ip, pc, #0, 12
   12ce0:	add	ip, ip, #28, 20	; 0x1c000
   12ce4:	ldr	pc, [ip, #328]!	; 0x148

00012ce8 <free@plt>:
   12ce8:	add	ip, pc, #0, 12
   12cec:	add	ip, ip, #28, 20	; 0x1c000
   12cf0:	ldr	pc, [ip, #320]!	; 0x140

00012cf4 <write@plt>:
   12cf4:	add	ip, pc, #0, 12
   12cf8:	add	ip, ip, #28, 20	; 0x1c000
   12cfc:	ldr	pc, [ip, #312]!	; 0x138

00012d00 <snd_ctl_event_elem_get_id@plt>:
   12d00:	add	ip, pc, #0, 12
   12d04:	add	ip, ip, #28, 20	; 0x1c000
   12d08:	ldr	pc, [ip, #304]!	; 0x130

00012d0c <getopt_long@plt>:
   12d0c:	add	ip, pc, #0, 12
   12d10:	add	ip, ip, #28, 20	; 0x1c000
   12d14:	ldr	pc, [ip, #296]!	; 0x128

00012d18 <snd_ctl_elem_id_get_name@plt>:
   12d18:	add	ip, pc, #0, 12
   12d1c:	add	ip, ip, #28, 20	; 0x1c000
   12d20:	ldr	pc, [ip, #288]!	; 0x120

00012d24 <snd_ctl_subscribe_events@plt>:
   12d24:	add	ip, pc, #0, 12
   12d28:	add	ip, ip, #28, 20	; 0x1c000
   12d2c:	ldr	pc, [ip, #280]!	; 0x118

00012d30 <snd_ctl_elem_info_set_id@plt>:
   12d30:	add	ip, pc, #0, 12
   12d34:	add	ip, ip, #28, 20	; 0x1c000
   12d38:	ldr	pc, [ip, #272]!	; 0x110

00012d3c <openlog@plt>:
   12d3c:	add	ip, pc, #0, 12
   12d40:	add	ip, ip, #28, 20	; 0x1c000
   12d44:	ldr	pc, [ip, #264]!	; 0x108

00012d48 <gettimeofday@plt>:
   12d48:	add	ip, pc, #0, 12
   12d4c:	add	ip, ip, #28, 20	; 0x1c000
   12d50:	ldr	pc, [ip, #256]!	; 0x100

00012d54 <snd_ctl_close@plt>:
   12d54:	add	ip, pc, #0, 12
   12d58:	add	ip, ip, #28, 20	; 0x1c000
   12d5c:	ldr	pc, [ip, #248]!	; 0xf8

00012d60 <snd_pcm_sw_params@plt>:
   12d60:	add	ip, pc, #0, 12
   12d64:	add	ip, ip, #28, 20	; 0x1c000
   12d68:	ldr	pc, [ip, #240]!	; 0xf0

00012d6c <pthread_mutex_unlock@plt>:
   12d6c:	add	ip, pc, #0, 12
   12d70:	add	ip, ip, #28, 20	; 0x1c000
   12d74:	ldr	pc, [ip, #232]!	; 0xe8

00012d78 <snd_pcm_delay@plt>:
   12d78:	add	ip, pc, #0, 12
   12d7c:	add	ip, ip, #28, 20	; 0x1c000
   12d80:	ldr	pc, [ip, #224]!	; 0xe0

00012d84 <snd_pcm_format_width@plt>:
   12d84:	add	ip, pc, #0, 12
   12d88:	add	ip, ip, #28, 20	; 0x1c000
   12d8c:	ldr	pc, [ip, #216]!	; 0xd8

00012d90 <snd_ctl_elem_id_get_index@plt>:
   12d90:	add	ip, pc, #0, 12
   12d94:	add	ip, ip, #28, 20	; 0x1c000
   12d98:	ldr	pc, [ip, #208]!	; 0xd0

00012d9c <snd_pcm_writei@plt>:
   12d9c:	add	ip, pc, #0, 12
   12da0:	add	ip, ip, #28, 20	; 0x1c000
   12da4:	ldr	pc, [ip, #200]!	; 0xc8

00012da8 <snd_ctl_elem_info@plt>:
   12da8:	add	ip, pc, #0, 12
   12dac:	add	ip, ip, #28, 20	; 0x1c000
   12db0:	ldr	pc, [ip, #192]!	; 0xc0

00012db4 <pthread_mutexattr_destroy@plt>:
   12db4:	add	ip, pc, #0, 12
   12db8:	add	ip, ip, #28, 20	; 0x1c000
   12dbc:	ldr	pc, [ip, #184]!	; 0xb8

00012dc0 <snd_ctl_poll_descriptors_revents@plt>:
   12dc0:	add	ip, pc, #0, 12
   12dc4:	add	ip, ip, #28, 20	; 0x1c000
   12dc8:	ldr	pc, [ip, #176]!	; 0xb0

00012dcc <pthread_mutex_lock@plt>:
   12dcc:	add	ip, pc, #0, 12
   12dd0:	add	ip, ip, #28, 20	; 0x1c000
   12dd4:	ldr	pc, [ip, #168]!	; 0xa8

00012dd8 <strlen@plt>:
   12dd8:	add	ip, pc, #0, 12
   12ddc:	add	ip, ip, #28, 20	; 0x1c000
   12de0:	ldr	pc, [ip, #160]!	; 0xa0

00012de4 <pthread_create@plt>:
   12de4:	add	ip, pc, #0, 12
   12de8:	add	ip, ip, #28, 20	; 0x1c000
   12dec:	ldr	pc, [ip, #152]!	; 0x98

00012df0 <memcpy@plt>:
   12df0:	add	ip, pc, #0, 12
   12df4:	add	ip, ip, #28, 20	; 0x1c000
   12df8:	ldr	pc, [ip, #144]!	; 0x90

00012dfc <snd_ctl_poll_descriptors@plt>:
   12dfc:	add	ip, pc, #0, 12
   12e00:	add	ip, ip, #28, 20	; 0x1c000
   12e04:	ldr	pc, [ip, #136]!	; 0x88

00012e08 <snd_pcm_readi@plt>:
   12e08:	add	ip, pc, #0, 12
   12e0c:	add	ip, ip, #28, 20	; 0x1c000
   12e10:	ldr	pc, [ip, #128]!	; 0x80

00012e14 <snd_pcm_resume@plt>:
   12e14:	add	ip, pc, #0, 12
   12e18:	add	ip, ip, #28, 20	; 0x1c000
   12e1c:	ldr	pc, [ip, #120]!	; 0x78

00012e20 <snd_strerror@plt>:
   12e20:	add	ip, pc, #0, 12
   12e24:	add	ip, ip, #28, 20	; 0x1c000
   12e28:	ldr	pc, [ip, #112]!	; 0x70

00012e2c <feof@plt>:
   12e2c:	add	ip, pc, #0, 12
   12e30:	add	ip, ip, #28, 20	; 0x1c000
   12e34:	ldr	pc, [ip, #104]!	; 0x68

00012e38 <snd_ctl_elem_info_malloc@plt>:
   12e38:	add	ip, pc, #0, 12
   12e3c:	add	ip, ip, #28, 20	; 0x1c000
   12e40:	ldr	pc, [ip, #96]!	; 0x60

00012e44 <snd_ctl_elem_id_set_index@plt>:
   12e44:	add	ip, pc, #0, 12
   12e48:	add	ip, ip, #28, 20	; 0x1c000
   12e4c:	ldr	pc, [ip, #88]!	; 0x58

00012e50 <snd_ctl_elem_value_set_subdevice@plt>:
   12e50:	add	ip, pc, #0, 12
   12e54:	add	ip, ip, #28, 20	; 0x1c000
   12e58:	ldr	pc, [ip, #80]!	; 0x50

00012e5c <strtol@plt>:
   12e5c:	add	ip, pc, #0, 12
   12e60:	add	ip, ip, #28, 20	; 0x1c000
   12e64:	ldr	pc, [ip, #72]!	; 0x48

00012e68 <src_int_to_float_array@plt>:
   12e68:	add	ip, pc, #0, 12
   12e6c:	add	ip, ip, #28, 20	; 0x1c000
   12e70:	ldr	pc, [ip, #64]!	; 0x40

00012e74 <snd_ctl_elem_add_integer@plt>:
   12e74:	add	ip, pc, #0, 12
   12e78:	add	ip, ip, #28, 20	; 0x1c000
   12e7c:	ldr	pc, [ip, #56]!	; 0x38

00012e80 <snd_ctl_elem_value_clear@plt>:
   12e80:	add	ip, pc, #0, 12
   12e84:	add	ip, ip, #28, 20	; 0x1c000
   12e88:	ldr	pc, [ip, #48]!	; 0x30

00012e8c <raise@plt>:
   12e8c:	add	ip, pc, #0, 12
   12e90:	add	ip, ip, #28, 20	; 0x1c000
   12e94:	ldr	pc, [ip, #40]!	; 0x28

00012e98 <src_process@plt>:
   12e98:	add	ip, pc, #0, 12
   12e9c:	add	ip, ip, #28, 20	; 0x1c000
   12ea0:	ldr	pc, [ip, #32]!

00012ea4 <snd_pcm_info_get_subdevice@plt>:
   12ea4:	add	ip, pc, #0, 12
   12ea8:	add	ip, ip, #28, 20	; 0x1c000
   12eac:	ldr	pc, [ip, #24]!

00012eb0 <snd_ctl_elem_type_name@plt>:
   12eb0:	add	ip, pc, #0, 12
   12eb4:	add	ip, ip, #28, 20	; 0x1c000
   12eb8:	ldr	pc, [ip, #16]!

00012ebc <snd_ctl_elem_info_get_min@plt>:
   12ebc:	add	ip, pc, #0, 12
   12ec0:	add	ip, ip, #28, 20	; 0x1c000
   12ec4:	ldr	pc, [ip, #8]!

00012ec8 <__snprintf_chk@plt>:
   12ec8:	add	ip, pc, #0, 12
   12ecc:	add	ip, ip, #28, 20	; 0x1c000
   12ed0:	ldr	pc, [ip, #0]!

00012ed4 <snd_ctl_elem_id_set_numid@plt>:
   12ed4:	add	ip, pc, #0, 12
   12ed8:	add	ip, ip, #110592	; 0x1b000
   12edc:	ldr	pc, [ip, #4088]!	; 0xff8

00012ee0 <pthread_mutex_init@plt>:
   12ee0:	add	ip, pc, #0, 12
   12ee4:	add	ip, ip, #110592	; 0x1b000
   12ee8:	ldr	pc, [ip, #4080]!	; 0xff0

00012eec <__syslog_chk@plt>:
   12eec:	add	ip, pc, #0, 12
   12ef0:	add	ip, ip, #110592	; 0x1b000
   12ef4:	ldr	pc, [ip, #4072]!	; 0xfe8

00012ef8 <src_delete@plt>:
   12ef8:	add	ip, pc, #0, 12
   12efc:	add	ip, ip, #110592	; 0x1b000
   12f00:	ldr	pc, [ip, #4064]!	; 0xfe0

00012f04 <snd_ctl_event_sizeof@plt>:
   12f04:	add	ip, pc, #0, 12
   12f08:	add	ip, ip, #110592	; 0x1b000
   12f0c:	ldr	pc, [ip, #4056]!	; 0xfd8

00012f10 <close@plt>:
   12f10:	add	ip, pc, #0, 12
   12f14:	add	ip, ip, #110592	; 0x1b000
   12f18:	ldr	pc, [ip, #4048]!	; 0xfd0

00012f1c <snd_pcm_drop@plt>:
   12f1c:	add	ip, pc, #0, 12
   12f20:	add	ip, ip, #110592	; 0x1b000
   12f24:	ldr	pc, [ip, #4040]!	; 0xfc8

00012f28 <fwrite@plt>:
   12f28:	add	ip, pc, #0, 12
   12f2c:	add	ip, ip, #110592	; 0x1b000
   12f30:	ldr	pc, [ip, #4032]!	; 0xfc0

00012f34 <snd_ctl_elem_id_malloc@plt>:
   12f34:	add	ip, pc, #0, 12
   12f38:	add	ip, ip, #110592	; 0x1b000
   12f3c:	ldr	pc, [ip, #4024]!	; 0xfb8

00012f40 <strncasecmp@plt>:
   12f40:	add	ip, pc, #0, 12
   12f44:	add	ip, ip, #110592	; 0x1b000
   12f48:	ldr	pc, [ip, #4016]!	; 0xfb0

00012f4c <snd_pcm_format_physical_width@plt>:
   12f4c:	add	ip, pc, #0, 12
   12f50:	add	ip, ip, #110592	; 0x1b000
   12f54:	ldr	pc, [ip, #4008]!	; 0xfa8

00012f58 <snd_pcm_hw_params_set_rate_resample@plt>:
   12f58:	add	ip, pc, #0, 12
   12f5c:	add	ip, ip, #110592	; 0x1b000
   12f60:	ldr	pc, [ip, #4000]!	; 0xfa0

00012f64 <snd_ctl_elem_info_get_type@plt>:
   12f64:	add	ip, pc, #0, 12
   12f68:	add	ip, ip, #110592	; 0x1b000
   12f6c:	ldr	pc, [ip, #3992]!	; 0xf98

00012f70 <snd_ctl_elem_value_set_name@plt>:
   12f70:	add	ip, pc, #0, 12
   12f74:	add	ip, ip, #110592	; 0x1b000
   12f78:	ldr	pc, [ip, #3984]!	; 0xf90

00012f7c <__ctype_b_loc@plt>:
   12f7c:	add	ip, pc, #0, 12
   12f80:	add	ip, ip, #110592	; 0x1b000
   12f84:	ldr	pc, [ip, #3976]!	; 0xf88

00012f88 <snd_pcm_info_get_device@plt>:
   12f88:	add	ip, pc, #0, 12
   12f8c:	add	ip, ip, #110592	; 0x1b000
   12f90:	ldr	pc, [ip, #3968]!	; 0xf80

00012f94 <snd_ctl_elem_info_get_count@plt>:
   12f94:	add	ip, pc, #0, 12
   12f98:	add	ip, ip, #110592	; 0x1b000
   12f9c:	ldr	pc, [ip, #3960]!	; 0xf78

00012fa0 <snd_pcm_hw_params_get_buffer_size@plt>:
   12fa0:	add	ip, pc, #0, 12
   12fa4:	add	ip, ip, #110592	; 0x1b000
   12fa8:	ldr	pc, [ip, #3952]!	; 0xf70

00012fac <strdup@plt>:
   12fac:	add	ip, pc, #0, 12
   12fb0:	add	ip, ip, #110592	; 0x1b000
   12fb4:	ldr	pc, [ip, #3944]!	; 0xf68

00012fb8 <malloc@plt>:
   12fb8:	add	ip, pc, #0, 12
   12fbc:	add	ip, ip, #110592	; 0x1b000
   12fc0:	ldr	pc, [ip, #3936]!	; 0xf60

00012fc4 <__stack_chk_fail@plt>:
   12fc4:	add	ip, pc, #0, 12
   12fc8:	add	ip, ip, #110592	; 0x1b000
   12fcc:	ldr	pc, [ip, #3928]!	; 0xf58

00012fd0 <snd_pcm_poll_descriptors_revents@plt>:
   12fd0:	add	ip, pc, #0, 12
   12fd4:	add	ip, ip, #110592	; 0x1b000
   12fd8:	ldr	pc, [ip, #3920]!	; 0xf50

00012fdc <snd_ctl_elem_id_get_device@plt>:
   12fdc:	add	ip, pc, #0, 12
   12fe0:	add	ip, ip, #110592	; 0x1b000
   12fe4:	ldr	pc, [ip, #3912]!	; 0xf48

00012fe8 <snd_ctl_elem_id_get_subdevice@plt>:
   12fe8:	add	ip, pc, #0, 12
   12fec:	add	ip, ip, #110592	; 0x1b000
   12ff0:	ldr	pc, [ip, #3904]!	; 0xf40

00012ff4 <__fprintf_chk@plt>:
   12ff4:	add	ip, pc, #0, 12
   12ff8:	add	ip, ip, #110592	; 0x1b000
   12ffc:	ldr	pc, [ip, #3896]!	; 0xf38

00013000 <poll@plt>:
   13000:	add	ip, pc, #0, 12
   13004:	add	ip, ip, #110592	; 0x1b000
   13008:	ldr	pc, [ip, #3888]!	; 0xf30

0001300c <snd_pcm_hw_params_set_rate_near@plt>:
   1300c:	add	ip, pc, #0, 12
   13010:	add	ip, ip, #110592	; 0x1b000
   13014:	ldr	pc, [ip, #3880]!	; 0xf28

00013018 <sched_getparam@plt>:
   13018:	add	ip, pc, #0, 12
   1301c:	add	ip, ip, #110592	; 0x1b000
   13020:	ldr	pc, [ip, #3872]!	; 0xf20

00013024 <snd_pcm_poll_descriptors@plt>:
   13024:	add	ip, pc, #0, 12
   13028:	add	ip, ip, #110592	; 0x1b000
   1302c:	ldr	pc, [ip, #3864]!	; 0xf18

00013030 <snd_pcm_hw_params_set_access@plt>:
   13030:	add	ip, pc, #0, 12
   13034:	add	ip, ip, #110592	; 0x1b000
   13038:	ldr	pc, [ip, #3856]!	; 0xf10

0001303c <snd_pcm_format_name@plt>:
   1303c:	add	ip, pc, #0, 12
   13040:	add	ip, ip, #110592	; 0x1b000
   13044:	ldr	pc, [ip, #3848]!	; 0xf08

00013048 <snd_ctl_elem_value_free@plt>:
   13048:	add	ip, pc, #0, 12
   1304c:	add	ip, ip, #110592	; 0x1b000
   13050:	ldr	pc, [ip, #3840]!	; 0xf00

00013054 <memmove@plt>:
   13054:	add	ip, pc, #0, 12
   13058:	add	ip, ip, #110592	; 0x1b000
   1305c:	ldr	pc, [ip, #3832]!	; 0xef8

00013060 <src_float_to_short_array@plt>:
   13060:	add	ip, pc, #0, 12
   13064:	add	ip, ip, #110592	; 0x1b000
   13068:	ldr	pc, [ip, #3824]!	; 0xef0

0001306c <snd_pcm_hw_params_set_channels@plt>:
   1306c:	add	ip, pc, #0, 12
   13070:	add	ip, ip, #110592	; 0x1b000
   13074:	ldr	pc, [ip, #3816]!	; 0xee8

00013078 <puts@plt>:
   13078:	add	ip, pc, #0, 12
   1307c:	add	ip, ip, #110592	; 0x1b000
   13080:	ldr	pc, [ip, #3808]!	; 0xee0

00013084 <snd_pcm_hw_params_copy@plt>:
   13084:	add	ip, pc, #0, 12
   13088:	add	ip, ip, #110592	; 0x1b000
   1308c:	ldr	pc, [ip, #3800]!	; 0xed8

00013090 <snd_pcm_format_set_silence@plt>:
   13090:	add	ip, pc, #0, 12
   13094:	add	ip, ip, #110592	; 0x1b000
   13098:	ldr	pc, [ip, #3792]!	; 0xed0

0001309c <snd_pcm_hw_params_get_rate@plt>:
   1309c:	add	ip, pc, #0, 12
   130a0:	add	ip, ip, #110592	; 0x1b000
   130a4:	ldr	pc, [ip, #3784]!	; 0xec8

000130a8 <snd_ctl_elem_id_get_numid@plt>:
   130a8:	add	ip, pc, #0, 12
   130ac:	add	ip, ip, #110592	; 0x1b000
   130b0:	ldr	pc, [ip, #3776]!	; 0xec0

000130b4 <closelog@plt>:
   130b4:	add	ip, pc, #0, 12
   130b8:	add	ip, ip, #110592	; 0x1b000
   130bc:	ldr	pc, [ip, #3768]!	; 0xeb8

000130c0 <fork@plt>:
   130c0:	add	ip, pc, #0, 12
   130c4:	add	ip, ip, #110592	; 0x1b000
   130c8:	ldr	pc, [ip, #3760]!	; 0xeb0

000130cc <snd_ctl_event_elem_get_mask@plt>:
   130cc:	add	ip, pc, #0, 12
   130d0:	add	ip, ip, #110592	; 0x1b000
   130d4:	ldr	pc, [ip, #3752]!	; 0xea8

000130d8 <snd_ctl_elem_id_set_interface@plt>:
   130d8:	add	ip, pc, #0, 12
   130dc:	add	ip, ip, #110592	; 0x1b000
   130e0:	ldr	pc, [ip, #3744]!	; 0xea0

000130e4 <snd_pcm_info@plt>:
   130e4:	add	ip, pc, #0, 12
   130e8:	add	ip, ip, #110592	; 0x1b000
   130ec:	ldr	pc, [ip, #3736]!	; 0xe98

000130f0 <snd_ctl_elem_value_set_device@plt>:
   130f0:	add	ip, pc, #0, 12
   130f4:	add	ip, ip, #110592	; 0x1b000
   130f8:	ldr	pc, [ip, #3728]!	; 0xe90

000130fc <snd_ctl_elem_read@plt>:
   130fc:	add	ip, pc, #0, 12
   13100:	add	ip, ip, #110592	; 0x1b000
   13104:	ldr	pc, [ip, #3720]!	; 0xe88

00013108 <snd_pcm_poll_descriptors_count@plt>:
   13108:	add	ip, pc, #0, 12
   1310c:	add	ip, ip, #110592	; 0x1b000
   13110:	ldr	pc, [ip, #3712]!	; 0xe80

00013114 <__sprintf_chk@plt>:
   13114:	add	ip, pc, #0, 12
   13118:	add	ip, ip, #110592	; 0x1b000
   1311c:	ldr	pc, [ip, #3704]!	; 0xe78

00013120 <snd_pcm_hw_params_set_buffer_size_near@plt>:
   13120:	add	ip, pc, #0, 12
   13124:	add	ip, ip, #110592	; 0x1b000
   13128:	ldr	pc, [ip, #3696]!	; 0xe70

0001312c <snd_ctl_elem_id_set_subdevice@plt>:
   1312c:	add	ip, pc, #0, 12
   13130:	add	ip, ip, #110592	; 0x1b000
   13134:	ldr	pc, [ip, #3688]!	; 0xe68

00013138 <nanosleep@plt>:
   13138:	add	ip, pc, #0, 12
   1313c:	add	ip, ip, #110592	; 0x1b000
   13140:	ldr	pc, [ip, #3680]!	; 0xe60

00013144 <realloc@plt>:
   13144:	add	ip, pc, #0, 12
   13148:	add	ip, ip, #110592	; 0x1b000
   1314c:	ldr	pc, [ip, #3672]!	; 0xe58

00013150 <snd_output_stdio_attach@plt>:
   13150:	add	ip, pc, #0, 12
   13154:	add	ip, ip, #110592	; 0x1b000
   13158:	ldr	pc, [ip, #3664]!	; 0xe50

0001315c <snd_ctl_elem_write@plt>:
   1315c:	add	ip, pc, #0, 12
   13160:	add	ip, ip, #110592	; 0x1b000
   13164:	ldr	pc, [ip, #3656]!	; 0xe48

00013168 <snd_pcm_info_malloc@plt>:
   13168:	add	ip, pc, #0, 12
   1316c:	add	ip, ip, #110592	; 0x1b000
   13170:	ldr	pc, [ip, #3648]!	; 0xe40

00013174 <snd_ctl_elem_id_get_interface@plt>:
   13174:	add	ip, pc, #0, 12
   13178:	add	ip, ip, #110592	; 0x1b000
   1317c:	ldr	pc, [ip, #3640]!	; 0xe38

00013180 <pthread_mutexattr_init@plt>:
   13180:	add	ip, pc, #0, 12
   13184:	add	ip, ip, #110592	; 0x1b000
   13188:	ldr	pc, [ip, #3632]!	; 0xe30

0001318c <snd_pcm_sw_params_get_avail_min@plt>:
   1318c:	add	ip, pc, #0, 12
   13190:	add	ip, ip, #110592	; 0x1b000
   13194:	ldr	pc, [ip, #3624]!	; 0xe28

00013198 <strcmp@plt>:
   13198:	add	ip, pc, #0, 12
   1319c:	add	ip, ip, #110592	; 0x1b000
   131a0:	ldr	pc, [ip, #3616]!	; 0xe20

000131a4 <exit@plt>:
   131a4:	add	ip, pc, #0, 12
   131a8:	add	ip, ip, #110592	; 0x1b000
   131ac:	ldr	pc, [ip, #3608]!	; 0xe18

000131b0 <snd_ctl_event_elem_get_name@plt>:
   131b0:	add	ip, pc, #0, 12
   131b4:	add	ip, ip, #110592	; 0x1b000
   131b8:	ldr	pc, [ip, #3600]!	; 0xe10

000131bc <snd_ctl_elem_remove@plt>:
   131bc:	add	ip, pc, #0, 12
   131c0:	add	ip, ip, #110592	; 0x1b000
   131c4:	ldr	pc, [ip, #3592]!	; 0xe08

000131c8 <snd_ctl_elem_value_set_boolean@plt>:
   131c8:	add	ip, pc, #0, 12
   131cc:	add	ip, ip, #110592	; 0x1b000
   131d0:	ldr	pc, [ip, #3584]!	; 0xe00

000131d4 <__errno_location@plt>:
   131d4:	add	ip, pc, #0, 12
   131d8:	add	ip, ip, #110592	; 0x1b000
   131dc:	ldr	pc, [ip, #3576]!	; 0xdf8

000131e0 <pthread_self@plt>:
   131e0:	add	ip, pc, #0, 12
   131e4:	add	ip, ip, #110592	; 0x1b000
   131e8:	ldr	pc, [ip, #3568]!	; 0xdf0

000131ec <snd_ctl_elem_unlock@plt>:
   131ec:	add	ip, pc, #0, 12
   131f0:	add	ip, ip, #110592	; 0x1b000
   131f4:	ldr	pc, [ip, #3560]!	; 0xde8

000131f8 <snd_pcm_hw_params_set_format@plt>:
   131f8:	add	ip, pc, #0, 12
   131fc:	add	ip, ip, #110592	; 0x1b000
   13200:	ldr	pc, [ip, #3552]!	; 0xde0

00013204 <snd_ctl_event_get_type@plt>:
   13204:	add	ip, pc, #0, 12
   13208:	add	ip, ip, #110592	; 0x1b000
   1320c:	ldr	pc, [ip, #3544]!	; 0xdd8

00013210 <snd_pcm_sw_params_current@plt>:
   13210:	add	ip, pc, #0, 12
   13214:	add	ip, ip, #110592	; 0x1b000
   13218:	ldr	pc, [ip, #3536]!	; 0xdd0

0001321c <pthread_join@plt>:
   1321c:	add	ip, pc, #0, 12
   13220:	add	ip, ip, #110592	; 0x1b000
   13224:	ldr	pc, [ip, #3528]!	; 0xdc8

00013228 <snd_ctl_elem_tlv_write@plt>:
   13228:	add	ip, pc, #0, 12
   1322c:	add	ip, ip, #110592	; 0x1b000
   13230:	ldr	pc, [ip, #3520]!	; 0xdc0

00013234 <pthread_once@plt>:
   13234:	add	ip, pc, #0, 12
   13238:	add	ip, ip, #110592	; 0x1b000
   1323c:	ldr	pc, [ip, #3512]!	; 0xdb8

00013240 <snd_pcm_sw_params_set_start_threshold@plt>:
   13240:	add	ip, pc, #0, 12
   13244:	add	ip, ip, #110592	; 0x1b000
   13248:	ldr	pc, [ip, #3504]!	; 0xdb0

Disassembly of section .text:

00013250 <.text>:
   13250:	ldr	r3, [pc, #1240]	; 13730 <snd_pcm_sw_params_set_start_threshold@plt+0x4f0>
   13254:	ldr	ip, [pc, #1240]	; 13734 <snd_pcm_sw_params_set_start_threshold@plt+0x4f4>
   13258:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1325c:	sub	sp, sp, #20
   13260:	ldr	r3, [r3]
   13264:	mov	r4, r0
   13268:	mov	r5, r1
   1326c:	mov	r2, #0
   13270:	ldr	r1, [ip]
   13274:	add	r0, sp, #8
   13278:	str	r3, [sp, #12]
   1327c:	bl	13150 <snd_output_stdio_attach@plt>
   13280:	cmp	r0, #0
   13284:	bge	132dc <snd_pcm_sw_params_set_start_threshold@plt+0x9c>
   13288:	ldr	r3, [pc, #1192]	; 13738 <snd_pcm_sw_params_set_start_threshold@plt+0x4f8>
   1328c:	ldr	r3, [r3, #8]
   13290:	cmp	r3, #0
   13294:	bne	132c0 <snd_pcm_sw_params_set_start_threshold@plt+0x80>
   13298:	ldr	r3, [pc, #1180]	; 1373c <snd_pcm_sw_params_set_start_threshold@plt+0x4fc>
   1329c:	ldr	r4, [r3]
   132a0:	bl	12e20 <snd_strerror@plt>
   132a4:	ldr	r2, [pc, #1172]	; 13740 <snd_pcm_sw_params_set_start_threshold@plt+0x500>
   132a8:	mov	r1, #1
   132ac:	mov	r3, r0
   132b0:	mov	r0, r4
   132b4:	bl	12ff4 <__fprintf_chk@plt>
   132b8:	mov	r0, #1
   132bc:	bl	131a4 <exit@plt>
   132c0:	bl	12e20 <snd_strerror@plt>
   132c4:	ldr	r2, [pc, #1140]	; 13740 <snd_pcm_sw_params_set_start_threshold@plt+0x500>
   132c8:	mov	r1, #1
   132cc:	mov	r3, r0
   132d0:	mov	r0, #2
   132d4:	bl	12eec <__syslog_chk@plt>
   132d8:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   132dc:	mov	r1, r5
   132e0:	mov	r0, r4
   132e4:	mov	r3, #1
   132e8:	ldr	r2, [sp, #8]
   132ec:	bl	14104 <snd_pcm_sw_params_set_start_threshold@plt+0xec4>
   132f0:	cmp	r0, #0
   132f4:	blt	134b8 <snd_pcm_sw_params_set_start_threshold@plt+0x278>
   132f8:	ldr	r5, [pc, #1080]	; 13738 <snd_pcm_sw_params_set_start_threshold@plt+0x4f8>
   132fc:	ldr	r3, [r5, #40]	; 0x28
   13300:	cmp	r3, #0
   13304:	ble	13328 <snd_pcm_sw_params_set_start_threshold@plt+0xe8>
   13308:	ldr	r2, [r5, #44]	; 0x2c
   1330c:	sub	r3, r3, #1
   13310:	str	r3, [r5, #40]	; 0x28
   13314:	ldr	r0, [r2, r3, lsl #2]
   13318:	bl	12ce8 <free@plt>
   1331c:	ldr	r3, [r5, #40]	; 0x28
   13320:	cmp	r3, #0
   13324:	bgt	13308 <snd_pcm_sw_params_set_start_threshold@plt+0xc8>
   13328:	ldr	r0, [r5, #44]	; 0x2c
   1332c:	bl	12ce8 <free@plt>
   13330:	ldr	r3, [r5, #28]
   13334:	cmp	r3, #0
   13338:	ble	13498 <snd_pcm_sw_params_set_start_threshold@plt+0x258>
   1333c:	ldr	r3, [r5, #24]
   13340:	cmp	r3, #0
   13344:	bne	1361c <snd_pcm_sw_params_set_start_threshold@plt+0x3dc>
   13348:	ldr	r6, [r5, #36]	; 0x24
   1334c:	ldr	lr, [r5, #28]
   13350:	sub	r6, r6, #4
   13354:	mvn	ip, #0
   13358:	add	r4, r6, lr, lsl #2
   1335c:	cmp	lr, #0
   13360:	ble	134f8 <snd_pcm_sw_params_set_start_threshold@plt+0x2b8>
   13364:	mov	r1, r6
   13368:	mvn	r3, #-2147483648	; 0x80000000
   1336c:	ldr	r2, [r1, #4]!
   13370:	ldr	r2, [r2, #72]	; 0x48
   13374:	cmp	r2, r3
   13378:	movge	r0, #0
   1337c:	movlt	r0, #1
   13380:	cmp	r2, ip
   13384:	movle	r0, #0
   13388:	cmp	r0, #0
   1338c:	movne	r3, r2
   13390:	cmp	r4, r1
   13394:	bne	1336c <snd_pcm_sw_params_set_start_threshold@plt+0x12c>
   13398:	add	ip, ip, #1
   1339c:	mov	r2, r6
   133a0:	ldr	r1, [r2, #4]!
   133a4:	ldr	r0, [r1, #72]	; 0x48
   133a8:	cmp	r0, r3
   133ac:	streq	ip, [r1, #72]	; 0x48
   133b0:	cmp	r2, r4
   133b4:	bne	133a0 <snd_pcm_sw_params_set_start_threshold@plt+0x160>
   133b8:	cmn	r3, #-2147483647	; 0x80000001
   133bc:	bne	1335c <snd_pcm_sw_params_set_start_threshold@plt+0x11c>
   133c0:	mov	r3, r6
   133c4:	mvn	r8, #0
   133c8:	ldr	r2, [r3, #4]!
   133cc:	ldr	r2, [r2, #72]	; 0x48
   133d0:	cmp	r8, r2
   133d4:	movlt	r8, r2
   133d8:	cmp	r4, r3
   133dc:	bne	133c8 <snd_pcm_sw_params_set_start_threshold@plt+0x188>
   133e0:	add	r8, r8, #1
   133e4:	mov	r1, #24
   133e8:	mov	r0, #1
   133ec:	mul	r1, r1, r8
   133f0:	bl	12bbc <calloc@plt>
   133f4:	ldr	r9, [pc, #840]	; 13744 <snd_pcm_sw_params_set_start_threshold@plt+0x504>
   133f8:	cmp	r0, #0
   133fc:	str	r0, [r9]
   13400:	beq	13660 <snd_pcm_sw_params_set_start_threshold@plt+0x420>
   13404:	mov	sl, r0
   13408:	mov	r7, #0
   1340c:	cmp	r7, r8
   13410:	bge	13518 <snd_pcm_sw_params_set_start_threshold@plt+0x2d8>
   13414:	cmp	r8, #1
   13418:	ldr	r1, [sp, #8]
   1341c:	movle	r2, #0
   13420:	movgt	r2, #1
   13424:	mov	r3, r6
   13428:	mov	fp, #0
   1342c:	ldr	r0, [r3, #4]!
   13430:	ldr	r0, [r0, #72]	; 0x48
   13434:	cmp	r0, r7
   13438:	addeq	fp, fp, #1
   1343c:	cmp	r4, r3
   13440:	bne	1342c <snd_pcm_sw_params_set_start_threshold@plt+0x1ec>
   13444:	lsl	r0, fp, #2
   13448:	stm	sp, {r1, r2}
   1344c:	bl	12fb8 <malloc@plt>
   13450:	ldr	r1, [sp]
   13454:	ldr	r2, [sp, #4]
   13458:	mov	r3, r6
   1345c:	mov	ip, #0
   13460:	str	fp, [sl, #16]
   13464:	str	r1, [sl, #20]
   13468:	str	r2, [sl]
   1346c:	str	r0, [sl, #12]
   13470:	ldr	r2, [r3, #4]!
   13474:	ldr	r1, [r2, #72]	; 0x48
   13478:	cmp	r1, r7
   1347c:	streq	r2, [r0, ip, lsl #2]
   13480:	addeq	ip, ip, #1
   13484:	cmp	r4, r3
   13488:	bne	13470 <snd_pcm_sw_params_set_start_threshold@plt+0x230>
   1348c:	add	r7, r7, #1
   13490:	add	sl, sl, #24
   13494:	b	1340c <snd_pcm_sw_params_set_start_threshold@plt+0x1cc>
   13498:	ldr	r3, [r5, #8]
   1349c:	cmp	r3, #0
   134a0:	beq	135f8 <snd_pcm_sw_params_set_start_threshold@plt+0x3b8>
   134a4:	ldr	r2, [pc, #668]	; 13748 <snd_pcm_sw_params_set_start_threshold@plt+0x508>
   134a8:	mov	r1, #1
   134ac:	mov	r0, #2
   134b0:	bl	12eec <__syslog_chk@plt>
   134b4:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   134b8:	ldr	r3, [pc, #632]	; 13738 <snd_pcm_sw_params_set_start_threshold@plt+0x4f8>
   134bc:	ldr	r3, [r3, #8]
   134c0:	cmp	r3, #0
   134c4:	beq	134dc <snd_pcm_sw_params_set_start_threshold@plt+0x29c>
   134c8:	ldr	r2, [pc, #636]	; 1374c <snd_pcm_sw_params_set_start_threshold@plt+0x50c>
   134cc:	mov	r1, #1
   134d0:	mov	r0, #2
   134d4:	bl	12eec <__syslog_chk@plt>
   134d8:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   134dc:	ldr	r3, [pc, #600]	; 1373c <snd_pcm_sw_params_set_start_threshold@plt+0x4fc>
   134e0:	mov	r2, #46	; 0x2e
   134e4:	mov	r1, #1
   134e8:	ldr	r3, [r3]
   134ec:	ldr	r0, [pc, #600]	; 1374c <snd_pcm_sw_params_set_start_threshold@plt+0x50c>
   134f0:	bl	12f28 <fwrite@plt>
   134f4:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   134f8:	mov	r1, #0
   134fc:	mov	r0, #1
   13500:	bl	12bbc <calloc@plt>
   13504:	ldr	r9, [pc, #568]	; 13744 <snd_pcm_sw_params_set_start_threshold@plt+0x504>
   13508:	cmp	r0, #0
   1350c:	str	r0, [r9]
   13510:	movne	r8, #0
   13514:	beq	13660 <snd_pcm_sw_params_set_start_threshold@plt+0x420>
   13518:	str	r8, [r5]
   1351c:	bl	131e0 <pthread_self@plt>
   13520:	ldr	r3, [pc, #552]	; 13750 <snd_pcm_sw_params_set_start_threshold@plt+0x510>
   13524:	ldr	r1, [pc, #552]	; 13754 <snd_pcm_sw_params_set_start_threshold@plt+0x514>
   13528:	mov	r4, #0
   1352c:	mov	r7, #24
   13530:	ldr	r6, [pc, #544]	; 13758 <snd_pcm_sw_params_set_start_threshold@plt+0x518>
   13534:	str	r0, [r3]
   13538:	mov	r0, #2
   1353c:	bl	12ac0 <signal@plt>
   13540:	ldr	r1, [pc, #524]	; 13754 <snd_pcm_sw_params_set_start_threshold@plt+0x514>
   13544:	mov	r0, #15
   13548:	bl	12ac0 <signal@plt>
   1354c:	ldr	r1, [pc, #512]	; 13754 <snd_pcm_sw_params_set_start_threshold@plt+0x514>
   13550:	mov	r0, #6
   13554:	bl	12ac0 <signal@plt>
   13558:	ldr	r1, [pc, #508]	; 1375c <snd_pcm_sw_params_set_start_threshold@plt+0x51c>
   1355c:	mov	r0, #10
   13560:	bl	12ac0 <signal@plt>
   13564:	ldr	r1, [pc, #500]	; 13760 <snd_pcm_sw_params_set_start_threshold@plt+0x520>
   13568:	mov	r0, #12
   1356c:	bl	12ac0 <signal@plt>
   13570:	b	135a0 <snd_pcm_sw_params_set_start_threshold@plt+0x360>
   13574:	mul	r2, r7, r4
   13578:	ldr	r1, [r9]
   1357c:	add	r3, r1, r2
   13580:	ldr	r2, [r1, r2]
   13584:	cmp	r2, #0
   13588:	beq	13728 <snd_pcm_sw_params_set_start_threshold@plt+0x4e8>
   1358c:	add	r0, r3, #4
   13590:	mov	r2, r6
   13594:	mov	r1, #0
   13598:	bl	12de4 <pthread_create@plt>
   1359c:	add	r4, r4, #1
   135a0:	ldr	r3, [r5]
   135a4:	cmp	r3, r4
   135a8:	bgt	13574 <snd_pcm_sw_params_set_start_threshold@plt+0x334>
   135ac:	cmp	r8, #1
   135b0:	movgt	r4, #0
   135b4:	movgt	r6, #24
   135b8:	bgt	135e8 <snd_pcm_sw_params_set_start_threshold@plt+0x3a8>
   135bc:	ldr	r3, [r5, #8]
   135c0:	cmp	r3, #0
   135c4:	bne	13614 <snd_pcm_sw_params_set_start_threshold@plt+0x3d4>
   135c8:	mov	r0, #0
   135cc:	bl	131a4 <exit@plt>
   135d0:	ldr	r3, [r9]
   135d4:	mov	r1, #0
   135d8:	mla	r3, r6, r4, r3
   135dc:	add	r4, r4, #1
   135e0:	ldr	r0, [r3, #4]
   135e4:	bl	1321c <pthread_join@plt>
   135e8:	ldr	r3, [r5]
   135ec:	cmp	r3, r4
   135f0:	bgt	135d0 <snd_pcm_sw_params_set_start_threshold@plt+0x390>
   135f4:	b	135bc <snd_pcm_sw_params_set_start_threshold@plt+0x37c>
   135f8:	ldr	r3, [pc, #316]	; 1373c <snd_pcm_sw_params_set_start_threshold@plt+0x4fc>
   135fc:	mov	r2, #23
   13600:	mov	r1, #1
   13604:	ldr	r3, [r3]
   13608:	ldr	r0, [pc, #312]	; 13748 <snd_pcm_sw_params_set_start_threshold@plt+0x508>
   1360c:	bl	12f28 <fwrite@plt>
   13610:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   13614:	bl	130b4 <closelog@plt>
   13618:	b	135c8 <snd_pcm_sw_params_set_start_threshold@plt+0x388>
   1361c:	mov	r1, #0
   13620:	mov	r0, r1
   13624:	bl	12a18 <daemon@plt>
   13628:	cmp	r0, #0
   1362c:	bge	13680 <snd_pcm_sw_params_set_start_threshold@plt+0x440>
   13630:	bl	131d4 <__errno_location@plt>
   13634:	ldr	r3, [r5, #8]
   13638:	cmp	r3, #0
   1363c:	ldr	r0, [r0]
   13640:	beq	136b0 <snd_pcm_sw_params_set_start_threshold@plt+0x470>
   13644:	bl	12a24 <strerror@plt>
   13648:	ldr	r2, [pc, #276]	; 13764 <snd_pcm_sw_params_set_start_threshold@plt+0x524>
   1364c:	mov	r1, #1
   13650:	mov	r3, r0
   13654:	mov	r0, #2
   13658:	bl	12eec <__syslog_chk@plt>
   1365c:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   13660:	ldr	r3, [r5, #8]
   13664:	cmp	r3, #0
   13668:	beq	13694 <snd_pcm_sw_params_set_start_threshold@plt+0x454>
   1366c:	ldr	r2, [pc, #244]	; 13768 <snd_pcm_sw_params_set_start_threshold@plt+0x528>
   13670:	mov	r1, #1
   13674:	mov	r0, #2
   13678:	bl	12eec <__syslog_chk@plt>
   1367c:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   13680:	bl	130c0 <fork@plt>
   13684:	cmp	r0, #0
   13688:	blt	136d4 <snd_pcm_sw_params_set_start_threshold@plt+0x494>
   1368c:	beq	13348 <snd_pcm_sw_params_set_start_threshold@plt+0x108>
   13690:	b	135c8 <snd_pcm_sw_params_set_start_threshold@plt+0x388>
   13694:	ldr	r3, [pc, #160]	; 1373c <snd_pcm_sw_params_set_start_threshold@plt+0x4fc>
   13698:	mov	r2, #17
   1369c:	mov	r1, #1
   136a0:	ldr	r3, [r3]
   136a4:	ldr	r0, [pc, #188]	; 13768 <snd_pcm_sw_params_set_start_threshold@plt+0x528>
   136a8:	bl	12f28 <fwrite@plt>
   136ac:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   136b0:	ldr	r3, [pc, #132]	; 1373c <snd_pcm_sw_params_set_start_threshold@plt+0x4fc>
   136b4:	ldr	r4, [r3]
   136b8:	bl	12a24 <strerror@plt>
   136bc:	ldr	r2, [pc, #160]	; 13764 <snd_pcm_sw_params_set_start_threshold@plt+0x524>
   136c0:	mov	r1, #1
   136c4:	mov	r3, r0
   136c8:	mov	r0, r4
   136cc:	bl	12ff4 <__fprintf_chk@plt>
   136d0:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   136d4:	bl	131d4 <__errno_location@plt>
   136d8:	ldr	r3, [r5, #8]
   136dc:	cmp	r3, #0
   136e0:	ldr	r0, [r0]
   136e4:	beq	13704 <snd_pcm_sw_params_set_start_threshold@plt+0x4c4>
   136e8:	bl	12a24 <strerror@plt>
   136ec:	ldr	r2, [pc, #120]	; 1376c <snd_pcm_sw_params_set_start_threshold@plt+0x52c>
   136f0:	mov	r1, #1
   136f4:	mov	r3, r0
   136f8:	mov	r0, #2
   136fc:	bl	12eec <__syslog_chk@plt>
   13700:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   13704:	ldr	r3, [pc, #48]	; 1373c <snd_pcm_sw_params_set_start_threshold@plt+0x4fc>
   13708:	ldr	r4, [r3]
   1370c:	bl	12a24 <strerror@plt>
   13710:	ldr	r2, [pc, #84]	; 1376c <snd_pcm_sw_params_set_start_threshold@plt+0x52c>
   13714:	mov	r1, #1
   13718:	mov	r3, r0
   1371c:	mov	r0, r4
   13720:	bl	12ff4 <__fprintf_chk@plt>
   13724:	b	132b8 <snd_pcm_sw_params_set_start_threshold@plt+0x78>
   13728:	mov	r0, r3
   1372c:	bl	13b2c <snd_pcm_sw_params_set_start_threshold@plt+0x8ec>
   13730:	strdeq	lr, [r2], -r8
   13734:	andeq	pc, r2, r4, lsl r0	; <UNPREDICTABLE>
   13738:	andeq	pc, r2, ip, lsr #32
   1373c:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   13740:	andeq	ip, r1, r0, asr lr
   13744:	andeq	pc, r2, r0, lsl r1	; <UNPREDICTABLE>
   13748:	muleq	r1, r4, lr
   1374c:	andeq	ip, r1, r4, ror #28
   13750:	andeq	pc, r2, r4, lsl r1	; <UNPREDICTABLE>
   13754:	muleq	r1, r8, r9
   13758:	andeq	r3, r1, ip, lsr #22
   1375c:	ldrdeq	r3, [r1], -r4
   13760:	andeq	r3, r1, r0, ror #16
   13764:	andeq	ip, r1, ip, lsr #29
   13768:	andeq	ip, r1, r0, lsl #28
   1376c:	andeq	ip, r1, r4, asr #29
   13770:	mov	fp, #0
   13774:	mov	lr, #0
   13778:	pop	{r1}		; (ldr r1, [sp], #4)
   1377c:	mov	r2, sp
   13780:	push	{r2}		; (str r2, [sp, #-4]!)
   13784:	push	{r0}		; (str r0, [sp, #-4]!)
   13788:	ldr	ip, [pc, #16]	; 137a0 <snd_pcm_sw_params_set_start_threshold@plt+0x560>
   1378c:	push	{ip}		; (str ip, [sp, #-4]!)
   13790:	ldr	r0, [pc, #12]	; 137a4 <snd_pcm_sw_params_set_start_threshold@plt+0x564>
   13794:	ldr	r3, [pc, #12]	; 137a8 <snd_pcm_sw_params_set_start_threshold@plt+0x568>
   13798:	bl	12a84 <__libc_start_main@plt>
   1379c:	bl	12a54 <abort@plt>
   137a0:	andeq	ip, r1, r8, lsr #4
   137a4:	andeq	r3, r1, r0, asr r2
   137a8:	andeq	ip, r1, r8, asr #3
   137ac:	ldr	r3, [pc, #20]	; 137c8 <snd_pcm_sw_params_set_start_threshold@plt+0x588>
   137b0:	ldr	r2, [pc, #20]	; 137cc <snd_pcm_sw_params_set_start_threshold@plt+0x58c>
   137b4:	add	r3, pc, r3
   137b8:	ldr	r2, [r3, r2]
   137bc:	cmp	r2, #0
   137c0:	bxeq	lr
   137c4:	b	12ad8 <__gmon_start__@plt>
   137c8:	andeq	fp, r1, r8, ror #10
   137cc:	ldrdeq	r0, [r0], -r8
   137d0:	ldr	r0, [pc, #24]	; 137f0 <snd_pcm_sw_params_set_start_threshold@plt+0x5b0>
   137d4:	ldr	r3, [pc, #24]	; 137f4 <snd_pcm_sw_params_set_start_threshold@plt+0x5b4>
   137d8:	cmp	r3, r0
   137dc:	bxeq	lr
   137e0:	ldr	r3, [pc, #16]	; 137f8 <snd_pcm_sw_params_set_start_threshold@plt+0x5b8>
   137e4:	cmp	r3, #0
   137e8:	bxeq	lr
   137ec:	bx	r3
   137f0:	andeq	pc, r2, r8
   137f4:	andeq	pc, r2, r8
   137f8:	andeq	r0, r0, r0
   137fc:	ldr	r0, [pc, #36]	; 13828 <snd_pcm_sw_params_set_start_threshold@plt+0x5e8>
   13800:	ldr	r1, [pc, #36]	; 1382c <snd_pcm_sw_params_set_start_threshold@plt+0x5ec>
   13804:	sub	r1, r1, r0
   13808:	asr	r1, r1, #2
   1380c:	add	r1, r1, r1, lsr #31
   13810:	asrs	r1, r1, #1
   13814:	bxeq	lr
   13818:	ldr	r3, [pc, #16]	; 13830 <snd_pcm_sw_params_set_start_threshold@plt+0x5f0>
   1381c:	cmp	r3, #0
   13820:	bxeq	lr
   13824:	bx	r3
   13828:	andeq	pc, r2, r8
   1382c:	andeq	pc, r2, r8
   13830:	andeq	r0, r0, r0
   13834:	push	{r4, lr}
   13838:	ldr	r4, [pc, #24]	; 13858 <snd_pcm_sw_params_set_start_threshold@plt+0x618>
   1383c:	ldrb	r3, [r4]
   13840:	cmp	r3, #0
   13844:	popne	{r4, pc}
   13848:	bl	137d0 <snd_pcm_sw_params_set_start_threshold@plt+0x590>
   1384c:	mov	r3, #1
   13850:	strb	r3, [r4]
   13854:	pop	{r4, pc}
   13858:	andeq	pc, r2, r8, lsr #32
   1385c:	b	137fc <snd_pcm_sw_params_set_start_threshold@plt+0x5bc>
   13860:	ldr	r1, [pc]	; 13868 <snd_pcm_sw_params_set_start_threshold@plt+0x628>
   13864:	b	12ac0 <signal@plt>
   13868:	andeq	r3, r1, r0, ror #16
   1386c:	push	{r4, r5, r6, r7, r8, lr}
   13870:	ldr	r6, [pc, #84]	; 138cc <snd_pcm_sw_params_set_start_threshold@plt+0x68c>
   13874:	ldr	r3, [r6]
   13878:	cmp	r3, #0
   1387c:	pople	{r4, r5, r6, r7, r8, pc}
   13880:	mov	r4, #0
   13884:	mov	r7, r0
   13888:	ldr	r8, [pc, #64]	; 138d0 <snd_pcm_sw_params_set_start_threshold@plt+0x690>
   1388c:	mov	r5, r4
   13890:	b	138a0 <snd_pcm_sw_params_set_start_threshold@plt+0x660>
   13894:	ldr	r3, [r6]
   13898:	cmp	r3, r5
   1389c:	pople	{r4, r5, r6, r7, r8, pc}
   138a0:	ldr	r3, [r8]
   138a4:	add	r5, r5, #1
   138a8:	add	r2, r3, r4
   138ac:	ldr	r3, [r3, r4]
   138b0:	add	r4, r4, #24
   138b4:	cmp	r3, #0
   138b8:	beq	13894 <snd_pcm_sw_params_set_start_threshold@plt+0x654>
   138bc:	ldr	r0, [r2, #4]
   138c0:	mov	r1, r7
   138c4:	bl	12bd4 <pthread_kill@plt>
   138c8:	b	13894 <snd_pcm_sw_params_set_start_threshold@plt+0x654>
   138cc:	andeq	pc, r2, ip, lsr #32
   138d0:	andeq	pc, r2, r0, lsl r1	; <UNPREDICTABLE>
   138d4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   138d8:	mov	fp, r0
   138dc:	bl	131e0 <pthread_self@plt>
   138e0:	ldr	r3, [pc, #160]	; 13988 <snd_pcm_sw_params_set_start_threshold@plt+0x748>
   138e4:	ldr	r3, [r3]
   138e8:	cmp	r3, r0
   138ec:	mov	r8, r0
   138f0:	beq	1397c <snd_pcm_sw_params_set_start_threshold@plt+0x73c>
   138f4:	ldr	r9, [pc, #144]	; 1398c <snd_pcm_sw_params_set_start_threshold@plt+0x74c>
   138f8:	ldr	r3, [r9]
   138fc:	cmp	r3, #0
   13900:	ble	1396c <snd_pcm_sw_params_set_start_threshold@plt+0x72c>
   13904:	mov	r6, #0
   13908:	ldr	sl, [pc, #128]	; 13990 <snd_pcm_sw_params_set_start_threshold@plt+0x750>
   1390c:	mov	r7, r6
   13910:	b	13928 <snd_pcm_sw_params_set_start_threshold@plt+0x6e8>
   13914:	ldr	r3, [r9]
   13918:	add	r7, r7, #1
   1391c:	cmp	r3, r7
   13920:	add	r6, r6, #24
   13924:	ble	1396c <snd_pcm_sw_params_set_start_threshold@plt+0x72c>
   13928:	ldr	r4, [sl]
   1392c:	add	r4, r4, r6
   13930:	ldr	r3, [r4, #4]
   13934:	cmp	r3, r8
   13938:	bne	13914 <snd_pcm_sw_params_set_start_threshold@plt+0x6d4>
   1393c:	ldr	r3, [r4, #16]
   13940:	cmp	r3, #0
   13944:	ble	13914 <snd_pcm_sw_params_set_start_threshold@plt+0x6d4>
   13948:	mov	r5, #0
   1394c:	ldr	r3, [r4, #12]
   13950:	ldr	r0, [r3, r5, lsl #2]
   13954:	bl	1a464 <snd_pcm_sw_params_set_start_threshold@plt+0x7224>
   13958:	ldr	r3, [r4, #16]
   1395c:	add	r5, r5, #1
   13960:	cmp	r3, r5
   13964:	bgt	1394c <snd_pcm_sw_params_set_start_threshold@plt+0x70c>
   13968:	b	13914 <snd_pcm_sw_params_set_start_threshold@plt+0x6d4>
   1396c:	mov	r0, fp
   13970:	ldr	r1, [pc, #28]	; 13994 <snd_pcm_sw_params_set_start_threshold@plt+0x754>
   13974:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13978:	b	12ac0 <signal@plt>
   1397c:	mov	r0, #10
   13980:	bl	1386c <snd_pcm_sw_params_set_start_threshold@plt+0x62c>
   13984:	b	138f4 <snd_pcm_sw_params_set_start_threshold@plt+0x6b4>
   13988:	andeq	pc, r2, r4, lsl r1	; <UNPREDICTABLE>
   1398c:	andeq	pc, r2, ip, lsr #32
   13990:	andeq	pc, r2, r0, lsl r1	; <UNPREDICTABLE>
   13994:	ldrdeq	r3, [r1], -r4
   13998:	ldr	r3, [pc, #12]	; 139ac <snd_pcm_sw_params_set_start_threshold@plt+0x76c>
   1399c:	mov	r2, #1
   139a0:	mov	r0, #12
   139a4:	str	r2, [r3, #4]
   139a8:	b	1386c <snd_pcm_sw_params_set_start_threshold@plt+0x62c>
   139ac:	andeq	pc, r2, ip, lsr #32
   139b0:	push	{r4, r5, r6, r7, r8, r9, lr}
   139b4:	sub	sp, sp, #1040	; 0x410
   139b8:	ldr	r6, [pc, #256]	; 13ac0 <snd_pcm_sw_params_set_start_threshold@plt+0x880>
   139bc:	sub	sp, sp, #12
   139c0:	mov	r7, r0
   139c4:	ldr	ip, [r6]
   139c8:	mov	r5, r1
   139cc:	mov	r0, #1
   139d0:	mov	r1, #168	; 0xa8
   139d4:	mov	r8, r2
   139d8:	mov	r9, r3
   139dc:	str	ip, [sp, #1044]	; 0x414
   139e0:	bl	12bbc <calloc@plt>
   139e4:	subs	r4, r0, #0
   139e8:	beq	13ab4 <snd_pcm_sw_params_set_start_threshold@plt+0x874>
   139ec:	ldr	r3, [pc, #208]	; 13ac4 <snd_pcm_sw_params_set_start_threshold@plt+0x884>
   139f0:	cmp	r5, #0
   139f4:	moveq	r5, r3
   139f8:	mov	r0, r5
   139fc:	bl	12fac <strdup@plt>
   13a00:	cmp	r0, #0
   13a04:	str	r0, [r4, #4]
   13a08:	beq	13ab4 <snd_pcm_sw_params_set_start_threshold@plt+0x874>
   13a0c:	cmp	r8, #0
   13a10:	beq	13aac <snd_pcm_sw_params_set_start_threshold@plt+0x86c>
   13a14:	mov	r0, r8
   13a18:	bl	12fac <strdup@plt>
   13a1c:	cmp	r0, #0
   13a20:	str	r0, [r4, #8]
   13a24:	beq	13ab4 <snd_pcm_sw_params_set_start_threshold@plt+0x874>
   13a28:	ldr	r3, [pc, #152]	; 13ac8 <snd_pcm_sw_params_set_start_threshold@plt+0x888>
   13a2c:	mov	r2, #1
   13a30:	ldr	r1, [pc, #148]	; 13acc <snd_pcm_sw_params_set_start_threshold@plt+0x88c>
   13a34:	str	r5, [sp, #8]
   13a38:	stm	sp, {r3, r9}
   13a3c:	add	r0, sp, #20
   13a40:	mov	r3, #1024	; 0x400
   13a44:	bl	12ec8 <__snprintf_chk@plt>
   13a48:	mov	r5, #0
   13a4c:	add	r0, sp, #20
   13a50:	strb	r5, [sp, #1043]	; 0x413
   13a54:	bl	12fac <strdup@plt>
   13a58:	ldrb	r3, [r4, #68]	; 0x44
   13a5c:	ldr	r1, [pc, #108]	; 13ad0 <snd_pcm_sw_params_set_start_threshold@plt+0x890>
   13a60:	mov	r2, #2
   13a64:	bic	r3, r3, #1
   13a68:	mov	ip, #3
   13a6c:	str	r4, [r7]
   13a70:	strb	r3, [r4, #68]	; 0x44
   13a74:	str	r1, [r4, #36]	; 0x24
   13a78:	str	r1, [r4, #32]
   13a7c:	str	ip, [r4, #24]
   13a80:	str	r2, [r4, #28]
   13a84:	str	r2, [r4, #40]	; 0x28
   13a88:	str	r0, [r4, #12]
   13a8c:	ldr	r2, [sp, #1044]	; 0x414
   13a90:	ldr	r3, [r6]
   13a94:	mov	r0, r5
   13a98:	cmp	r2, r3
   13a9c:	bne	13abc <snd_pcm_sw_params_set_start_threshold@plt+0x87c>
   13aa0:	add	sp, sp, #1040	; 0x410
   13aa4:	add	sp, sp, #12
   13aa8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13aac:	str	r8, [r4, #8]
   13ab0:	b	13a28 <snd_pcm_sw_params_set_start_threshold@plt+0x7e8>
   13ab4:	mvn	r5, #11
   13ab8:	b	13a8c <snd_pcm_sw_params_set_start_threshold@plt+0x84c>
   13abc:	bl	12fc4 <__stack_chk_fail@plt>
   13ac0:	strdeq	lr, [r2], -r8
   13ac4:	andeq	ip, r1, r8, lsl #8
   13ac8:	andeq	ip, r1, r0, lsl r4
   13acc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   13ad0:	andeq	fp, r0, r0, lsl #23
   13ad4:	ldr	r3, [r0, #16]
   13ad8:	push	{r4, r5, r6, lr}
   13adc:	cmp	r3, #0
   13ae0:	mov	r5, r0
   13ae4:	mov	r6, r1
   13ae8:	ble	13b0c <snd_pcm_sw_params_set_start_threshold@plt+0x8cc>
   13aec:	mov	r4, #0
   13af0:	ldr	r3, [r5, #12]
   13af4:	ldr	r0, [r3, r4, lsl #2]
   13af8:	bl	17dec <snd_pcm_sw_params_set_start_threshold@plt+0x4bac>
   13afc:	ldr	r3, [r5, #16]
   13b00:	add	r4, r4, #1
   13b04:	cmp	r3, r4
   13b08:	bgt	13af0 <snd_pcm_sw_params_set_start_threshold@plt+0x8b0>
   13b0c:	ldr	r3, [r5]
   13b10:	cmp	r3, #0
   13b14:	beq	13b24 <snd_pcm_sw_params_set_start_threshold@plt+0x8e4>
   13b18:	str	r6, [r5, #8]
   13b1c:	mov	r0, #0
   13b20:	bl	12a78 <pthread_exit@plt>
   13b24:	mov	r0, r6
   13b28:	bl	131a4 <exit@plt>
   13b2c:	ldr	r3, [pc, #1240]	; 1400c <snd_pcm_sw_params_set_start_threshold@plt+0xdcc>
   13b30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b34:	mov	r5, r0
   13b38:	sub	sp, sp, #36	; 0x24
   13b3c:	ldr	r3, [r3]
   13b40:	add	r1, sp, #20
   13b44:	mov	r0, #0
   13b48:	str	r3, [sp, #28]
   13b4c:	ldr	r7, [r5, #20]
   13b50:	bl	13018 <sched_getparam@plt>
   13b54:	cmp	r0, #0
   13b58:	blt	13c6c <snd_pcm_sw_params_set_start_threshold@plt+0xa2c>
   13b5c:	mov	r0, #2
   13b60:	bl	12c04 <sched_get_priority_max@plt>
   13b64:	add	r2, sp, #20
   13b68:	mov	r1, #2
   13b6c:	ldr	r6, [pc, #1180]	; 14010 <snd_pcm_sw_params_set_start_threshold@plt+0xdd0>
   13b70:	str	r0, [sp, #20]
   13b74:	mov	r0, #0
   13b78:	bl	12c1c <sched_setscheduler@plt>
   13b7c:	ldr	r3, [r6, #12]
   13b80:	cmp	r0, #0
   13b84:	beq	13d60 <snd_pcm_sw_params_set_start_threshold@plt+0xb20>
   13b88:	cmp	r3, #0
   13b8c:	bne	13d8c <snd_pcm_sw_params_set_start_threshold@plt+0xb4c>
   13b90:	ldr	r3, [r5, #16]
   13b94:	cmp	r3, #0
   13b98:	ble	13dcc <snd_pcm_sw_params_set_start_threshold@plt+0xb8c>
   13b9c:	mov	r4, #0
   13ba0:	b	13bb4 <snd_pcm_sw_params_set_start_threshold@plt+0x974>
   13ba4:	ldr	r3, [r5, #16]
   13ba8:	add	r4, r4, #1
   13bac:	cmp	r3, r4
   13bb0:	ble	13bf0 <snd_pcm_sw_params_set_start_threshold@plt+0x9b0>
   13bb4:	ldr	r3, [r5, #12]
   13bb8:	ldr	r0, [r3, r4, lsl #2]
   13bbc:	bl	17e24 <snd_pcm_sw_params_set_start_threshold@plt+0x4be4>
   13bc0:	cmp	r0, #0
   13bc4:	bge	13ba4 <snd_pcm_sw_params_set_start_threshold@plt+0x964>
   13bc8:	ldr	r3, [r6, #8]
   13bcc:	cmp	r3, #0
   13bd0:	beq	13c90 <snd_pcm_sw_params_set_start_threshold@plt+0xa50>
   13bd4:	ldr	r2, [pc, #1080]	; 14014 <snd_pcm_sw_params_set_start_threshold@plt+0xdd4>
   13bd8:	mov	r1, #1
   13bdc:	mov	r0, #2
   13be0:	bl	12eec <__syslog_chk@plt>
   13be4:	mov	r0, r5
   13be8:	mov	r1, #1
   13bec:	bl	13ad4 <snd_pcm_sw_params_set_start_threshold@plt+0x894>
   13bf0:	cmp	r3, #0
   13bf4:	ble	13dcc <snd_pcm_sw_params_set_start_threshold@plt+0xb8c>
   13bf8:	mov	r4, #0
   13bfc:	ldr	r2, [r5, #12]
   13c00:	ldr	r8, [pc, #1040]	; 14018 <snd_pcm_sw_params_set_start_threshold@plt+0xdd8>
   13c04:	mov	r9, r4
   13c08:	b	13c3c <snd_pcm_sw_params_set_start_threshold@plt+0x9fc>
   13c0c:	ldr	r2, [r5, #12]
   13c10:	ldr	r0, [r5, #16]
   13c14:	ldr	r1, [r2, r4, lsl #2]
   13c18:	add	r4, r4, #1
   13c1c:	ldr	r3, [r1, #76]	; 0x4c
   13c20:	ldr	r1, [r1, #48]	; 0x30
   13c24:	cmp	r3, #0
   13c28:	cmpgt	r8, r3
   13c2c:	movgt	r8, r3
   13c30:	cmp	r0, r4
   13c34:	add	r9, r9, r1
   13c38:	ble	13cac <snd_pcm_sw_params_set_start_threshold@plt+0xa6c>
   13c3c:	ldr	r0, [r2, r4, lsl #2]
   13c40:	bl	1833c <snd_pcm_sw_params_set_start_threshold@plt+0x50fc>
   13c44:	cmp	r0, #0
   13c48:	bge	13c0c <snd_pcm_sw_params_set_start_threshold@plt+0x9cc>
   13c4c:	ldr	r3, [r6, #8]
   13c50:	cmp	r3, #0
   13c54:	beq	13db0 <snd_pcm_sw_params_set_start_threshold@plt+0xb70>
   13c58:	ldr	r2, [pc, #956]	; 1401c <snd_pcm_sw_params_set_start_threshold@plt+0xddc>
   13c5c:	mov	r1, #1
   13c60:	mov	r0, #2
   13c64:	bl	12eec <__syslog_chk@plt>
   13c68:	b	13be4 <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   13c6c:	ldr	r6, [pc, #924]	; 14010 <snd_pcm_sw_params_set_start_threshold@plt+0xdd0>
   13c70:	ldr	r3, [r6, #8]
   13c74:	cmp	r3, #0
   13c78:	beq	13d44 <snd_pcm_sw_params_set_start_threshold@plt+0xb04>
   13c7c:	ldr	r2, [pc, #924]	; 14020 <snd_pcm_sw_params_set_start_threshold@plt+0xde0>
   13c80:	mov	r1, #1
   13c84:	mov	r0, #4
   13c88:	bl	12eec <__syslog_chk@plt>
   13c8c:	b	13b90 <snd_pcm_sw_params_set_start_threshold@plt+0x950>
   13c90:	ldr	r3, [pc, #908]	; 14024 <snd_pcm_sw_params_set_start_threshold@plt+0xde4>
   13c94:	mov	r2, #33	; 0x21
   13c98:	mov	r1, #1
   13c9c:	ldr	r3, [r3]
   13ca0:	ldr	r0, [pc, #876]	; 14014 <snd_pcm_sw_params_set_start_threshold@plt+0xdd4>
   13ca4:	bl	12f28 <fwrite@plt>
   13ca8:	b	13be4 <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   13cac:	ldr	r3, [pc, #884]	; 14028 <snd_pcm_sw_params_set_start_threshold@plt+0xde8>
   13cb0:	mov	r1, #8
   13cb4:	cmp	r8, r3
   13cb8:	mov	r0, r9
   13cbc:	mvngt	r8, #0
   13cc0:	bl	12bbc <calloc@plt>
   13cc4:	cmp	r0, #0
   13cc8:	cmpne	r9, #0
   13ccc:	mov	r4, r0
   13cd0:	ble	13dcc <snd_pcm_sw_params_set_start_threshold@plt+0xb8c>
   13cd4:	ldr	r9, [r6, #4]
   13cd8:	cmp	r9, #0
   13cdc:	bne	13fe4 <snd_pcm_sw_params_set_start_threshold@plt+0xda4>
   13ce0:	ldr	r3, [r5, #16]
   13ce4:	mov	fp, r9
   13ce8:	cmp	r3, #0
   13cec:	movgt	sl, r9
   13cf0:	bgt	13d0c <snd_pcm_sw_params_set_start_threshold@plt+0xacc>
   13cf4:	b	13e04 <snd_pcm_sw_params_set_start_threshold@plt+0xbc4>
   13cf8:	ldr	r1, [r5, #16]
   13cfc:	add	sl, sl, #1
   13d00:	cmp	r1, sl
   13d04:	add	fp, fp, r0
   13d08:	ble	13e04 <snd_pcm_sw_params_set_start_threshold@plt+0xbc4>
   13d0c:	ldr	r0, [r5, #12]
   13d10:	add	r1, r4, fp, lsl #3
   13d14:	ldr	r0, [r0, sl, lsl #2]
   13d18:	bl	18f14 <snd_pcm_sw_params_set_start_threshold@plt+0x5cd4>
   13d1c:	cmp	r0, #0
   13d20:	bge	13cf8 <snd_pcm_sw_params_set_start_threshold@plt+0xab8>
   13d24:	ldr	r3, [r6, #8]
   13d28:	cmp	r3, #0
   13d2c:	beq	13eb8 <snd_pcm_sw_params_set_start_threshold@plt+0xc78>
   13d30:	ldr	r2, [pc, #756]	; 1402c <snd_pcm_sw_params_set_start_threshold@plt+0xdec>
   13d34:	mov	r1, #1
   13d38:	mov	r0, #2
   13d3c:	bl	12eec <__syslog_chk@plt>
   13d40:	b	13be4 <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   13d44:	ldr	r3, [pc, #728]	; 14024 <snd_pcm_sw_params_set_start_threshold@plt+0xde4>
   13d48:	mov	r2, #27
   13d4c:	mov	r1, #1
   13d50:	ldr	r3, [r3]
   13d54:	ldr	r0, [pc, #708]	; 14020 <snd_pcm_sw_params_set_start_threshold@plt+0xde0>
   13d58:	bl	12f28 <fwrite@plt>
   13d5c:	b	13b90 <snd_pcm_sw_params_set_start_threshold@plt+0x950>
   13d60:	cmp	r3, #0
   13d64:	beq	13b90 <snd_pcm_sw_params_set_start_threshold@plt+0x950>
   13d68:	ldr	r2, [r6, #8]
   13d6c:	ldr	r3, [sp, #20]
   13d70:	cmp	r2, #0
   13d74:	beq	13ea0 <snd_pcm_sw_params_set_start_threshold@plt+0xc60>
   13d78:	ldr	r2, [pc, #688]	; 14030 <snd_pcm_sw_params_set_start_threshold@plt+0xdf0>
   13d7c:	mov	r1, #1
   13d80:	mov	r0, #4
   13d84:	bl	12eec <__syslog_chk@plt>
   13d88:	b	13b90 <snd_pcm_sw_params_set_start_threshold@plt+0x950>
   13d8c:	ldr	r2, [r6, #8]
   13d90:	ldr	r3, [sp, #20]
   13d94:	cmp	r2, #0
   13d98:	beq	13dec <snd_pcm_sw_params_set_start_threshold@plt+0xbac>
   13d9c:	ldr	r2, [pc, #656]	; 14034 <snd_pcm_sw_params_set_start_threshold@plt+0xdf4>
   13da0:	mov	r1, #1
   13da4:	mov	r0, #6
   13da8:	bl	12eec <__syslog_chk@plt>
   13dac:	b	13b90 <snd_pcm_sw_params_set_start_threshold@plt+0x950>
   13db0:	ldr	r3, [pc, #620]	; 14024 <snd_pcm_sw_params_set_start_threshold@plt+0xde4>
   13db4:	mov	r2, #24
   13db8:	mov	r1, #1
   13dbc:	ldr	r3, [r3]
   13dc0:	ldr	r0, [pc, #596]	; 1401c <snd_pcm_sw_params_set_start_threshold@plt+0xddc>
   13dc4:	bl	12f28 <fwrite@plt>
   13dc8:	b	13be4 <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   13dcc:	ldr	r3, [r6, #8]
   13dd0:	cmp	r3, #0
   13dd4:	beq	13e84 <snd_pcm_sw_params_set_start_threshold@plt+0xc44>
   13dd8:	ldr	r2, [pc, #600]	; 14038 <snd_pcm_sw_params_set_start_threshold@plt+0xdf8>
   13ddc:	mov	r1, #1
   13de0:	mov	r0, #2
   13de4:	bl	12eec <__syslog_chk@plt>
   13de8:	b	13be4 <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   13dec:	ldr	r1, [pc, #560]	; 14024 <snd_pcm_sw_params_set_start_threshold@plt+0xde4>
   13df0:	ldr	r2, [pc, #572]	; 14034 <snd_pcm_sw_params_set_start_threshold@plt+0xdf4>
   13df4:	ldr	r0, [r1]
   13df8:	mov	r1, #1
   13dfc:	bl	12ff4 <__fprintf_chk@plt>
   13e00:	b	13b90 <snd_pcm_sw_params_set_start_threshold@plt+0x950>
   13e04:	ldr	r3, [r6, #12]
   13e08:	cmp	r3, #10
   13e0c:	bgt	13f8c <snd_pcm_sw_params_set_start_threshold@plt+0xd4c>
   13e10:	mov	r1, fp
   13e14:	mov	r2, r8
   13e18:	mov	r0, r4
   13e1c:	bl	13000 <poll@plt>
   13e20:	subs	r3, r0, #0
   13e24:	blt	13ed4 <snd_pcm_sw_params_set_start_threshold@plt+0xc94>
   13e28:	ldr	r2, [r6, #12]
   13e2c:	cmp	r2, #10
   13e30:	bgt	13eec <snd_pcm_sw_params_set_start_threshold@plt+0xcac>
   13e34:	mov	fp, #0
   13e38:	ldr	r0, [r5, #16]
   13e3c:	b	13e48 <snd_pcm_sw_params_set_start_threshold@plt+0xc08>
   13e40:	add	r9, r9, r1
   13e44:	add	fp, fp, #1
   13e48:	cmp	r0, fp
   13e4c:	ble	13cd4 <snd_pcm_sw_params_set_start_threshold@plt+0xa94>
   13e50:	ldr	r2, [r5, #12]
   13e54:	ldr	sl, [r2, fp, lsl #2]
   13e58:	ldr	r1, [sl, #52]	; 0x34
   13e5c:	cmp	r1, r9
   13e60:	ble	13e40 <snd_pcm_sw_params_set_start_threshold@plt+0xc00>
   13e64:	add	r1, r4, r9, lsl #3
   13e68:	mov	r0, sl
   13e6c:	bl	1901c <snd_pcm_sw_params_set_start_threshold@plt+0x5ddc>
   13e70:	cmp	r0, #0
   13e74:	blt	13fc0 <snd_pcm_sw_params_set_start_threshold@plt+0xd80>
   13e78:	ldr	r1, [sl, #52]	; 0x34
   13e7c:	ldr	r0, [r5, #16]
   13e80:	b	13e40 <snd_pcm_sw_params_set_start_threshold@plt+0xc00>
   13e84:	ldr	r3, [pc, #408]	; 14024 <snd_pcm_sw_params_set_start_threshold@plt+0xde4>
   13e88:	mov	r2, #28
   13e8c:	mov	r1, #1
   13e90:	ldr	r3, [r3]
   13e94:	ldr	r0, [pc, #412]	; 14038 <snd_pcm_sw_params_set_start_threshold@plt+0xdf8>
   13e98:	bl	12f28 <fwrite@plt>
   13e9c:	b	13be4 <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   13ea0:	ldr	r1, [pc, #380]	; 14024 <snd_pcm_sw_params_set_start_threshold@plt+0xde4>
   13ea4:	ldr	r2, [pc, #388]	; 14030 <snd_pcm_sw_params_set_start_threshold@plt+0xdf0>
   13ea8:	ldr	r0, [r1]
   13eac:	mov	r1, #1
   13eb0:	bl	12ff4 <__fprintf_chk@plt>
   13eb4:	b	13b90 <snd_pcm_sw_params_set_start_threshold@plt+0x950>
   13eb8:	ldr	r3, [pc, #356]	; 14024 <snd_pcm_sw_params_set_start_threshold@plt+0xde4>
   13ebc:	mov	r2, #31
   13ec0:	mov	r1, #1
   13ec4:	ldr	r3, [r3]
   13ec8:	ldr	r0, [pc, #348]	; 1402c <snd_pcm_sw_params_set_start_threshold@plt+0xdec>
   13ecc:	bl	12f28 <fwrite@plt>
   13ed0:	b	13be4 <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   13ed4:	bl	131d4 <__errno_location@plt>
   13ed8:	ldr	r3, [r6, #12]
   13edc:	cmp	r3, #10
   13ee0:	ldr	r3, [r0]
   13ee4:	rsb	r3, r3, #0
   13ee8:	ble	13f4c <snd_pcm_sw_params_set_start_threshold@plt+0xd0c>
   13eec:	mov	r1, #0
   13ef0:	add	r0, sp, #20
   13ef4:	str	r3, [sp, #4]
   13ef8:	bl	12d48 <gettimeofday@plt>
   13efc:	add	r0, sp, #12
   13f00:	ldr	r2, [sp, #24]
   13f04:	ldm	r0, {r0, r1, ip}
   13f08:	ldr	r3, [sp, #4]
   13f0c:	subs	r1, r2, r1
   13f10:	sub	fp, ip, r0
   13f14:	bpl	13f30 <snd_pcm_sw_params_set_start_threshold@plt+0xcf0>
   13f18:	add	r0, r1, #999424	; 0xf4000
   13f1c:	add	r0, r0, #576	; 0x240
   13f20:	ldr	r1, [pc, #240]	; 14018 <snd_pcm_sw_params_set_start_threshold@plt+0xdd8>
   13f24:	bl	1bf60 <snd_pcm_sw_params_set_start_threshold@plt+0x8d20>
   13f28:	ldr	r3, [sp, #4]
   13f2c:	sub	fp, fp, #1
   13f30:	str	r3, [sp, #4]
   13f34:	ldr	r3, [pc, #220]	; 14018 <snd_pcm_sw_params_set_start_threshold@plt+0xdd8>
   13f38:	mov	r0, r7
   13f3c:	mla	r2, r3, fp, r1
   13f40:	ldr	r1, [pc, #244]	; 1403c <snd_pcm_sw_params_set_start_threshold@plt+0xdfc>
   13f44:	bl	129f4 <snd_output_printf@plt>
   13f48:	ldr	r3, [sp, #4]
   13f4c:	cmp	r3, #0
   13f50:	bge	13e34 <snd_pcm_sw_params_set_start_threshold@plt+0xbf4>
   13f54:	cmn	r3, #4
   13f58:	cmnne	r3, #85	; 0x55
   13f5c:	beq	13cd4 <snd_pcm_sw_params_set_start_threshold@plt+0xa94>
   13f60:	ldr	r2, [r6, #8]
   13f64:	rsb	r0, r3, #0
   13f68:	cmp	r2, #0
   13f6c:	beq	13f9c <snd_pcm_sw_params_set_start_threshold@plt+0xd5c>
   13f70:	bl	12a24 <strerror@plt>
   13f74:	ldr	r2, [pc, #196]	; 14040 <snd_pcm_sw_params_set_start_threshold@plt+0xe00>
   13f78:	mov	r1, #1
   13f7c:	mov	r3, r0
   13f80:	mov	r0, #2
   13f84:	bl	12eec <__syslog_chk@plt>
   13f88:	b	13be4 <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   13f8c:	mov	r1, #0
   13f90:	add	r0, sp, #12
   13f94:	bl	12d48 <gettimeofday@plt>
   13f98:	b	13e10 <snd_pcm_sw_params_set_start_threshold@plt+0xbd0>
   13f9c:	ldr	r3, [pc, #128]	; 14024 <snd_pcm_sw_params_set_start_threshold@plt+0xde4>
   13fa0:	ldr	r4, [r3]
   13fa4:	bl	12a24 <strerror@plt>
   13fa8:	ldr	r2, [pc, #144]	; 14040 <snd_pcm_sw_params_set_start_threshold@plt+0xe00>
   13fac:	mov	r1, #1
   13fb0:	mov	r3, r0
   13fb4:	mov	r0, r4
   13fb8:	bl	12ff4 <__fprintf_chk@plt>
   13fbc:	b	13be4 <snd_pcm_sw_params_set_start_threshold@plt+0x9a4>
   13fc0:	ldr	r3, [r6, #8]
   13fc4:	cmp	r3, #0
   13fc8:	beq	13ff0 <snd_pcm_sw_params_set_start_threshold@plt+0xdb0>
   13fcc:	ldr	r2, [pc, #112]	; 14044 <snd_pcm_sw_params_set_start_threshold@plt+0xe04>
   13fd0:	mov	r1, #1
   13fd4:	mov	r0, #2
   13fd8:	bl	12eec <__syslog_chk@plt>
   13fdc:	mov	r0, #1
   13fe0:	bl	131a4 <exit@plt>
   13fe4:	mov	r0, r5
   13fe8:	mov	r1, #0
   13fec:	bl	13ad4 <snd_pcm_sw_params_set_start_threshold@plt+0x894>
   13ff0:	ldr	r3, [pc, #44]	; 14024 <snd_pcm_sw_params_set_start_threshold@plt+0xde4>
   13ff4:	mov	r2, #15
   13ff8:	mov	r1, #1
   13ffc:	ldr	r3, [r3]
   14000:	ldr	r0, [pc, #60]	; 14044 <snd_pcm_sw_params_set_start_threshold@plt+0xe04>
   14004:	bl	12f28 <fwrite@plt>
   14008:	b	13fdc <snd_pcm_sw_params_set_start_threshold@plt+0xd9c>
   1400c:	strdeq	lr, [r2], -r8
   14010:	andeq	pc, r2, ip, lsr #32
   14014:	andeq	ip, r1, r0, lsr #9
   14018:	andeq	r4, pc, r0, asr #4
   1401c:	andeq	ip, r1, r4, asr #9
   14020:	andeq	ip, r1, r8, lsl r4
   14024:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   14028:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
   1402c:	andeq	ip, r1, r0, lsl #10
   14030:	andeq	ip, r1, r4, lsr r4
   14034:	andeq	ip, r1, r4, ror #8
   14038:	andeq	ip, r1, r0, ror #9
   1403c:	andeq	ip, r1, r0, lsr #10
   14040:	andeq	ip, r1, r4, lsr r5
   14044:	andeq	ip, r1, r8, asr #10
   14048:	push	{r4, r5, r6, lr}
   1404c:	mov	r5, r1
   14050:	mov	r4, r0
   14054:	bl	12f34 <snd_ctl_elem_id_malloc@plt>
   14058:	cmp	r0, #0
   1405c:	poplt	{r4, r5, r6, pc}
   14060:	add	r0, r4, #4
   14064:	bl	12e38 <snd_ctl_elem_info_malloc@plt>
   14068:	cmp	r0, #0
   1406c:	poplt	{r4, r5, r6, pc}
   14070:	add	r0, r4, #8
   14074:	bl	12bf8 <snd_ctl_elem_value_malloc@plt>
   14078:	cmp	r0, #0
   1407c:	poplt	{r4, r5, r6, pc}
   14080:	ldr	r1, [r4]
   14084:	mov	r0, r5
   14088:	bl	1a8ec <snd_pcm_sw_params_set_start_threshold@plt+0x76ac>
   1408c:	and	r0, r0, r0, asr #31
   14090:	pop	{r4, r5, r6, pc}
   14094:	push	{r4, r5, r6, lr}
   14098:	mov	r4, #0
   1409c:	ldr	r0, [pc, #76]	; 140f0 <snd_pcm_sw_params_set_start_threshold@plt+0xeb0>
   140a0:	bl	13078 <puts@plt>
   140a4:	ldr	r1, [pc, #72]	; 140f4 <snd_pcm_sw_params_set_start_threshold@plt+0xeb4>
   140a8:	mov	r0, #1
   140ac:	bl	12b68 <__printf_chk@plt>
   140b0:	ldr	r5, [pc, #64]	; 140f8 <snd_pcm_sw_params_set_start_threshold@plt+0xeb8>
   140b4:	mov	r0, r4
   140b8:	bl	1303c <snd_pcm_format_name@plt>
   140bc:	add	r4, r4, #1
   140c0:	mov	r1, r5
   140c4:	subs	r2, r0, #0
   140c8:	mov	r0, #1
   140cc:	beq	140d4 <snd_pcm_sw_params_set_start_threshold@plt+0xe94>
   140d0:	bl	12b68 <__printf_chk@plt>
   140d4:	cmp	r4, #52	; 0x34
   140d8:	bne	140b4 <snd_pcm_sw_params_set_start_threshold@plt+0xe74>
   140dc:	ldr	r0, [pc, #24]	; 140fc <snd_pcm_sw_params_set_start_threshold@plt+0xebc>
   140e0:	bl	13078 <puts@plt>
   140e4:	ldr	r0, [pc, #20]	; 14100 <snd_pcm_sw_params_set_start_threshold@plt+0xec0>
   140e8:	pop	{r4, r5, r6, lr}
   140ec:	b	13078 <puts@plt>
   140f0:	andeq	ip, r1, r8, asr r5
   140f4:	andeq	ip, r1, r4, asr #22
   140f8:	andeq	ip, r1, r4, ror #22
   140fc:	andeq	sp, r1, ip, lsl #18
   14100:	andeq	ip, r1, r8, ror #22
   14104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14108:	sub	sp, sp, #5184	; 0x1440
   1410c:	sub	sp, sp, #12
   14110:	ldr	ip, [pc, #4056]	; 150f0 <snd_pcm_sw_params_set_start_threshold@plt+0x1eb0>
   14114:	ldr	r4, [pc, #4056]	; 150f4 <snd_pcm_sw_params_set_start_threshold@plt+0x1eb4>
   14118:	str	r3, [sp, #20]
   1411c:	add	r3, sp, #5184	; 0x1440
   14120:	add	r3, r3, #4
   14124:	ldr	ip, [ip]
   14128:	mov	fp, #0
   1412c:	str	r2, [sp, #100]	; 0x64
   14130:	mov	r5, #2
   14134:	mov	r9, r0
   14138:	mov	r8, r1
   1413c:	add	r0, sp, #628	; 0x274
   14140:	mov	r2, #464	; 0x1d0
   14144:	ldr	r1, [pc, #4012]	; 150f8 <snd_pcm_sw_params_set_start_threshold@plt+0x1eb8>
   14148:	str	ip, [r3]
   1414c:	str	r5, [sp, #76]	; 0x4c
   14150:	str	fp, [sp, #12]
   14154:	bl	12df0 <memcpy@plt>
   14158:	ldr	r3, [r4, #16]
   1415c:	ldr	r7, [pc, #3992]	; 150fc <snd_pcm_sw_params_set_start_threshold@plt+0x1ebc>
   14160:	str	r3, [sp, #96]	; 0x60
   14164:	ldr	r3, [r4, #20]
   14168:	ldr	sl, [pc, #3984]	; 15100 <snd_pcm_sw_params_set_start_threshold@plt+0x1ec0>
   1416c:	str	r3, [sp, #92]	; 0x5c
   14170:	mov	r3, #5
   14174:	str	r3, [sp, #16]
   14178:	mov	r3, #3
   1417c:	str	r3, [sp, #24]
   14180:	mvn	r3, #0
   14184:	str	r3, [sp, #60]	; 0x3c
   14188:	ldr	r3, [pc, #3956]	; 15104 <snd_pcm_sw_params_set_start_threshold@plt+0x1ec4>
   1418c:	mov	r6, fp
   14190:	str	r3, [sp, #72]	; 0x48
   14194:	ldr	r3, [pc, #3948]	; 15108 <snd_pcm_sw_params_set_start_threshold@plt+0x1ec8>
   14198:	str	fp, [sp, #28]
   1419c:	str	fp, [sp, #32]
   141a0:	str	fp, [sp, #52]	; 0x34
   141a4:	str	fp, [sp, #56]	; 0x38
   141a8:	str	fp, [sp, #64]	; 0x40
   141ac:	str	fp, [sp, #68]	; 0x44
   141b0:	str	fp, [sp, #88]	; 0x58
   141b4:	str	fp, [sp, #84]	; 0x54
   141b8:	str	fp, [sp, #40]	; 0x28
   141bc:	str	fp, [sp, #44]	; 0x2c
   141c0:	str	fp, [sp, #48]	; 0x30
   141c4:	str	fp, [sp, #8]
   141c8:	str	r5, [sp, #36]	; 0x24
   141cc:	str	r3, [sp, #80]	; 0x50
   141d0:	mov	r5, #0
   141d4:	str	r5, [sp]
   141d8:	add	r3, sp, #628	; 0x274
   141dc:	mov	r2, r7
   141e0:	mov	r1, r8
   141e4:	mov	r0, r9
   141e8:	bl	12d0c <getopt_long@plt>
   141ec:	cmp	r0, #0
   141f0:	blt	14768 <snd_pcm_sw_params_set_start_threshold@plt+0x1528>
   141f4:	sub	r0, r0, #65	; 0x41
   141f8:	cmp	r0, #57	; 0x39
   141fc:	ldrls	pc, [pc, r0, lsl #2]
   14200:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14204:	muleq	r1, ip, r5
   14208:	andeq	r4, r1, r4, ror r5
   1420c:	andeq	r4, r1, r4, ror #10
   14210:	ldrdeq	r4, [r1], -r0
   14214:	andeq	r4, r1, ip, lsr r5
   14218:	ldrdeq	r4, [r1], -r0
   1421c:	ldrdeq	r4, [r1], -r0
   14220:	ldrdeq	r4, [r1], -r0
   14224:	ldrdeq	r4, [r1], -r0
   14228:	ldrdeq	r4, [r1], -r0
   1422c:	ldrdeq	r4, [r1], -r0
   14230:	ldrdeq	r4, [r1], -r0
   14234:	ldrdeq	r4, [r1], -r0
   14238:	ldrdeq	r4, [r1], -r0
   1423c:	andeq	r4, r1, r8, lsl r5
   14240:	andeq	r4, r1, r8, lsl #10
   14244:	ldrdeq	r4, [r1], -r0
   14248:	ldrdeq	r4, [r1], -r0
   1424c:			; <UNDEFINED> instruction: 0x000144b8
   14250:	andeq	r4, r1, ip, lsr #13
   14254:	muleq	r1, r0, r6
   14258:	ldrdeq	r4, [r1], -r0
   1425c:	andeq	r4, r1, r8, ror #12
   14260:	andeq	r4, r1, r8, asr r6
   14264:	andeq	r4, r1, ip, asr #14
   14268:	ldrdeq	r4, [r1], -r0
   1426c:	ldrdeq	r4, [r1], -r0
   14270:	ldrdeq	r4, [r1], -r0
   14274:	ldrdeq	r4, [r1], -r0
   14278:	ldrdeq	r4, [r1], -r0
   1427c:	ldrdeq	r4, [r1], -r0
   14280:	ldrdeq	r4, [r1], -r0
   14284:	andeq	r4, r1, r0, ror #13
   14288:	andeq	r4, r1, ip, asr r7
   1428c:	muleq	r1, r0, r4
   14290:	andeq	r4, r1, r8, ror r4
   14294:	ldrdeq	r4, [r1], -r0
   14298:	andeq	r4, r1, r4, lsl r4
   1429c:	andeq	r4, r1, r4, lsl #8
   142a0:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   142a4:	ldrdeq	r4, [r1], -r0
   142a8:	ldrdeq	r4, [r1], -r0
   142ac:	ldrdeq	r4, [r1], -r0
   142b0:	ldrdeq	r4, [r1], -r0
   142b4:	andeq	r4, r1, r0, lsr #7
   142b8:	muleq	r1, r4, r3
   142bc:	ldrdeq	r4, [r1], -r0
   142c0:	ldrdeq	r4, [r1], -r0
   142c4:	ldrdeq	r4, [r1], -r0
   142c8:	andeq	r4, r1, r8, ror #6
   142cc:	andeq	r4, r1, r0, asr #6
   142d0:	andeq	r4, r1, ip, lsl r3
   142d4:	ldrdeq	r4, [r1], -r0
   142d8:	andeq	r4, r1, ip, lsl #6
   142dc:	andeq	r4, r1, ip, ror #5
   142e0:	ldrdeq	r4, [r1], -r0
   142e4:	ldrdeq	r4, [r1], -r0
   142e8:	andeq	r4, r1, r0, asr r4
   142ec:	ldr	r1, [pc, #3608]	; 1510c <snd_pcm_sw_params_set_start_threshold@plt+0x1ecc>
   142f0:	ldr	r0, [sl]
   142f4:	bl	12b8c <strcasecmp@plt>
   142f8:	cmp	r0, #0
   142fc:	ldreq	r3, [r4, #32]
   14300:	orreq	r3, r3, #1
   14304:	streq	r3, [r4, #32]
   14308:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1430c:	ldr	r3, [r4, #12]
   14310:	add	r3, r3, #1
   14314:	str	r3, [r4, #12]
   14318:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1431c:	mov	r2, #10
   14320:	mov	r1, #0
   14324:	ldr	r0, [sl]
   14328:	bl	12e5c <strtol@plt>
   1432c:	cmp	r0, #500	; 0x1f4
   14330:	movge	r3, r0
   14334:	movlt	r3, #500	; 0x1f4
   14338:	str	r3, [sp, #80]	; 0x50
   1433c:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14340:	mov	r2, #10
   14344:	mov	r1, #0
   14348:	ldr	r0, [sl]
   1434c:	bl	12e5c <strtol@plt>
   14350:	ldr	r3, [pc, #3512]	; 15110 <snd_pcm_sw_params_set_start_threshold@plt+0x1ed0>
   14354:	sub	r2, r0, #1
   14358:	cmp	r2, r3
   1435c:	movhi	r0, #30
   14360:	str	r0, [sp, #60]	; 0x3c
   14364:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14368:	mov	r2, #10
   1436c:	mov	r1, #0
   14370:	ldr	r0, [sl]
   14374:	bl	12e5c <strtol@plt>
   14378:	ldr	r2, [pc, #3476]	; 15114 <snd_pcm_sw_params_set_start_threshold@plt+0x1ed4>
   1437c:	ldr	r3, [pc, #3476]	; 15118 <snd_pcm_sw_params_set_start_threshold@plt+0x1ed8>
   14380:	sub	r1, r0, #4000	; 0xfa0
   14384:	cmp	r1, r2
   14388:	movls	r3, r0
   1438c:	str	r3, [sp, #72]	; 0x48
   14390:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14394:	mov	r3, #1
   14398:	str	r3, [sp, #52]	; 0x34
   1439c:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   143a0:	ldr	r3, [sp, #12]
   143a4:	cmp	r3, #63	; 0x3f
   143a8:	bgt	151d4 <snd_pcm_sw_params_set_start_threshold@plt+0x1f94>
   143ac:	ldr	r1, [sp, #12]
   143b0:	add	r3, sp, #1088	; 0x440
   143b4:	add	r3, r3, #8
   143b8:	add	r3, r3, r1, lsl #2
   143bc:	ldr	r2, [sl]
   143c0:	str	r2, [r3, #-980]	; 0xfffffc2c
   143c4:	add	r3, r1, #1
   143c8:	str	r3, [sp, #12]
   143cc:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   143d0:	mov	r2, #10
   143d4:	mov	r1, #0
   143d8:	ldr	r0, [sl]
   143dc:	bl	12e5c <strtol@plt>
   143e0:	cmp	r0, #4
   143e4:	movge	r3, r0
   143e8:	movlt	r3, #4
   143ec:	str	r3, [sp, #88]	; 0x58
   143f0:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   143f4:	ldr	r3, [sp, #8]
   143f8:	add	r3, r3, #1
   143fc:	str	r3, [sp, #8]
   14400:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14404:	ldr	r0, [sl]
   14408:	bl	12fac <strdup@plt>
   1440c:	mov	r6, r0
   14410:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14414:	ldr	r0, [sl]
   14418:	bl	12c88 <snd_pcm_format_value@plt>
   1441c:	cmn	r0, #1
   14420:	str	r0, [sp, #36]	; 0x24
   14424:	bne	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14428:	ldr	r3, [r4, #8]
   1442c:	cmp	r3, #0
   14430:	beq	14c9c <snd_pcm_sw_params_set_start_threshold@plt+0x1a5c>
   14434:	ldr	r2, [pc, #3296]	; 1511c <snd_pcm_sw_params_set_start_threshold@plt+0x1edc>
   14438:	mov	r1, #1
   1443c:	mov	r0, #4
   14440:	bl	12eec <__syslog_chk@plt>
   14444:	mov	r3, #2
   14448:	str	r3, [sp, #36]	; 0x24
   1444c:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14450:	ldr	r3, [r4, #8]
   14454:	cmp	r3, #0
   14458:	bne	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1445c:	mov	r3, #1
   14460:	mov	r2, #24
   14464:	mov	r1, #9
   14468:	ldr	r0, [pc, #3248]	; 15120 <snd_pcm_sw_params_set_start_threshold@plt+0x1ee0>
   1446c:	str	r3, [r4, #8]
   14470:	bl	12d3c <openlog@plt>
   14474:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14478:	ldr	r2, [r4, #8]
   1447c:	mov	r3, #1
   14480:	cmp	r2, #0
   14484:	str	r3, [r4, #24]
   14488:	bne	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1448c:	b	14460 <snd_pcm_sw_params_set_start_threshold@plt+0x1220>
   14490:	mov	r2, #10
   14494:	mov	r1, #0
   14498:	ldr	r0, [sl]
   1449c:	bl	12e5c <strtol@plt>
   144a0:	ldr	r3, [pc, #3196]	; 15124 <snd_pcm_sw_params_set_start_threshold@plt+0x1ee4>
   144a4:	sub	r2, r0, #1
   144a8:	cmp	r2, r3
   144ac:	movhi	r0, #1
   144b0:	str	r0, [sp, #76]	; 0x4c
   144b4:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   144b8:	ldr	r5, [sl]
   144bc:	ldr	r1, [pc, #3172]	; 15128 <snd_pcm_sw_params_set_start_threshold@plt+0x1ee8>
   144c0:	mov	r0, r5
   144c4:	bl	12b8c <strcasecmp@plt>
   144c8:	cmp	r0, #0
   144cc:	beq	144fc <snd_pcm_sw_params_set_start_threshold@plt+0x12bc>
   144d0:	ldrb	r3, [r5]
   144d4:	cmp	r3, #110	; 0x6e
   144d8:	beq	14f50 <snd_pcm_sw_params_set_start_threshold@plt+0x1d10>
   144dc:	cmp	r3, #115	; 0x73
   144e0:	beq	14f5c <snd_pcm_sw_params_set_start_threshold@plt+0x1d1c>
   144e4:	cmp	r3, #99	; 0x63
   144e8:	beq	1464c <snd_pcm_sw_params_set_start_threshold@plt+0x140c>
   144ec:	cmp	r3, #112	; 0x70
   144f0:	beq	14f94 <snd_pcm_sw_params_set_start_threshold@plt+0x1d54>
   144f4:	cmp	r3, #114	; 0x72
   144f8:	bne	14cc0 <snd_pcm_sw_params_set_start_threshold@plt+0x1a80>
   144fc:	mov	r3, #4
   14500:	str	r3, [sp, #16]
   14504:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14508:	ldr	r0, [sl]
   1450c:	bl	12fac <strdup@plt>
   14510:	str	r0, [sp, #48]	; 0x30
   14514:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14518:	cmp	fp, #63	; 0x3f
   1451c:	bgt	151d4 <snd_pcm_sw_params_set_start_threshold@plt+0x1f94>
   14520:	add	r3, sp, #1088	; 0x440
   14524:	add	r3, r3, #8
   14528:	add	r3, r3, fp, lsl #2
   1452c:	ldr	r2, [sl]
   14530:	add	fp, fp, #1
   14534:	str	r2, [r3, #-724]	; 0xfffffd2c
   14538:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1453c:	mov	r2, #10
   14540:	mov	r1, #0
   14544:	ldr	r0, [sl]
   14548:	bl	12e5c <strtol@plt>
   1454c:	ldr	r3, [pc, #3032]	; 1512c <snd_pcm_sw_params_set_start_threshold@plt+0x1eec>
   14550:	sub	r2, r0, #32
   14554:	cmp	r2, r3
   14558:	movhi	r0, #0
   1455c:	str	r0, [sp, #64]	; 0x40
   14560:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14564:	ldr	r0, [sl]
   14568:	bl	12fac <strdup@plt>
   1456c:	str	r0, [sp, #44]	; 0x2c
   14570:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14574:	mov	r2, #10
   14578:	mov	r1, #0
   1457c:	ldr	r0, [sl]
   14580:	bl	12e5c <strtol@plt>
   14584:	ldr	r3, [pc, #2976]	; 1512c <snd_pcm_sw_params_set_start_threshold@plt+0x1eec>
   14588:	sub	r2, r0, #32
   1458c:	cmp	r2, r3
   14590:	movhi	r0, #0
   14594:	str	r0, [sp, #68]	; 0x44
   14598:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1459c:	ldr	r5, [sl]
   145a0:	ldr	r1, [pc, #2952]	; 15130 <snd_pcm_sw_params_set_start_threshold@plt+0x1ef0>
   145a4:	mov	r0, r5
   145a8:	bl	12b8c <strcasecmp@plt>
   145ac:	cmp	r0, #0
   145b0:	moveq	r3, #1
   145b4:	streq	r3, [sp, #24]
   145b8:	beq	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   145bc:	ldr	r1, [pc, #2928]	; 15134 <snd_pcm_sw_params_set_start_threshold@plt+0x1ef4>
   145c0:	mov	r0, r5
   145c4:	bl	12b8c <strcasecmp@plt>
   145c8:	cmp	r0, #0
   145cc:	moveq	r3, #2
   145d0:	streq	r3, [sp, #24]
   145d4:	beq	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   145d8:	ldr	r1, [pc, #2904]	; 15138 <snd_pcm_sw_params_set_start_threshold@plt+0x1ef8>
   145dc:	mov	r0, r5
   145e0:	bl	12b8c <strcasecmp@plt>
   145e4:	cmp	r0, #0
   145e8:	moveq	r3, #3
   145ec:	streq	r3, [sp, #24]
   145f0:	beq	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   145f4:	ldr	r1, [pc, #2880]	; 1513c <snd_pcm_sw_params_set_start_threshold@plt+0x1efc>
   145f8:	mov	r0, r5
   145fc:	bl	12b8c <strcasecmp@plt>
   14600:	cmp	r0, #0
   14604:	moveq	r3, #4
   14608:	streq	r3, [sp, #24]
   1460c:	beq	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14610:	ldr	r1, [pc, #2856]	; 15140 <snd_pcm_sw_params_set_start_threshold@plt+0x1f00>
   14614:	mov	r0, r5
   14618:	bl	12b8c <strcasecmp@plt>
   1461c:	cmp	r0, #0
   14620:	moveq	r3, #5
   14624:	streq	r3, [sp, #24]
   14628:	beq	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1462c:	mov	r0, r5
   14630:	mov	r2, #10
   14634:	mov	r1, #0
   14638:	bl	12e5c <strtol@plt>
   1463c:	add	r3, r0, #1
   14640:	cmp	r0, #4
   14644:	str	r3, [sp, #24]
   14648:	bls	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1464c:	mov	r3, #2
   14650:	str	r3, [sp, #16]
   14654:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14658:	ldr	r0, [sl]
   1465c:	bl	12fac <strdup@plt>
   14660:	str	r0, [sp, #40]	; 0x28
   14664:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14668:	mov	r2, #10
   1466c:	mov	r1, #0
   14670:	ldr	r0, [sl]
   14674:	bl	12e5c <strtol@plt>
   14678:	ldr	r3, [sp, #20]
   1467c:	cmp	r3, #0
   14680:	movne	r3, r0
   14684:	str	r0, [sp, #92]	; 0x5c
   14688:	strne	r3, [r4, #20]
   1468c:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14690:	ldr	r2, [sp, #20]
   14694:	mov	r3, #1
   14698:	cmp	r2, #0
   1469c:	strne	r3, [r4, #16]
   146a0:	strne	r2, [sp, #96]	; 0x60
   146a4:	streq	r3, [sp, #96]	; 0x60
   146a8:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   146ac:	mov	r2, #10
   146b0:	mov	r1, #0
   146b4:	ldr	r0, [sl]
   146b8:	bl	12e5c <strtol@plt>
   146bc:	subs	r3, r0, #0
   146c0:	str	r3, [sp, #28]
   146c4:	bge	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   146c8:	ldr	r3, [r4, #28]
   146cc:	add	r3, r3, #9961472	; 0x980000
   146d0:	add	r3, r3, #38400	; 0x9600
   146d4:	add	r3, r3, #128	; 0x80
   146d8:	str	r3, [sp, #28]
   146dc:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   146e0:	ldr	r5, [sl]
   146e4:	ldrb	r3, [r5]
   146e8:	cmp	r3, #97	; 0x61
   146ec:	beq	14c74 <snd_pcm_sw_params_set_start_threshold@plt+0x1a34>
   146f0:	ldr	r1, [pc, #2636]	; 15144 <snd_pcm_sw_params_set_start_threshold@plt+0x1f04>
   146f4:	mov	r0, r5
   146f8:	bl	12b8c <strcasecmp@plt>
   146fc:	cmp	r0, #0
   14700:	moveq	r3, #1
   14704:	streq	r3, [sp, #32]
   14708:	beq	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1470c:	ldr	r1, [pc, #2612]	; 15148 <snd_pcm_sw_params_set_start_threshold@plt+0x1f08>
   14710:	mov	r0, r5
   14714:	bl	12b8c <strcasecmp@plt>
   14718:	cmp	r0, #0
   1471c:	moveq	r3, #2
   14720:	streq	r3, [sp, #32]
   14724:	beq	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14728:	mov	r0, r5
   1472c:	mov	r2, #10
   14730:	mov	r1, #0
   14734:	bl	12e5c <strtol@plt>
   14738:	cmp	r0, #2
   1473c:	mov	r3, r0
   14740:	movhi	r3, #0
   14744:	str	r3, [sp, #32]
   14748:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1474c:	ldr	r0, [sl]
   14750:	bl	12fac <strdup@plt>
   14754:	str	r0, [sp, #84]	; 0x54
   14758:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   1475c:	mov	r3, #1
   14760:	str	r3, [sp, #56]	; 0x38
   14764:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14768:	ldr	r3, [sp, #8]
   1476c:	cmp	r3, #0
   14770:	bne	14c68 <snd_pcm_sw_params_set_start_threshold@plt+0x1a28>
   14774:	cmp	r6, #0
   14778:	beq	14950 <snd_pcm_sw_params_set_start_threshold@plt+0x1710>
   1477c:	ldr	r1, [pc, #2504]	; 1514c <snd_pcm_sw_params_set_start_threshold@plt+0x1f0c>
   14780:	mov	r0, r6
   14784:	bl	12bec <fopen@plt>
   14788:	subs	r3, r0, #0
   1478c:	str	r3, [sp, #12]
   14790:	beq	14fac <snd_pcm_sw_params_set_start_threshold@plt+0x1d6c>
   14794:	ldr	r0, [sp, #12]
   14798:	bl	12e2c <feof@plt>
   1479c:	subs	r6, r0, #0
   147a0:	bne	1491c <snd_pcm_sw_params_set_start_threshold@plt+0x16dc>
   147a4:	add	r0, sp, #1088	; 0x440
   147a8:	add	r0, r0, #4
   147ac:	ldr	r2, [sp, #12]
   147b0:	ldr	r1, [pc, #2456]	; 15150 <snd_pcm_sw_params_set_start_threshold@plt+0x1f10>
   147b4:	bl	12b50 <fgets@plt>
   147b8:	cmp	r0, #0
   147bc:	beq	1491c <snd_pcm_sw_params_set_start_threshold@plt+0x16dc>
   147c0:	ldr	r1, [r4, #40]	; 0x28
   147c4:	ldr	r0, [r4, #44]	; 0x2c
   147c8:	add	r1, r1, #512	; 0x200
   147cc:	strb	r6, [sp, #3139]	; 0xc43
   147d0:	bl	13144 <realloc@plt>
   147d4:	cmp	r0, #0
   147d8:	mov	fp, r0
   147dc:	str	r0, [r4, #44]	; 0x2c
   147e0:	beq	14fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x1d60>
   147e4:	ldr	r0, [pc, #2408]	; 15154 <snd_pcm_sw_params_set_start_threshold@plt+0x1f14>
   147e8:	ldr	r8, [r4, #40]	; 0x28
   147ec:	bl	12fac <strdup@plt>
   147f0:	add	r5, sp, #1088	; 0x440
   147f4:	add	sl, sp, #3136	; 0xc40
   147f8:	add	r5, r5, #4
   147fc:	add	r7, fp, r8, lsl #2
   14800:	mov	r9, #1
   14804:	add	sl, sl, #4
   14808:	add	r2, r8, #1
   1480c:	str	r0, [fp, r8, lsl #2]
   14810:	ldrb	r3, [sp, #1092]	; 0x444
   14814:	str	r2, [r4, #40]	; 0x28
   14818:	cmp	r3, #0
   1481c:	bne	14828 <snd_pcm_sw_params_set_start_threshold@plt+0x15e8>
   14820:	b	148d0 <snd_pcm_sw_params_set_start_threshold@plt+0x1690>
   14824:	ldrb	r3, [r5, #1]!
   14828:	sub	r2, r3, #1
   1482c:	cmp	r2, #31
   14830:	bls	14824 <snd_pcm_sw_params_set_start_threshold@plt+0x15e4>
   14834:	cmp	r3, #35	; 0x23
   14838:	beq	14794 <snd_pcm_sw_params_set_start_threshold@plt+0x1554>
   1483c:	cmp	r3, #34	; 0x22
   14840:	cmpne	r3, #39	; 0x27
   14844:	beq	14bd4 <snd_pcm_sw_params_set_start_threshold@plt+0x1994>
   14848:	ldrb	r3, [r5]
   1484c:	and	r2, r3, #223	; 0xdf
   14850:	cmp	r3, #9
   14854:	cmpne	r2, #0
   14858:	addne	r1, r5, #1
   1485c:	movne	r2, sl
   14860:	beq	14818 <snd_pcm_sw_params_set_start_threshold@plt+0x15d8>
   14864:	strb	r3, [r2], #1
   14868:	mov	r5, r1
   1486c:	ldrb	r3, [r1], #1
   14870:	and	r0, r3, #223	; 0xdf
   14874:	cmp	r3, #9
   14878:	cmpne	r0, #0
   1487c:	bne	14864 <snd_pcm_sw_params_set_start_threshold@plt+0x1624>
   14880:	cmp	r2, sl
   14884:	ldrbeq	r3, [r5]
   14888:	beq	14818 <snd_pcm_sw_params_set_start_threshold@plt+0x15d8>
   1488c:	ldrb	r3, [r2, #-1]
   14890:	cmp	r3, #10
   14894:	subeq	r2, r2, #1
   14898:	cmp	r9, #127	; 0x7f
   1489c:	strb	r6, [r2]
   148a0:	bgt	14c3c <snd_pcm_sw_params_set_start_threshold@plt+0x19fc>
   148a4:	mov	r0, sl
   148a8:	bl	12fac <strdup@plt>
   148ac:	ldr	r2, [r4, #40]	; 0x28
   148b0:	add	r1, r9, #1
   148b4:	add	r2, r2, #1
   148b8:	str	r0, [r7, r9, lsl #2]
   148bc:	ldrb	r3, [r5]
   148c0:	mov	r9, r1
   148c4:	str	r2, [r4, #40]	; 0x28
   148c8:	cmp	r3, #0
   148cc:	bne	14828 <snd_pcm_sw_params_set_start_threshold@plt+0x15e8>
   148d0:	ldr	lr, [pc, #2088]	; 15100 <snd_pcm_sw_params_set_start_threshold@plt+0x1ec0>
   148d4:	mov	ip, #0
   148d8:	mov	r2, #1
   148dc:	str	ip, [lr]
   148e0:	ldr	lr, [pc, #2160]	; 15158 <snd_pcm_sw_params_set_start_threshold@plt+0x1f18>
   148e4:	mov	r3, ip
   148e8:	mov	r1, r7
   148ec:	str	r2, [lr]
   148f0:	ldr	lr, [pc, #2148]	; 1515c <snd_pcm_sw_params_set_start_threshold@plt+0x1f1c>
   148f4:	mov	ip, #63	; 0x3f
   148f8:	mov	r0, r9
   148fc:	str	r2, [lr]
   14900:	ldr	lr, [pc, #2136]	; 15160 <snd_pcm_sw_params_set_start_threshold@plt+0x1f20>
   14904:	ldr	r2, [sp, #100]	; 0x64
   14908:	str	ip, [lr]
   1490c:	bl	14104 <snd_pcm_sw_params_set_start_threshold@plt+0xec4>
   14910:	cmp	r0, #0
   14914:	bge	14794 <snd_pcm_sw_params_set_start_threshold@plt+0x1554>
   14918:	str	r0, [sp, #8]
   1491c:	ldr	r0, [sp, #12]
   14920:	bl	12b38 <fclose@plt>
   14924:	add	r3, sp, #5184	; 0x1440
   14928:	add	r3, r3, #4
   1492c:	ldr	r2, [r3]
   14930:	ldr	r3, [pc, #1976]	; 150f0 <snd_pcm_sw_params_set_start_threshold@plt+0x1eb0>
   14934:	ldr	r0, [sp, #8]
   14938:	ldr	r3, [r3]
   1493c:	cmp	r2, r3
   14940:	bne	15008 <snd_pcm_sw_params_set_start_threshold@plt+0x1dc8>
   14944:	add	sp, sp, #5184	; 0x1440
   14948:	add	sp, sp, #12
   1494c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14950:	ldr	r2, [sp, #40]	; 0x28
   14954:	ldr	r1, [sp, #48]	; 0x30
   14958:	add	r0, sp, #108	; 0x6c
   1495c:	ldr	r3, [pc, #2048]	; 15164 <snd_pcm_sw_params_set_start_threshold@plt+0x1f24>
   14960:	bl	139b0 <snd_pcm_sw_params_set_start_threshold@plt+0x770>
   14964:	cmp	r0, #0
   14968:	blt	150b0 <snd_pcm_sw_params_set_start_threshold@plt+0x1e70>
   1496c:	add	r3, sp, #112	; 0x70
   14970:	str	r3, [sp, #20]
   14974:	mov	r0, r3
   14978:	ldr	r2, [sp, #84]	; 0x54
   1497c:	ldr	r1, [sp, #44]	; 0x2c
   14980:	ldr	r3, [pc, #2016]	; 15168 <snd_pcm_sw_params_set_start_threshold@plt+0x1f28>
   14984:	bl	139b0 <snd_pcm_sw_params_set_start_threshold@plt+0x770>
   14988:	cmp	r0, #0
   1498c:	blt	150d0 <snd_pcm_sw_params_set_start_threshold@plt+0x1e90>
   14990:	mov	r1, #280	; 0x118
   14994:	mov	r0, #1
   14998:	ldr	r5, [sp, #108]	; 0x6c
   1499c:	ldr	r8, [sp, #112]	; 0x70
   149a0:	bl	12bbc <calloc@plt>
   149a4:	subs	r7, r0, #0
   149a8:	beq	15044 <snd_pcm_sw_params_set_start_threshold@plt+0x1e04>
   149ac:	ldrb	r1, [r7, #216]	; 0xd8
   149b0:	mvn	r2, #0
   149b4:	mvn	r3, #0
   149b8:	str	r5, [r7, #8]
   149bc:	str	r8, [r7, #4]
   149c0:	ldr	r0, [sp, #100]	; 0x64
   149c4:	str	r7, [r5]
   149c8:	orr	r1, r1, #2
   149cc:	str	r7, [r8]
   149d0:	strd	r2, [r7, #32]
   149d4:	ldr	r3, [sp, #36]	; 0x24
   149d8:	strb	r1, [r7, #216]	; 0xd8
   149dc:	mvn	r1, #0
   149e0:	str	r1, [r7, #24]
   149e4:	str	r0, [r7, #40]	; 0x28
   149e8:	str	r0, [r7, #44]	; 0x2c
   149ec:	str	r6, [r7, #220]	; 0xdc
   149f0:	str	r3, [r8, #28]
   149f4:	str	r3, [r5, #28]
   149f8:	ldr	r3, [sp, #72]	; 0x48
   149fc:	ldr	r0, [sp, #52]	; 0x34
   14a00:	str	r3, [r8, #36]	; 0x24
   14a04:	str	r3, [r8, #32]
   14a08:	str	r3, [r5, #36]	; 0x24
   14a0c:	str	r3, [r5, #32]
   14a10:	ldr	r3, [sp, #76]	; 0x4c
   14a14:	ldr	r2, [sp, #56]	; 0x38
   14a18:	str	r3, [r8, #40]	; 0x28
   14a1c:	str	r3, [r5, #40]	; 0x28
   14a20:	ldr	r3, [sp, #68]	; 0x44
   14a24:	lsl	r2, r2, #1
   14a28:	str	r3, [r8, #56]	; 0x38
   14a2c:	str	r3, [r5, #56]	; 0x38
   14a30:	ldr	r3, [sp, #64]	; 0x40
   14a34:	str	r3, [r8, #60]	; 0x3c
   14a38:	str	r3, [r5, #60]	; 0x3c
   14a3c:	ldrb	r3, [r8, #68]	; 0x44
   14a40:	bic	r3, r3, #1
   14a44:	orr	r3, r0, r3
   14a48:	strb	r3, [r8, #68]	; 0x44
   14a4c:	ldrb	r3, [r5, #68]	; 0x44
   14a50:	ldr	r1, [sp, #96]	; 0x60
   14a54:	ldr	ip, [sp, #12]
   14a58:	bic	r3, r3, #1
   14a5c:	orr	r0, r0, r3
   14a60:	strb	r0, [r5, #68]	; 0x44
   14a64:	ldrb	r3, [r8, #68]	; 0x44
   14a68:	and	r1, r1, #1
   14a6c:	cmp	ip, #0
   14a70:	bic	r3, r3, #2
   14a74:	orr	r3, r2, r3
   14a78:	strb	r3, [r8, #68]	; 0x44
   14a7c:	ldrb	r3, [r5, #68]	; 0x44
   14a80:	bic	r3, r3, #2
   14a84:	orr	r2, r2, r3
   14a88:	ldr	r3, [sp, #88]	; 0x58
   14a8c:	strb	r2, [r5, #68]	; 0x44
   14a90:	str	r3, [r7, #16]
   14a94:	ldr	r3, [sp, #80]	; 0x50
   14a98:	ldr	r2, [sp, #16]
   14a9c:	str	r3, [r7, #20]
   14aa0:	ldrb	r3, [r7, #128]	; 0x80
   14aa4:	str	r2, [r7, #64]	; 0x40
   14aa8:	ldr	r2, [sp, #32]
   14aac:	bic	r3, r3, #1
   14ab0:	orr	r1, r1, r3
   14ab4:	ldr	r3, [sp, #28]
   14ab8:	str	r2, [r7, #68]	; 0x44
   14abc:	str	r3, [r7, #72]	; 0x48
   14ac0:	ldr	r3, [sp, #92]	; 0x5c
   14ac4:	strb	r1, [r7, #128]	; 0x80
   14ac8:	str	r3, [r7, #76]	; 0x4c
   14acc:	beq	14ce8 <snd_pcm_sw_params_set_start_threshold@plt+0x1aa8>
   14ad0:	ldr	r9, [sp, #20]
   14ad4:	mov	r8, r6
   14ad8:	str	r6, [sp, #16]
   14adc:	ldr	sl, [sp, #12]
   14ae0:	b	14b2c <snd_pcm_sw_params_set_start_threshold@plt+0x18ec>
   14ae4:	mov	r1, #0
   14ae8:	strb	r1, [r6]
   14aec:	mov	r0, r2
   14af0:	mov	r1, r8
   14af4:	bl	14048 <snd_pcm_sw_params_set_start_threshold@plt+0xe08>
   14af8:	cmp	r0, #0
   14afc:	blt	14b90 <snd_pcm_sw_params_set_start_threshold@plt+0x1950>
   14b00:	add	r8, r6, #1
   14b04:	mov	r1, r8
   14b08:	add	r0, r5, #16
   14b0c:	bl	14048 <snd_pcm_sw_params_set_start_threshold@plt+0xe08>
   14b10:	cmp	r0, #0
   14b14:	blt	14b90 <snd_pcm_sw_params_set_start_threshold@plt+0x1950>
   14b18:	mov	r3, #64	; 0x40
   14b1c:	strb	r3, [r6]
   14b20:	subs	sl, sl, #1
   14b24:	mov	r8, r5
   14b28:	beq	14ce4 <snd_pcm_sw_params_set_start_threshold@plt+0x1aa4>
   14b2c:	mov	r1, #32
   14b30:	mov	r0, #1
   14b34:	bl	12bbc <calloc@plt>
   14b38:	subs	r5, r0, #0
   14b3c:	beq	14bb4 <snd_pcm_sw_params_set_start_threshold@plt+0x1974>
   14b40:	cmp	r8, #0
   14b44:	strne	r5, [r8, #28]
   14b48:	ldr	r8, [r9, #4]!
   14b4c:	streq	r5, [r7, #208]	; 0xd0
   14b50:	mov	r1, #64	; 0x40
   14b54:	mov	r0, r8
   14b58:	bl	12b80 <strchr@plt>
   14b5c:	add	r2, r5, #4
   14b60:	subs	r6, r0, #0
   14b64:	bne	14ae4 <snd_pcm_sw_params_set_start_threshold@plt+0x18a4>
   14b68:	mov	r0, r2
   14b6c:	mov	r1, r8
   14b70:	bl	14048 <snd_pcm_sw_params_set_start_threshold@plt+0xe08>
   14b74:	cmp	r0, #0
   14b78:	blt	14b90 <snd_pcm_sw_params_set_start_threshold@plt+0x1950>
   14b7c:	mov	r1, r8
   14b80:	add	r0, r5, #16
   14b84:	bl	14048 <snd_pcm_sw_params_set_start_threshold@plt+0xe08>
   14b88:	cmp	r0, #0
   14b8c:	bge	14b20 <snd_pcm_sw_params_set_start_threshold@plt+0x18e0>
   14b90:	ldr	r3, [r4, #8]
   14b94:	cmp	r3, #0
   14b98:	bne	14f7c <snd_pcm_sw_params_set_start_threshold@plt+0x1d3c>
   14b9c:	ldr	r1, [pc, #1520]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   14ba0:	mov	r3, r8
   14ba4:	ldr	r2, [pc, #1472]	; 1516c <snd_pcm_sw_params_set_start_threshold@plt+0x1f2c>
   14ba8:	ldr	r0, [r1]
   14bac:	mov	r1, #1
   14bb0:	bl	12ff4 <__fprintf_chk@plt>
   14bb4:	ldr	r3, [r4, #8]
   14bb8:	cmp	r3, #0
   14bbc:	beq	15028 <snd_pcm_sw_params_set_start_threshold@plt+0x1de8>
   14bc0:	ldr	r2, [pc, #1448]	; 15170 <snd_pcm_sw_params_set_start_threshold@plt+0x1f30>
   14bc4:	mov	r1, #1
   14bc8:	mov	r0, #2
   14bcc:	bl	12eec <__syslog_chk@plt>
   14bd0:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   14bd4:	ldrb	r1, [r5, #1]
   14bd8:	add	r2, r5, #1
   14bdc:	cmp	r1, #0
   14be0:	beq	14c24 <snd_pcm_sw_params_set_start_threshold@plt+0x19e4>
   14be4:	cmp	r1, r3
   14be8:	beq	14c2c <snd_pcm_sw_params_set_start_threshold@plt+0x19ec>
   14bec:	add	r0, r5, #2
   14bf0:	mov	r2, sl
   14bf4:	b	14c00 <snd_pcm_sw_params_set_start_threshold@plt+0x19c0>
   14bf8:	cmp	r3, r1
   14bfc:	beq	14c1c <snd_pcm_sw_params_set_start_threshold@plt+0x19dc>
   14c00:	strb	r1, [r2], #1
   14c04:	mov	r5, r0
   14c08:	ldrb	r1, [r0], #1
   14c0c:	cmp	r1, #0
   14c10:	bne	14bf8 <snd_pcm_sw_params_set_start_threshold@plt+0x19b8>
   14c14:	cmp	r3, #0
   14c18:	bne	14880 <snd_pcm_sw_params_set_start_threshold@plt+0x1640>
   14c1c:	add	r5, r5, #1
   14c20:	b	14880 <snd_pcm_sw_params_set_start_threshold@plt+0x1640>
   14c24:	cmp	r3, #0
   14c28:	bne	148d0 <snd_pcm_sw_params_set_start_threshold@plt+0x1690>
   14c2c:	mov	r5, r2
   14c30:	add	r5, r5, #1
   14c34:	mov	r2, sl
   14c38:	b	14880 <snd_pcm_sw_params_set_start_threshold@plt+0x1640>
   14c3c:	ldr	r3, [r4, #8]
   14c40:	cmp	r3, #0
   14c44:	str	r3, [sp, #8]
   14c48:	beq	14c80 <snd_pcm_sw_params_set_start_threshold@plt+0x1a40>
   14c4c:	ldr	r2, [pc, #1312]	; 15174 <snd_pcm_sw_params_set_start_threshold@plt+0x1f34>
   14c50:	mov	r1, #1
   14c54:	mov	r0, #2
   14c58:	bl	12eec <__syslog_chk@plt>
   14c5c:	mov	r3, #0
   14c60:	str	r3, [sp, #8]
   14c64:	b	1491c <snd_pcm_sw_params_set_start_threshold@plt+0x16dc>
   14c68:	bl	14094 <snd_pcm_sw_params_set_start_threshold@plt+0xe54>
   14c6c:	mov	r0, r5
   14c70:	bl	131a4 <exit@plt>
   14c74:	mov	r3, #0
   14c78:	str	r3, [sp, #32]
   14c7c:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14c80:	ldr	r3, [pc, #1292]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   14c84:	mov	r2, #19
   14c88:	mov	r1, #1
   14c8c:	ldr	r3, [r3]
   14c90:	ldr	r0, [pc, #1244]	; 15174 <snd_pcm_sw_params_set_start_threshold@plt+0x1f34>
   14c94:	bl	12f28 <fwrite@plt>
   14c98:	b	1491c <snd_pcm_sw_params_set_start_threshold@plt+0x16dc>
   14c9c:	ldr	r3, [pc, #1264]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   14ca0:	mov	r2, #42	; 0x2a
   14ca4:	mov	r1, #1
   14ca8:	ldr	r3, [r3]
   14cac:	ldr	r0, [pc, #1128]	; 1511c <snd_pcm_sw_params_set_start_threshold@plt+0x1edc>
   14cb0:	bl	12f28 <fwrite@plt>
   14cb4:	mov	r3, #2
   14cb8:	str	r3, [sp, #36]	; 0x24
   14cbc:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14cc0:	mov	r0, r5
   14cc4:	mov	r2, #10
   14cc8:	mov	r1, #0
   14ccc:	bl	12e5c <strtol@plt>
   14cd0:	cmp	r0, #5
   14cd4:	movcc	r3, r0
   14cd8:	movcs	r3, #5
   14cdc:	str	r3, [sp, #16]
   14ce0:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14ce4:	ldr	r6, [sp, #16]
   14ce8:	cmp	fp, #0
   14cec:	addne	sl, sp, #368	; 0x170
   14cf0:	strne	r7, [sp, #20]
   14cf4:	bne	14d8c <snd_pcm_sw_params_set_start_threshold@plt+0x1b4c>
   14cf8:	b	14ecc <snd_pcm_sw_params_set_start_threshold@plt+0x1c8c>
   14cfc:	mov	r0, r8
   14d00:	mov	r7, #0
   14d04:	strb	r7, [r0], #1
   14d08:	mov	r1, #64	; 0x40
   14d0c:	bl	12b80 <strchr@plt>
   14d10:	subs	r9, r0, #0
   14d14:	beq	14e54 <snd_pcm_sw_params_set_start_threshold@plt+0x1c14>
   14d18:	mov	r3, r9
   14d1c:	mov	r0, r6
   14d20:	strb	r7, [r3], #1
   14d24:	str	r3, [sp, #12]
   14d28:	str	r3, [sp, #16]
   14d2c:	bl	12fac <strdup@plt>
   14d30:	mov	r1, r7
   14d34:	mov	r2, #10
   14d38:	str	r0, [r5, #4]
   14d3c:	mov	r0, r8
   14d40:	bl	12e5c <strtol@plt>
   14d44:	ldr	r3, [sp, #12]
   14d48:	ldr	r6, [r5, #4]
   14d4c:	str	r0, [r5, #8]
   14d50:	mov	r0, r3
   14d54:	bl	12fac <strdup@plt>
   14d58:	cmp	r6, r7
   14d5c:	cmpne	r0, r7
   14d60:	str	r0, [r5, #12]
   14d64:	beq	14e0c <snd_pcm_sw_params_set_start_threshold@plt+0x1bcc>
   14d68:	mov	r3, #44	; 0x2c
   14d6c:	cmp	r9, #0
   14d70:	strb	r3, [r8]
   14d74:	beq	14d80 <snd_pcm_sw_params_set_start_threshold@plt+0x1b40>
   14d78:	mov	r3, #44	; 0x2c
   14d7c:	strb	r3, [r9]
   14d80:	subs	fp, fp, #1
   14d84:	mov	r6, r5
   14d88:	beq	14ec8 <snd_pcm_sw_params_set_start_threshold@plt+0x1c88>
   14d8c:	mov	r1, #20
   14d90:	mov	r0, #1
   14d94:	bl	12bbc <calloc@plt>
   14d98:	subs	r5, r0, #0
   14d9c:	beq	14e30 <snd_pcm_sw_params_set_start_threshold@plt+0x1bf0>
   14da0:	cmp	r6, #0
   14da4:	strne	r5, [r6, #16]
   14da8:	ldreq	r3, [sp, #20]
   14dac:	ldr	r6, [sl, #4]!
   14db0:	mov	r1, #44	; 0x2c
   14db4:	streq	r5, [r3, #212]	; 0xd4
   14db8:	mov	r0, r6
   14dbc:	bl	12b80 <strchr@plt>
   14dc0:	subs	r8, r0, #0
   14dc4:	bne	14cfc <snd_pcm_sw_params_set_start_threshold@plt+0x1abc>
   14dc8:	mov	r1, #64	; 0x40
   14dcc:	mov	r0, r6
   14dd0:	bl	12b80 <strchr@plt>
   14dd4:	subs	r9, r0, #0
   14dd8:	beq	14e9c <snd_pcm_sw_params_set_start_threshold@plt+0x1c5c>
   14ddc:	mov	r7, r9
   14de0:	mov	r0, r6
   14de4:	strb	r8, [r7], #1
   14de8:	bl	12fac <strdup@plt>
   14dec:	mov	r6, r0
   14df0:	str	r0, [r5, #4]
   14df4:	mov	r0, r7
   14df8:	bl	12fac <strdup@plt>
   14dfc:	cmp	r0, #0
   14e00:	cmpne	r6, #0
   14e04:	str	r0, [r5, #12]
   14e08:	bne	14d78 <snd_pcm_sw_params_set_start_threshold@plt+0x1b38>
   14e0c:	ldr	r3, [r4, #8]
   14e10:	cmp	r3, #0
   14e14:	bne	14f68 <snd_pcm_sw_params_set_start_threshold@plt+0x1d28>
   14e18:	ldr	r3, [pc, #884]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   14e1c:	mov	r2, #17
   14e20:	mov	r1, #1
   14e24:	ldr	r3, [r3]
   14e28:	ldr	r0, [pc, #840]	; 15178 <snd_pcm_sw_params_set_start_threshold@plt+0x1f38>
   14e2c:	bl	12f28 <fwrite@plt>
   14e30:	ldr	r3, [r4, #8]
   14e34:	cmp	r3, #0
   14e38:	beq	1500c <snd_pcm_sw_params_set_start_threshold@plt+0x1dcc>
   14e3c:	ldr	r2, [pc, #824]	; 1517c <snd_pcm_sw_params_set_start_threshold@plt+0x1f3c>
   14e40:	mov	r1, #1
   14e44:	mov	r0, #2
   14e48:	bl	12eec <__syslog_chk@plt>
   14e4c:	mov	r0, #1
   14e50:	bl	131a4 <exit@plt>
   14e54:	mov	r0, r6
   14e58:	bl	12fac <strdup@plt>
   14e5c:	mov	r2, #10
   14e60:	mov	r1, r9
   14e64:	str	r0, [r5, #4]
   14e68:	mov	r0, r8
   14e6c:	bl	12e5c <strtol@plt>
   14e70:	ldr	r3, [r5, #4]
   14e74:	str	r3, [sp, #12]
   14e78:	str	r0, [r5, #8]
   14e7c:	mov	r0, r6
   14e80:	bl	12fac <strdup@plt>
   14e84:	ldr	r3, [sp, #12]
   14e88:	cmp	r3, #0
   14e8c:	cmpne	r0, #0
   14e90:	str	r0, [r5, #12]
   14e94:	bne	14d68 <snd_pcm_sw_params_set_start_threshold@plt+0x1b28>
   14e98:	b	14e0c <snd_pcm_sw_params_set_start_threshold@plt+0x1bcc>
   14e9c:	mov	r0, r6
   14ea0:	bl	12fac <strdup@plt>
   14ea4:	mov	r8, r0
   14ea8:	str	r0, [r5, #4]
   14eac:	mov	r0, r6
   14eb0:	bl	12fac <strdup@plt>
   14eb4:	cmp	r0, #0
   14eb8:	cmpne	r8, #0
   14ebc:	str	r0, [r5, #12]
   14ec0:	bne	14d80 <snd_pcm_sw_params_set_start_threshold@plt+0x1b40>
   14ec4:	b	14e0c <snd_pcm_sw_params_set_start_threshold@plt+0x1bcc>
   14ec8:	ldr	r7, [sp, #20]
   14ecc:	ldr	r2, [sp, #24]
   14ed0:	ldrb	r3, [r7, #216]	; 0xd8
   14ed4:	cmp	r2, #0
   14ed8:	movle	r2, #0
   14edc:	movgt	r2, #1
   14ee0:	bic	r3, r3, #2
   14ee4:	orr	r3, r3, r2, lsl #1
   14ee8:	tst	r3, #2
   14eec:	strb	r3, [r7, #216]	; 0xd8
   14ef0:	ldrne	r3, [sp, #24]
   14ef4:	subne	r3, r3, #1
   14ef8:	strne	r3, [r7, #220]	; 0xdc
   14efc:	ldr	r3, [r7, #4]
   14f00:	ldr	r2, [sp, #60]	; 0x3c
   14f04:	ldr	r1, [r4, #28]
   14f08:	ldr	r3, [r3, #32]
   14f0c:	add	r1, r1, #1
   14f10:	str	r2, [r7, #24]
   14f14:	mul	r3, r3, r2
   14f18:	mov	r2, #0
   14f1c:	str	r3, [r7, #32]
   14f20:	lsl	r1, r1, #2
   14f24:	str	r2, [r7, #36]	; 0x24
   14f28:	ldr	r0, [r4, #36]	; 0x24
   14f2c:	bl	13144 <realloc@plt>
   14f30:	cmp	r0, #0
   14f34:	str	r0, [r4, #36]	; 0x24
   14f38:	beq	14fe8 <snd_pcm_sw_params_set_start_threshold@plt+0x1da8>
   14f3c:	ldr	r3, [r4, #28]
   14f40:	add	r2, r3, #1
   14f44:	str	r2, [r4, #28]
   14f48:	str	r7, [r0, r3, lsl #2]
   14f4c:	b	14924 <snd_pcm_sw_params_set_start_threshold@plt+0x16e4>
   14f50:	mov	r3, #0
   14f54:	str	r3, [sp, #16]
   14f58:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14f5c:	mov	r3, #1
   14f60:	str	r3, [sp, #16]
   14f64:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14f68:	ldr	r2, [pc, #520]	; 15178 <snd_pcm_sw_params_set_start_threshold@plt+0x1f38>
   14f6c:	mov	r1, #1
   14f70:	mov	r0, #2
   14f74:	bl	12eec <__syslog_chk@plt>
   14f78:	b	14e30 <snd_pcm_sw_params_set_start_threshold@plt+0x1bf0>
   14f7c:	mov	r3, r8
   14f80:	ldr	r2, [pc, #484]	; 1516c <snd_pcm_sw_params_set_start_threshold@plt+0x1f2c>
   14f84:	mov	r1, #1
   14f88:	mov	r0, #2
   14f8c:	bl	12eec <__syslog_chk@plt>
   14f90:	b	14bb4 <snd_pcm_sw_params_set_start_threshold@plt+0x1974>
   14f94:	mov	r3, #3
   14f98:	str	r3, [sp, #16]
   14f9c:	b	141d0 <snd_pcm_sw_params_set_start_threshold@plt+0xf90>
   14fa0:	mvn	r3, #11
   14fa4:	str	r3, [sp, #8]
   14fa8:	b	14924 <snd_pcm_sw_params_set_start_threshold@plt+0x16e4>
   14fac:	bl	131d4 <__errno_location@plt>
   14fb0:	ldr	r3, [r4, #8]
   14fb4:	cmp	r3, #0
   14fb8:	ldr	r0, [r0]
   14fbc:	beq	15064 <snd_pcm_sw_params_set_start_threshold@plt+0x1e24>
   14fc0:	bl	12a24 <strerror@plt>
   14fc4:	mvn	ip, #4
   14fc8:	mov	r3, r6
   14fcc:	ldr	r2, [pc, #428]	; 15180 <snd_pcm_sw_params_set_start_threshold@plt+0x1f40>
   14fd0:	mov	r1, #1
   14fd4:	str	ip, [sp, #8]
   14fd8:	str	r0, [sp]
   14fdc:	mov	r0, #2
   14fe0:	bl	12eec <__syslog_chk@plt>
   14fe4:	b	14924 <snd_pcm_sw_params_set_start_threshold@plt+0x16e4>
   14fe8:	ldr	r3, [r4, #8]
   14fec:	cmp	r3, #0
   14ff0:	beq	151f8 <snd_pcm_sw_params_set_start_threshold@plt+0x1fb8>
   14ff4:	ldr	r2, [pc, #404]	; 15190 <snd_pcm_sw_params_set_start_threshold@plt+0x1f50>
   14ff8:	mov	r1, #1
   14ffc:	mov	r0, #2
   15000:	bl	12eec <__syslog_chk@plt>
   15004:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   15008:	bl	12fc4 <__stack_chk_fail@plt>
   1500c:	ldr	r3, [pc, #384]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   15010:	mov	r2, #33	; 0x21
   15014:	mov	r1, #1
   15018:	ldr	r3, [r3]
   1501c:	ldr	r0, [pc, #344]	; 1517c <snd_pcm_sw_params_set_start_threshold@plt+0x1f3c>
   15020:	bl	12f28 <fwrite@plt>
   15024:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   15028:	ldr	r3, [pc, #356]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   1502c:	mov	r2, #30
   15030:	mov	r1, #1
   15034:	ldr	r3, [r3]
   15038:	ldr	r0, [pc, #304]	; 15170 <snd_pcm_sw_params_set_start_threshold@plt+0x1f30>
   1503c:	bl	12f28 <fwrite@plt>
   15040:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   15044:	ldr	r3, [r4, #8]
   15048:	cmp	r3, #0
   1504c:	beq	15094 <snd_pcm_sw_params_set_start_threshold@plt+0x1e54>
   15050:	ldr	r2, [pc, #300]	; 15184 <snd_pcm_sw_params_set_start_threshold@plt+0x1f44>
   15054:	mov	r1, #1
   15058:	mov	r0, #2
   1505c:	bl	12eec <__syslog_chk@plt>
   15060:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   15064:	ldr	r3, [pc, #296]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   15068:	mvn	r2, #4
   1506c:	str	r2, [sp, #8]
   15070:	ldr	r4, [r3]
   15074:	bl	12a24 <strerror@plt>
   15078:	mov	r3, r6
   1507c:	ldr	r2, [pc, #252]	; 15180 <snd_pcm_sw_params_set_start_threshold@plt+0x1f40>
   15080:	mov	r1, #1
   15084:	str	r0, [sp]
   15088:	mov	r0, r4
   1508c:	bl	12ff4 <__fprintf_chk@plt>
   15090:	b	14924 <snd_pcm_sw_params_set_start_threshold@plt+0x16e4>
   15094:	ldr	r3, [pc, #248]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   15098:	mov	r2, #34	; 0x22
   1509c:	mov	r1, #1
   150a0:	ldr	r3, [r3]
   150a4:	ldr	r0, [pc, #216]	; 15184 <snd_pcm_sw_params_set_start_threshold@plt+0x1f44>
   150a8:	bl	12f28 <fwrite@plt>
   150ac:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   150b0:	ldr	r3, [r4, #8]
   150b4:	cmp	r3, #0
   150b8:	beq	1519c <snd_pcm_sw_params_set_start_threshold@plt+0x1f5c>
   150bc:	ldr	r2, [pc, #196]	; 15188 <snd_pcm_sw_params_set_start_threshold@plt+0x1f48>
   150c0:	mov	r1, #1
   150c4:	mov	r0, #2
   150c8:	bl	12eec <__syslog_chk@plt>
   150cc:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   150d0:	ldr	r3, [r4, #8]
   150d4:	cmp	r3, #0
   150d8:	beq	151b8 <snd_pcm_sw_params_set_start_threshold@plt+0x1f78>
   150dc:	ldr	r2, [pc, #168]	; 1518c <snd_pcm_sw_params_set_start_threshold@plt+0x1f4c>
   150e0:	mov	r1, #1
   150e4:	mov	r0, #2
   150e8:	bl	12eec <__syslog_chk@plt>
   150ec:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   150f0:	strdeq	lr, [r2], -r8
   150f4:	andeq	pc, r2, ip, lsr #32
   150f8:	andeq	ip, r1, r8, lsr r2
   150fc:	andeq	ip, r1, ip, lsl #24
   15100:	andeq	pc, r2, r0, lsr #32
   15104:	andeq	fp, r0, r0, lsl #23
   15108:	andeq	r2, r0, r0, lsl r7
   1510c:	strdeq	ip, [r1], -r8
   15110:	muleq	r1, pc, r6	; <UNPREDICTABLE>
   15114:	muleq	r2, pc, sp	; <UNPREDICTABLE>
   15118:	andeq	sl, r0, r4, asr #24
   1511c:	andeq	ip, r1, ip, asr #24
   15120:	andeq	ip, r1, r0, asr #24
   15124:	strdeq	r0, [r0], -lr
   15128:			; <UNDEFINED> instruction: 0x0001ccb0
   1512c:	andeq	r0, r3, pc, lsl sp
   15130:	andeq	ip, r1, r8, ror ip
   15134:	andeq	ip, r1, r4, lsl #25
   15138:	muleq	r1, r0, ip
   1513c:	muleq	r1, ip, ip
   15140:	andeq	ip, r1, r8, lsr #25
   15144:			; <UNDEFINED> instruction: 0x0001ccbc
   15148:	andeq	ip, r1, r0, asr #25
   1514c:	andeq	lr, r1, ip, lsr #2
   15150:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   15154:	andeq	ip, r1, r4, lsr lr
   15158:	andeq	pc, r2, r4, lsr #32
   1515c:	andeq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
   15160:	andeq	pc, r2, r8
   15164:	andeq	ip, r1, r4, lsl #26
   15168:	andeq	ip, r1, r4, lsr sp
   1516c:	andeq	ip, r1, r4, lsl #27
   15170:	andeq	ip, r1, r8, lsr #27
   15174:	andeq	ip, r1, ip, lsr lr
   15178:	andeq	ip, r1, r8, asr #27
   1517c:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   15180:	andeq	ip, r1, r4, lsl lr
   15184:	andeq	ip, r1, r0, ror #26
   15188:	andeq	ip, r1, r0, lsl sp
   1518c:	andeq	ip, r1, ip, lsr sp
   15190:	andeq	ip, r1, r0, lsl #28
   15194:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   15198:	andeq	ip, r1, r4, asr #25
   1519c:	ldr	r3, [pc, #-16]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   151a0:	mov	r2, #34	; 0x22
   151a4:	mov	r1, #1
   151a8:	ldr	r3, [r3]
   151ac:	ldr	r0, [pc, #-44]	; 15188 <snd_pcm_sw_params_set_start_threshold@plt+0x1f48>
   151b0:	bl	12f28 <fwrite@plt>
   151b4:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   151b8:	ldr	r3, [pc, #-44]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   151bc:	mov	r2, #33	; 0x21
   151c0:	mov	r1, #1
   151c4:	ldr	r3, [r3]
   151c8:	ldr	r0, [pc, #-68]	; 1518c <snd_pcm_sw_params_set_start_threshold@plt+0x1f4c>
   151cc:	bl	12f28 <fwrite@plt>
   151d0:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   151d4:	ldr	r3, [r4, #8]
   151d8:	cmp	r3, #0
   151dc:	beq	15214 <snd_pcm_sw_params_set_start_threshold@plt+0x1fd4>
   151e0:	mov	r3, #64	; 0x40
   151e4:	ldr	r2, [pc, #-84]	; 15198 <snd_pcm_sw_params_set_start_threshold@plt+0x1f58>
   151e8:	mov	r1, #1
   151ec:	mov	r0, #2
   151f0:	bl	12eec <__syslog_chk@plt>
   151f4:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   151f8:	ldr	r3, [pc, #-108]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   151fc:	mov	r2, #17
   15200:	mov	r1, #1
   15204:	ldr	r3, [r3]
   15208:	ldr	r0, [pc, #-128]	; 15190 <snd_pcm_sw_params_set_start_threshold@plt+0x1f50>
   1520c:	bl	12f28 <fwrite@plt>
   15210:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   15214:	ldr	r1, [pc, #-136]	; 15194 <snd_pcm_sw_params_set_start_threshold@plt+0x1f54>
   15218:	mov	r3, #64	; 0x40
   1521c:	ldr	r2, [pc, #-140]	; 15198 <snd_pcm_sw_params_set_start_threshold@plt+0x1f58>
   15220:	ldr	r0, [r1]
   15224:	mov	r1, #1
   15228:	bl	12ff4 <__fprintf_chk@plt>
   1522c:	b	14e4c <snd_pcm_sw_params_set_start_threshold@plt+0x1c0c>
   15230:	ldr	r3, [r0, #144]	; 0x90
   15234:	push	{r4, r5, r6, lr}
   15238:	cmp	r3, #0
   1523c:	sub	sp, sp, #8
   15240:	beq	15278 <snd_pcm_sw_params_set_start_threshold@plt+0x2038>
   15244:	vldr	d7, [pc, #156]	; 152e8 <snd_pcm_sw_params_set_start_threshold@plt+0x20a8>
   15248:	mov	r4, r0
   1524c:	mov	r1, #0
   15250:	mov	r0, r3
   15254:	vmul.f64	d0, d0, d7
   15258:	vcvt.s32.f64	s15, d0
   1525c:	vmov	r2, s15
   15260:	bl	12b98 <snd_ctl_elem_value_set_integer@plt>
   15264:	ldr	r1, [r4, #144]	; 0x90
   15268:	ldr	r0, [r4, #132]	; 0x84
   1526c:	bl	1315c <snd_ctl_elem_write@plt>
   15270:	subs	r5, r0, #0
   15274:	blt	15288 <snd_pcm_sw_params_set_start_threshold@plt+0x2048>
   15278:	mov	r5, #0
   1527c:	mov	r0, r5
   15280:	add	sp, sp, #8
   15284:	pop	{r4, r5, r6, pc}
   15288:	ldr	r3, [pc, #96]	; 152f0 <snd_pcm_sw_params_set_start_threshold@plt+0x20b0>
   1528c:	ldr	r4, [r4, #12]
   15290:	ldr	r3, [r3]
   15294:	cmp	r3, #0
   15298:	beq	152bc <snd_pcm_sw_params_set_start_threshold@plt+0x207c>
   1529c:	bl	12e20 <snd_strerror@plt>
   152a0:	mov	r3, r4
   152a4:	ldr	r2, [pc, #72]	; 152f4 <snd_pcm_sw_params_set_start_threshold@plt+0x20b4>
   152a8:	mov	r1, #1
   152ac:	str	r0, [sp]
   152b0:	mov	r0, #2
   152b4:	bl	12eec <__syslog_chk@plt>
   152b8:	b	1527c <snd_pcm_sw_params_set_start_threshold@plt+0x203c>
   152bc:	ldr	r3, [pc, #52]	; 152f8 <snd_pcm_sw_params_set_start_threshold@plt+0x20b8>
   152c0:	ldr	r6, [r3]
   152c4:	bl	12e20 <snd_strerror@plt>
   152c8:	mov	r3, r4
   152cc:	ldr	r2, [pc, #32]	; 152f4 <snd_pcm_sw_params_set_start_threshold@plt+0x20b4>
   152d0:	mov	r1, #1
   152d4:	str	r0, [sp]
   152d8:	mov	r0, r6
   152dc:	bl	12ff4 <__fprintf_chk@plt>
   152e0:	b	1527c <snd_pcm_sw_params_set_start_threshold@plt+0x203c>
   152e4:	nop			; (mov r0, r0)
   152e8:	andeq	r0, r0, r0
   152ec:	rscsmi	r6, r8, r0, lsl #20
   152f0:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   152f4:	andeq	ip, r1, ip, ror #31
   152f8:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   152fc:	push	{r4, lr}
   15300:	sub	sp, sp, #8
   15304:	ldr	r4, [pc, #72]	; 15354 <snd_pcm_sw_params_set_start_threshold@plt+0x2114>
   15308:	mov	r0, sp
   1530c:	ldr	r3, [r4]
   15310:	str	r3, [sp, #4]
   15314:	bl	13180 <pthread_mutexattr_init@plt>
   15318:	mov	r1, #1
   1531c:	mov	r0, sp
   15320:	bl	12af0 <pthread_mutexattr_settype@plt>
   15324:	mov	r1, sp
   15328:	ldr	r0, [pc, #40]	; 15358 <snd_pcm_sw_params_set_start_threshold@plt+0x2118>
   1532c:	bl	12ee0 <pthread_mutex_init@plt>
   15330:	mov	r0, sp
   15334:	bl	12db4 <pthread_mutexattr_destroy@plt>
   15338:	ldr	r2, [sp, #4]
   1533c:	ldr	r3, [r4]
   15340:	cmp	r2, r3
   15344:	bne	15350 <snd_pcm_sw_params_set_start_threshold@plt+0x2110>
   15348:	add	sp, sp, #8
   1534c:	pop	{r4, pc}
   15350:	bl	12fc4 <__stack_chk_fail@plt>
   15354:	strdeq	lr, [r2], -r8
   15358:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   1535c:	push	{r4, lr}
   15360:	mov	r4, r0
   15364:	vldr	d0, [pc, #84]	; 153c0 <snd_pcm_sw_params_set_start_threshold@plt+0x2180>
   15368:	bl	15230 <snd_pcm_sw_params_set_start_threshold@plt+0x1ff0>
   1536c:	ldr	r0, [r4, #144]	; 0x90
   15370:	cmp	r0, #0
   15374:	beq	1537c <snd_pcm_sw_params_set_start_threshold@plt+0x213c>
   15378:	bl	13048 <snd_ctl_elem_value_free@plt>
   1537c:	ldr	r0, [r4, #132]	; 0x84
   15380:	mov	r3, #0
   15384:	cmp	r0, r3
   15388:	str	r3, [r4, #144]	; 0x90
   1538c:	beq	15394 <snd_pcm_sw_params_set_start_threshold@plt+0x2154>
   15390:	bl	12d54 <snd_ctl_close@plt>
   15394:	ldr	r3, [r4, #20]
   15398:	mov	r2, #0
   1539c:	cmp	r3, r2
   153a0:	str	r2, [r4, #132]	; 0x84
   153a4:	beq	153b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2170>
   153a8:	mov	r0, r3
   153ac:	bl	12a48 <snd_pcm_close@plt>
   153b0:	mov	r3, #0
   153b4:	str	r3, [r4, #20]
   153b8:	pop	{r4, pc}
   153bc:	nop			; (mov r0, r0)
   153c0:	andeq	r0, r0, r0
   153c4:	svccc	0x00f00000	; IMB
   153c8:	ldrb	r3, [r0, #216]	; 0xd8
   153cc:	push	{r4, r5, r6, lr}
   153d0:	mov	r4, r0
   153d4:	tst	r3, #1
   153d8:	beq	1540c <snd_pcm_sw_params_set_start_threshold@plt+0x21cc>
   153dc:	ldr	r0, [r0, #224]	; 0xe0
   153e0:	cmp	r0, #0
   153e4:	beq	153ec <snd_pcm_sw_params_set_start_threshold@plt+0x21ac>
   153e8:	bl	12ef8 <src_delete@plt>
   153ec:	mov	r5, #0
   153f0:	ldr	r0, [r4, #232]	; 0xe8
   153f4:	str	r5, [r4, #224]	; 0xe0
   153f8:	bl	12ce8 <free@plt>
   153fc:	str	r5, [r4, #232]	; 0xe8
   15400:	ldr	r0, [r4, #236]	; 0xec
   15404:	bl	12ce8 <free@plt>
   15408:	str	r5, [r4, #236]	; 0xec
   1540c:	ldmib	r4, {r3, r6}
   15410:	mov	r5, #0
   15414:	ldr	r0, [r6, #76]	; 0x4c
   15418:	ldr	r3, [r3, #76]	; 0x4c
   1541c:	cmp	r0, r3
   15420:	moveq	r0, r5
   15424:	bl	12ce8 <free@plt>
   15428:	ldr	r4, [r4, #4]
   1542c:	str	r5, [r6, #76]	; 0x4c
   15430:	ldr	r0, [r4, #76]	; 0x4c
   15434:	bl	12ce8 <free@plt>
   15438:	str	r5, [r4, #76]	; 0x4c
   1543c:	pop	{r4, r5, r6, pc}
   15440:	push	{r4, r5, r6, r7, r8, lr}
   15444:	sub	sp, sp, #16
   15448:	ldr	r7, [pc, #848]	; 157a0 <snd_pcm_sw_params_set_start_threshold@plt+0x2560>
   1544c:	ldr	r6, [r0, #20]
   15450:	mov	r4, r0
   15454:	ldr	r3, [r7]
   15458:	mov	r0, r6
   1545c:	mov	r8, r1
   15460:	str	r3, [sp, #12]
   15464:	bl	12a3c <snd_pcm_hw_params_any@plt>
   15468:	subs	r5, r0, #0
   1546c:	blt	15574 <snd_pcm_sw_params_set_start_threshold@plt+0x2334>
   15470:	ldrb	r2, [r4, #68]	; 0x44
   15474:	mov	r1, r8
   15478:	mov	r0, r6
   1547c:	and	r2, r2, #1
   15480:	bl	12f58 <snd_pcm_hw_params_set_rate_resample@plt>
   15484:	subs	r5, r0, #0
   15488:	blt	15534 <snd_pcm_sw_params_set_start_threshold@plt+0x22f4>
   1548c:	ldr	r2, [r4, #24]
   15490:	mov	r1, r8
   15494:	mov	r0, r6
   15498:	bl	13030 <snd_pcm_hw_params_set_access@plt>
   1549c:	subs	r5, r0, #0
   154a0:	blt	155e8 <snd_pcm_sw_params_set_start_threshold@plt+0x23a8>
   154a4:	ldr	r2, [r4, #28]
   154a8:	mov	r1, r8
   154ac:	mov	r0, r6
   154b0:	bl	131f8 <snd_pcm_hw_params_set_format@plt>
   154b4:	subs	r5, r0, #0
   154b8:	blt	15648 <snd_pcm_sw_params_set_start_threshold@plt+0x2408>
   154bc:	ldr	r2, [r4, #40]	; 0x28
   154c0:	mov	r1, r8
   154c4:	mov	r0, r6
   154c8:	bl	1306c <snd_pcm_hw_params_set_channels@plt>
   154cc:	subs	r5, r0, #0
   154d0:	blt	15708 <snd_pcm_sw_params_set_start_threshold@plt+0x24c8>
   154d4:	ldr	ip, [r4, #36]	; 0x24
   154d8:	mov	r0, r6
   154dc:	add	r2, sp, #8
   154e0:	mov	r3, #0
   154e4:	mov	r1, r8
   154e8:	str	ip, [sp, #8]
   154ec:	bl	1300c <snd_pcm_hw_params_set_rate_near@plt>
   154f0:	subs	r5, r0, #0
   154f4:	blt	156cc <snd_pcm_sw_params_set_start_threshold@plt+0x248c>
   154f8:	mov	r5, #0
   154fc:	add	r1, sp, #8
   15500:	mov	r0, r8
   15504:	mov	r2, r5
   15508:	str	r5, [sp, #8]
   1550c:	bl	1309c <snd_pcm_hw_params_get_rate@plt>
   15510:	vldr	s15, [sp, #8]
   15514:	ldr	r3, [sp, #8]
   15518:	str	r3, [r4, #32]
   1551c:	vcvt.f64.u32	d5, s15
   15520:	vldr	s15, [r4, #36]	; 0x24
   15524:	vcvt.f64.u32	d7, s15
   15528:	vdiv.f64	d6, d7, d5
   1552c:	vstr	d6, [r4, #120]	; 0x78
   15530:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   15534:	ldr	r1, [pc, #616]	; 157a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2564>
   15538:	ldrb	r2, [r4, #68]	; 0x44
   1553c:	ldr	r6, [r4, #12]
   15540:	ldr	r1, [r1]
   15544:	and	r4, r2, #1
   15548:	cmp	r1, #0
   1554c:	beq	1561c <snd_pcm_sw_params_set_start_threshold@plt+0x23dc>
   15550:	bl	12e20 <snd_strerror@plt>
   15554:	str	r4, [sp]
   15558:	mov	r3, r6
   1555c:	ldr	r2, [pc, #580]	; 157a8 <snd_pcm_sw_params_set_start_threshold@plt+0x2568>
   15560:	mov	r1, #1
   15564:	str	r0, [sp, #4]
   15568:	mov	r0, #2
   1556c:	bl	12eec <__syslog_chk@plt>
   15570:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   15574:	ldr	r3, [pc, #552]	; 157a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2564>
   15578:	ldr	r4, [r4, #12]
   1557c:	ldr	r3, [r3]
   15580:	cmp	r3, #0
   15584:	beq	155c0 <snd_pcm_sw_params_set_start_threshold@plt+0x2380>
   15588:	bl	12e20 <snd_strerror@plt>
   1558c:	mov	r3, r4
   15590:	ldr	r2, [pc, #532]	; 157ac <snd_pcm_sw_params_set_start_threshold@plt+0x256c>
   15594:	mov	r1, #1
   15598:	str	r0, [sp]
   1559c:	mov	r0, #2
   155a0:	bl	12eec <__syslog_chk@plt>
   155a4:	ldr	r2, [sp, #12]
   155a8:	ldr	r3, [r7]
   155ac:	mov	r0, r5
   155b0:	cmp	r2, r3
   155b4:	bne	1579c <snd_pcm_sw_params_set_start_threshold@plt+0x255c>
   155b8:	add	sp, sp, #16
   155bc:	pop	{r4, r5, r6, r7, r8, pc}
   155c0:	ldr	r3, [pc, #488]	; 157b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2570>
   155c4:	ldr	r6, [r3]
   155c8:	bl	12e20 <snd_strerror@plt>
   155cc:	mov	r3, r4
   155d0:	ldr	r2, [pc, #468]	; 157ac <snd_pcm_sw_params_set_start_threshold@plt+0x256c>
   155d4:	mov	r1, #1
   155d8:	str	r0, [sp]
   155dc:	mov	r0, r6
   155e0:	bl	12ff4 <__fprintf_chk@plt>
   155e4:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   155e8:	ldr	r2, [pc, #436]	; 157a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2564>
   155ec:	ldr	r4, [r4, #12]
   155f0:	ldr	r2, [r2]
   155f4:	cmp	r2, #0
   155f8:	beq	1567c <snd_pcm_sw_params_set_start_threshold@plt+0x243c>
   155fc:	bl	12e20 <snd_strerror@plt>
   15600:	mov	r3, r4
   15604:	ldr	r2, [pc, #424]	; 157b4 <snd_pcm_sw_params_set_start_threshold@plt+0x2574>
   15608:	mov	r1, #1
   1560c:	str	r0, [sp]
   15610:	mov	r0, #2
   15614:	bl	12eec <__syslog_chk@plt>
   15618:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   1561c:	ldr	r3, [pc, #396]	; 157b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2570>
   15620:	ldr	r8, [r3]
   15624:	bl	12e20 <snd_strerror@plt>
   15628:	str	r4, [sp]
   1562c:	mov	r3, r6
   15630:	ldr	r2, [pc, #368]	; 157a8 <snd_pcm_sw_params_set_start_threshold@plt+0x2568>
   15634:	mov	r1, #1
   15638:	str	r0, [sp, #4]
   1563c:	mov	r0, r8
   15640:	bl	12ff4 <__fprintf_chk@plt>
   15644:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   15648:	ldr	r2, [pc, #340]	; 157a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2564>
   1564c:	ldr	r4, [r4, #12]
   15650:	ldr	r2, [r2]
   15654:	cmp	r2, #0
   15658:	beq	156a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2464>
   1565c:	bl	12e20 <snd_strerror@plt>
   15660:	mov	r3, r4
   15664:	ldr	r2, [pc, #332]	; 157b8 <snd_pcm_sw_params_set_start_threshold@plt+0x2578>
   15668:	mov	r1, #1
   1566c:	str	r0, [sp]
   15670:	mov	r0, #2
   15674:	bl	12eec <__syslog_chk@plt>
   15678:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   1567c:	ldr	r3, [pc, #300]	; 157b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2570>
   15680:	ldr	r6, [r3]
   15684:	bl	12e20 <snd_strerror@plt>
   15688:	mov	r3, r4
   1568c:	ldr	r2, [pc, #288]	; 157b4 <snd_pcm_sw_params_set_start_threshold@plt+0x2574>
   15690:	mov	r1, #1
   15694:	str	r0, [sp]
   15698:	mov	r0, r6
   1569c:	bl	12ff4 <__fprintf_chk@plt>
   156a0:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   156a4:	ldr	r3, [pc, #260]	; 157b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2570>
   156a8:	ldr	r6, [r3]
   156ac:	bl	12e20 <snd_strerror@plt>
   156b0:	mov	r3, r4
   156b4:	ldr	r2, [pc, #252]	; 157b8 <snd_pcm_sw_params_set_start_threshold@plt+0x2578>
   156b8:	mov	r1, #1
   156bc:	str	r0, [sp]
   156c0:	mov	r0, r6
   156c4:	bl	12ff4 <__fprintf_chk@plt>
   156c8:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   156cc:	ldr	r2, [pc, #208]	; 157a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2564>
   156d0:	ldr	r6, [r4, #36]	; 0x24
   156d4:	ldr	r4, [r4, #12]
   156d8:	ldr	r2, [r2]
   156dc:	cmp	r2, #0
   156e0:	beq	15770 <snd_pcm_sw_params_set_start_threshold@plt+0x2530>
   156e4:	bl	12e20 <snd_strerror@plt>
   156e8:	str	r4, [sp]
   156ec:	mov	r3, r6
   156f0:	ldr	r2, [pc, #196]	; 157bc <snd_pcm_sw_params_set_start_threshold@plt+0x257c>
   156f4:	mov	r1, #1
   156f8:	str	r0, [sp, #4]
   156fc:	mov	r0, #2
   15700:	bl	12eec <__syslog_chk@plt>
   15704:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   15708:	ldr	r2, [pc, #148]	; 157a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2564>
   1570c:	ldr	r6, [r4, #40]	; 0x28
   15710:	ldr	r4, [r4, #12]
   15714:	ldr	r2, [r2]
   15718:	cmp	r2, #0
   1571c:	beq	15744 <snd_pcm_sw_params_set_start_threshold@plt+0x2504>
   15720:	bl	12e20 <snd_strerror@plt>
   15724:	str	r4, [sp]
   15728:	mov	r3, r6
   1572c:	ldr	r2, [pc, #140]	; 157c0 <snd_pcm_sw_params_set_start_threshold@plt+0x2580>
   15730:	mov	r1, #1
   15734:	str	r0, [sp, #4]
   15738:	mov	r0, #2
   1573c:	bl	12eec <__syslog_chk@plt>
   15740:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   15744:	ldr	r3, [pc, #100]	; 157b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2570>
   15748:	ldr	r8, [r3]
   1574c:	bl	12e20 <snd_strerror@plt>
   15750:	str	r4, [sp]
   15754:	mov	r3, r6
   15758:	ldr	r2, [pc, #96]	; 157c0 <snd_pcm_sw_params_set_start_threshold@plt+0x2580>
   1575c:	mov	r1, #1
   15760:	str	r0, [sp, #4]
   15764:	mov	r0, r8
   15768:	bl	12ff4 <__fprintf_chk@plt>
   1576c:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   15770:	ldr	r3, [pc, #56]	; 157b0 <snd_pcm_sw_params_set_start_threshold@plt+0x2570>
   15774:	ldr	r8, [r3]
   15778:	bl	12e20 <snd_strerror@plt>
   1577c:	str	r4, [sp]
   15780:	mov	r3, r6
   15784:	ldr	r2, [pc, #48]	; 157bc <snd_pcm_sw_params_set_start_threshold@plt+0x257c>
   15788:	mov	r1, #1
   1578c:	str	r0, [sp, #4]
   15790:	mov	r0, r8
   15794:	bl	12ff4 <__fprintf_chk@plt>
   15798:	b	155a4 <snd_pcm_sw_params_set_start_threshold@plt+0x2364>
   1579c:	bl	12fc4 <__stack_chk_fail@plt>
   157a0:	strdeq	lr, [r2], -r8
   157a4:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   157a8:	andeq	sp, r1, r0, rrx
   157ac:	andeq	sp, r1, ip, lsl r0
   157b0:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   157b4:	andeq	sp, r1, ip, lsl #1
   157b8:	strheq	sp, [r1], -r4
   157bc:	andeq	sp, r1, ip, lsl #2
   157c0:	ldrdeq	sp, [r1], -ip
   157c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157c8:	mov	r4, r0
   157cc:	ldr	r7, [pc, #772]	; 15ad8 <snd_pcm_sw_params_set_start_threshold@plt+0x2898>
   157d0:	ldr	r0, [r0, #56]	; 0x38
   157d4:	sub	sp, sp, #36	; 0x24
   157d8:	mov	r6, r1
   157dc:	ldr	r1, [r7]
   157e0:	cmp	r0, #0
   157e4:	mov	r9, r2
   157e8:	str	r1, [sp, #28]
   157ec:	ldr	r8, [r4, #20]
   157f0:	moveq	r5, r3
   157f4:	bne	158dc <snd_pcm_sw_params_set_start_threshold@plt+0x269c>
   157f8:	cmp	r5, r0
   157fc:	beq	15930 <snd_pcm_sw_params_set_start_threshold@plt+0x26f0>
   15800:	cmp	r5, #10485760	; 0xa00000
   15804:	bhi	15a6c <snd_pcm_sw_params_set_start_threshold@plt+0x282c>
   15808:	mov	r1, r9
   1580c:	mov	r0, r6
   15810:	bl	13084 <snd_pcm_hw_params_copy@plt>
   15814:	lsl	r3, r5, #3
   15818:	add	r2, sp, #20
   1581c:	mov	r1, r6
   15820:	mov	r0, r8
   15824:	str	r3, [sp, #20]
   15828:	bl	13120 <snd_pcm_hw_params_set_buffer_size_near@plt>
   1582c:	cmp	r0, #0
   15830:	blt	158e4 <snd_pcm_sw_params_set_start_threshold@plt+0x26a4>
   15834:	ldr	sl, [pc, #672]	; 15adc <snd_pcm_sw_params_set_start_threshold@plt+0x289c>
   15838:	add	r1, sp, #20
   1583c:	mov	r0, r6
   15840:	bl	12fa0 <snd_pcm_hw_params_get_buffer_size@plt>
   15844:	ldr	r3, [sl]
   15848:	cmp	r3, #6
   1584c:	bgt	159b4 <snd_pcm_sw_params_set_start_threshold@plt+0x2774>
   15850:	ldr	ip, [r4, #60]	; 0x3c
   15854:	mov	r3, #0
   15858:	cmp	ip, #0
   1585c:	add	r2, sp, #20
   15860:	ldreq	ip, [sp, #20]
   15864:	mov	r1, r6
   15868:	mov	r0, r8
   1586c:	lsreq	ip, ip, #3
   15870:	str	ip, [sp, #20]
   15874:	bl	12b2c <snd_pcm_hw_params_set_period_size_near@plt>
   15878:	cmp	r0, #0
   1587c:	blt	15938 <snd_pcm_sw_params_set_start_threshold@plt+0x26f8>
   15880:	add	r1, sp, #20
   15884:	mov	r2, #0
   15888:	mov	r0, r6
   1588c:	bl	12c10 <snd_pcm_hw_params_get_period_size@plt>
   15890:	ldr	r3, [sl]
   15894:	cmp	r3, #6
   15898:	bgt	15a50 <snd_pcm_sw_params_set_start_threshold@plt+0x2810>
   1589c:	add	r1, sp, #24
   158a0:	mov	r0, r6
   158a4:	ldr	sl, [sp, #20]
   158a8:	bl	12fa0 <snd_pcm_hw_params_get_buffer_size@plt>
   158ac:	ldrd	r2, [sp, #20]
   158b0:	cmp	r3, r2, lsl #1
   158b4:	bcc	15a08 <snd_pcm_sw_params_set_start_threshold@plt+0x27c8>
   158b8:	mov	r0, #0
   158bc:	str	r2, [r4, #48]	; 0x30
   158c0:	str	r3, [r4, #44]	; 0x2c
   158c4:	ldr	r2, [sp, #28]
   158c8:	ldr	r3, [r7]
   158cc:	cmp	r2, r3
   158d0:	bne	15ad4 <snd_pcm_sw_params_set_start_threshold@plt+0x2894>
   158d4:	add	sp, sp, #36	; 0x24
   158d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158dc:	mov	r5, r0
   158e0:	b	15808 <snd_pcm_sw_params_set_start_threshold@plt+0x25c8>
   158e4:	ldr	sl, [pc, #500]	; 15ae0 <snd_pcm_sw_params_set_start_threshold@plt+0x28a0>
   158e8:	ldr	fp, [sp, #20]
   158ec:	ldr	r1, [r4, #12]
   158f0:	ldr	r2, [sl]
   158f4:	cmp	r2, #0
   158f8:	beq	1597c <snd_pcm_sw_params_set_start_threshold@plt+0x273c>
   158fc:	str	r1, [sp, #8]
   15900:	bl	12e20 <snd_strerror@plt>
   15904:	ldr	r1, [sp, #8]
   15908:	mov	r3, fp
   1590c:	str	r1, [sp]
   15910:	ldr	r2, [pc, #460]	; 15ae4 <snd_pcm_sw_params_set_start_threshold@plt+0x28a4>
   15914:	mov	r1, #1
   15918:	str	r0, [sp, #4]
   1591c:	mov	r0, #2
   15920:	bl	12eec <__syslog_chk@plt>
   15924:	ldr	r3, [r4, #56]	; 0x38
   15928:	cmp	r3, #0
   1592c:	bne	15a20 <snd_pcm_sw_params_set_start_threshold@plt+0x27e0>
   15930:	add	r5, r5, #4
   15934:	b	15800 <snd_pcm_sw_params_set_start_threshold@plt+0x25c0>
   15938:	ldr	sl, [pc, #416]	; 15ae0 <snd_pcm_sw_params_set_start_threshold@plt+0x28a0>
   1593c:	ldr	fp, [sp, #20]
   15940:	ldr	r2, [r4, #12]
   15944:	ldr	r1, [sl]
   15948:	cmp	r1, #0
   1594c:	beq	159d0 <snd_pcm_sw_params_set_start_threshold@plt+0x2790>
   15950:	str	r2, [sp, #8]
   15954:	bl	12e20 <snd_strerror@plt>
   15958:	ldr	r2, [sp, #8]
   1595c:	mov	r3, fp
   15960:	str	r2, [sp]
   15964:	mov	r1, #1
   15968:	ldr	r2, [pc, #376]	; 15ae8 <snd_pcm_sw_params_set_start_threshold@plt+0x28a8>
   1596c:	str	r0, [sp, #4]
   15970:	mov	r0, #2
   15974:	bl	12eec <__syslog_chk@plt>
   15978:	b	15924 <snd_pcm_sw_params_set_start_threshold@plt+0x26e4>
   1597c:	ldr	r2, [pc, #360]	; 15aec <snd_pcm_sw_params_set_start_threshold@plt+0x28ac>
   15980:	str	r1, [sp, #12]
   15984:	ldr	r3, [r2]
   15988:	str	r3, [sp, #8]
   1598c:	bl	12e20 <snd_strerror@plt>
   15990:	ldr	r1, [sp, #12]
   15994:	mov	r3, fp
   15998:	str	r1, [sp]
   1599c:	ldr	r2, [pc, #320]	; 15ae4 <snd_pcm_sw_params_set_start_threshold@plt+0x28a4>
   159a0:	mov	r1, #1
   159a4:	str	r0, [sp, #4]
   159a8:	ldr	r0, [sp, #8]
   159ac:	bl	12ff4 <__fprintf_chk@plt>
   159b0:	b	15924 <snd_pcm_sw_params_set_start_threshold@plt+0x26e4>
   159b4:	ldr	r1, [r4]
   159b8:	ldr	r3, [sp, #20]
   159bc:	ldr	r2, [r4, #12]
   159c0:	ldr	r0, [r1, #40]	; 0x28
   159c4:	ldr	r1, [pc, #292]	; 15af0 <snd_pcm_sw_params_set_start_threshold@plt+0x28b0>
   159c8:	bl	129f4 <snd_output_printf@plt>
   159cc:	b	15850 <snd_pcm_sw_params_set_start_threshold@plt+0x2610>
   159d0:	ldr	r1, [pc, #276]	; 15aec <snd_pcm_sw_params_set_start_threshold@plt+0x28ac>
   159d4:	str	r2, [sp, #12]
   159d8:	ldr	r3, [r1]
   159dc:	str	r3, [sp, #8]
   159e0:	bl	12e20 <snd_strerror@plt>
   159e4:	ldr	r2, [sp, #12]
   159e8:	mov	r3, fp
   159ec:	str	r2, [sp]
   159f0:	mov	r1, #1
   159f4:	ldr	r2, [pc, #236]	; 15ae8 <snd_pcm_sw_params_set_start_threshold@plt+0x28a8>
   159f8:	str	r0, [sp, #4]
   159fc:	ldr	r0, [sp, #8]
   15a00:	bl	12ff4 <__fprintf_chk@plt>
   15a04:	b	15924 <snd_pcm_sw_params_set_start_threshold@plt+0x26e4>
   15a08:	ldr	r3, [r4, #56]	; 0x38
   15a0c:	cmp	r3, #0
   15a10:	moveq	r0, r5
   15a14:	moveq	r5, sl
   15a18:	beq	157f8 <snd_pcm_sw_params_set_start_threshold@plt+0x25b8>
   15a1c:	ldr	sl, [pc, #188]	; 15ae0 <snd_pcm_sw_params_set_start_threshold@plt+0x28a0>
   15a20:	ldr	r2, [sl]
   15a24:	ldr	r3, [r4, #44]	; 0x2c
   15a28:	cmp	r2, #0
   15a2c:	ldr	r2, [r4, #12]
   15a30:	beq	15a94 <snd_pcm_sw_params_set_start_threshold@plt+0x2854>
   15a34:	str	r2, [sp]
   15a38:	mov	r0, #2
   15a3c:	ldr	r2, [pc, #176]	; 15af4 <snd_pcm_sw_params_set_start_threshold@plt+0x28b4>
   15a40:	mov	r1, #1
   15a44:	bl	12eec <__syslog_chk@plt>
   15a48:	mvn	r0, #4
   15a4c:	b	158c4 <snd_pcm_sw_params_set_start_threshold@plt+0x2684>
   15a50:	ldr	r1, [r4]
   15a54:	ldr	r3, [sp, #20]
   15a58:	ldr	r2, [r4, #12]
   15a5c:	ldr	r0, [r1, #40]	; 0x28
   15a60:	ldr	r1, [pc, #144]	; 15af8 <snd_pcm_sw_params_set_start_threshold@plt+0x28b8>
   15a64:	bl	129f4 <snd_output_printf@plt>
   15a68:	b	1589c <snd_pcm_sw_params_set_start_threshold@plt+0x265c>
   15a6c:	ldr	r3, [pc, #108]	; 15ae0 <snd_pcm_sw_params_set_start_threshold@plt+0x28a0>
   15a70:	ldr	r3, [r3]
   15a74:	cmp	r3, #0
   15a78:	beq	15ab4 <snd_pcm_sw_params_set_start_threshold@plt+0x2874>
   15a7c:	mov	r0, #2
   15a80:	ldr	r2, [pc, #116]	; 15afc <snd_pcm_sw_params_set_start_threshold@plt+0x28bc>
   15a84:	mov	r1, #1
   15a88:	bl	12eec <__syslog_chk@plt>
   15a8c:	mvn	r0, #4
   15a90:	b	158c4 <snd_pcm_sw_params_set_start_threshold@plt+0x2684>
   15a94:	ldr	r1, [pc, #80]	; 15aec <snd_pcm_sw_params_set_start_threshold@plt+0x28ac>
   15a98:	str	r2, [sp]
   15a9c:	ldr	r2, [pc, #80]	; 15af4 <snd_pcm_sw_params_set_start_threshold@plt+0x28b4>
   15aa0:	ldr	r0, [r1]
   15aa4:	mov	r1, #1
   15aa8:	bl	12ff4 <__fprintf_chk@plt>
   15aac:	mvn	r0, #4
   15ab0:	b	158c4 <snd_pcm_sw_params_set_start_threshold@plt+0x2684>
   15ab4:	ldr	r3, [pc, #48]	; 15aec <snd_pcm_sw_params_set_start_threshold@plt+0x28ac>
   15ab8:	mov	r2, #20
   15abc:	mov	r1, #1
   15ac0:	ldr	r3, [r3]
   15ac4:	ldr	r0, [pc, #48]	; 15afc <snd_pcm_sw_params_set_start_threshold@plt+0x28bc>
   15ac8:	bl	12f28 <fwrite@plt>
   15acc:	mvn	r0, #4
   15ad0:	b	158c4 <snd_pcm_sw_params_set_start_threshold@plt+0x2684>
   15ad4:	bl	12fc4 <__stack_chk_fail@plt>
   15ad8:	strdeq	lr, [r2], -r8
   15adc:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   15ae0:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   15ae4:	andeq	sp, r1, r0, ror r1
   15ae8:			; <UNDEFINED> instruction: 0x0001d1b4
   15aec:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   15af0:	muleq	r1, ip, r1
   15af4:	andeq	sp, r1, r0, lsr r1
   15af8:	andeq	sp, r1, r0, ror #3
   15afc:	andeq	sp, r1, r8, asr r1
   15b00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15b04:	mov	r8, r2
   15b08:	ldr	r7, [pc, #848]	; 15e60 <snd_pcm_sw_params_set_start_threshold@plt+0x2c20>
   15b0c:	ldr	r6, [r0, #20]
   15b10:	sub	sp, sp, #24
   15b14:	ldr	r2, [r7]
   15b18:	mov	r4, r0
   15b1c:	mov	r0, r6
   15b20:	mov	sl, r3
   15b24:	str	r2, [sp, #20]
   15b28:	mov	r9, r1
   15b2c:	bl	12c4c <snd_pcm_hw_params@plt>
   15b30:	subs	r5, r0, #0
   15b34:	blt	15c60 <snd_pcm_sw_params_set_start_threshold@plt+0x2a20>
   15b38:	mov	r1, r8
   15b3c:	mov	r0, r6
   15b40:	bl	13210 <snd_pcm_sw_params_current@plt>
   15b44:	subs	r5, r0, #0
   15b48:	blt	15c2c <snd_pcm_sw_params_set_start_threshold@plt+0x29ec>
   15b4c:	mvn	r2, #-2147483648	; 0x80000000
   15b50:	mov	r1, r8
   15b54:	mov	r0, r6
   15b58:	bl	13240 <snd_pcm_sw_params_set_start_threshold@plt>
   15b5c:	subs	r5, r0, #0
   15b60:	blt	15cd4 <snd_pcm_sw_params_set_start_threshold@plt+0x2a94>
   15b64:	mov	r2, #0
   15b68:	add	r1, sp, #12
   15b6c:	mov	r0, r9
   15b70:	bl	12c10 <snd_pcm_hw_params_get_period_size@plt>
   15b74:	mov	r0, r9
   15b78:	add	r1, sp, #16
   15b7c:	bl	12fa0 <snd_pcm_hw_params_get_buffer_size@plt>
   15b80:	ldrb	r3, [r4, #68]	; 0x44
   15b84:	tst	r3, #2
   15b88:	beq	15d30 <snd_pcm_sw_params_set_start_threshold@plt+0x2af0>
   15b8c:	ldr	r3, [r4]
   15b90:	ldr	r2, [r3, #8]
   15b94:	cmp	r2, r4
   15b98:	movne	sl, #4
   15b9c:	ldreq	r2, [sp, #12]
   15ba0:	ldreq	sl, [sp, #16]
   15ba4:	subeq	r2, r2, #-2147483646	; 0x80000002
   15ba8:	subeq	sl, sl, r2, lsl #1
   15bac:	ldr	r2, [pc, #688]	; 15e64 <snd_pcm_sw_params_set_start_threshold@plt+0x2c24>
   15bb0:	ldr	r2, [r2]
   15bb4:	cmp	r2, #6
   15bb8:	bgt	15e00 <snd_pcm_sw_params_set_start_threshold@plt+0x2bc0>
   15bbc:	mov	r2, sl
   15bc0:	mov	r1, r8
   15bc4:	mov	r0, r6
   15bc8:	bl	12c58 <snd_pcm_sw_params_set_avail_min@plt>
   15bcc:	subs	r5, r0, #0
   15bd0:	blt	15d7c <snd_pcm_sw_params_set_start_threshold@plt+0x2b3c>
   15bd4:	add	r1, r4, #52	; 0x34
   15bd8:	mov	r0, r8
   15bdc:	bl	1318c <snd_pcm_sw_params_get_avail_min@plt>
   15be0:	mov	r1, r8
   15be4:	mov	r0, r6
   15be8:	bl	12d60 <snd_pcm_sw_params@plt>
   15bec:	subs	r5, r0, #0
   15bf0:	movge	r5, #0
   15bf4:	bge	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15bf8:	ldr	r2, [pc, #616]	; 15e68 <snd_pcm_sw_params_set_start_threshold@plt+0x2c28>
   15bfc:	ldr	r4, [r4, #12]
   15c00:	ldr	r2, [r2]
   15c04:	cmp	r2, #0
   15c08:	beq	15e34 <snd_pcm_sw_params_set_start_threshold@plt+0x2bf4>
   15c0c:	bl	12e20 <snd_strerror@plt>
   15c10:	mov	r3, r4
   15c14:	ldr	r2, [pc, #592]	; 15e6c <snd_pcm_sw_params_set_start_threshold@plt+0x2c2c>
   15c18:	mov	r1, #1
   15c1c:	str	r0, [sp]
   15c20:	mov	r0, #2
   15c24:	bl	12eec <__syslog_chk@plt>
   15c28:	b	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15c2c:	ldr	r2, [pc, #564]	; 15e68 <snd_pcm_sw_params_set_start_threshold@plt+0x2c28>
   15c30:	ldr	r4, [r4, #12]
   15c34:	ldr	r2, [r2]
   15c38:	cmp	r2, #0
   15c3c:	beq	15d08 <snd_pcm_sw_params_set_start_threshold@plt+0x2ac8>
   15c40:	bl	12e20 <snd_strerror@plt>
   15c44:	mov	r3, r4
   15c48:	ldr	r2, [pc, #544]	; 15e70 <snd_pcm_sw_params_set_start_threshold@plt+0x2c30>
   15c4c:	mov	r1, #1
   15c50:	str	r0, [sp]
   15c54:	mov	r0, #2
   15c58:	bl	12eec <__syslog_chk@plt>
   15c5c:	b	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15c60:	ldr	r3, [pc, #512]	; 15e68 <snd_pcm_sw_params_set_start_threshold@plt+0x2c28>
   15c64:	ldr	r4, [r4, #12]
   15c68:	ldr	r3, [r3]
   15c6c:	cmp	r3, #0
   15c70:	beq	15cac <snd_pcm_sw_params_set_start_threshold@plt+0x2a6c>
   15c74:	bl	12e20 <snd_strerror@plt>
   15c78:	mov	r3, r4
   15c7c:	ldr	r2, [pc, #496]	; 15e74 <snd_pcm_sw_params_set_start_threshold@plt+0x2c34>
   15c80:	mov	r1, #1
   15c84:	str	r0, [sp]
   15c88:	mov	r0, #2
   15c8c:	bl	12eec <__syslog_chk@plt>
   15c90:	ldr	r2, [sp, #20]
   15c94:	ldr	r3, [r7]
   15c98:	mov	r0, r5
   15c9c:	cmp	r2, r3
   15ca0:	bne	15e5c <snd_pcm_sw_params_set_start_threshold@plt+0x2c1c>
   15ca4:	add	sp, sp, #24
   15ca8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15cac:	ldr	r3, [pc, #452]	; 15e78 <snd_pcm_sw_params_set_start_threshold@plt+0x2c38>
   15cb0:	ldr	r6, [r3]
   15cb4:	bl	12e20 <snd_strerror@plt>
   15cb8:	mov	r3, r4
   15cbc:	ldr	r2, [pc, #432]	; 15e74 <snd_pcm_sw_params_set_start_threshold@plt+0x2c34>
   15cc0:	mov	r1, #1
   15cc4:	str	r0, [sp]
   15cc8:	mov	r0, r6
   15ccc:	bl	12ff4 <__fprintf_chk@plt>
   15cd0:	b	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15cd4:	ldr	r2, [pc, #396]	; 15e68 <snd_pcm_sw_params_set_start_threshold@plt+0x2c28>
   15cd8:	ldr	r4, [r4, #12]
   15cdc:	ldr	r2, [r2]
   15ce0:	cmp	r2, #0
   15ce4:	beq	15db0 <snd_pcm_sw_params_set_start_threshold@plt+0x2b70>
   15ce8:	bl	12e20 <snd_strerror@plt>
   15cec:	mov	r3, r4
   15cf0:	ldr	r2, [pc, #388]	; 15e7c <snd_pcm_sw_params_set_start_threshold@plt+0x2c3c>
   15cf4:	mov	r1, #1
   15cf8:	str	r0, [sp]
   15cfc:	mov	r0, #2
   15d00:	bl	12eec <__syslog_chk@plt>
   15d04:	b	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15d08:	ldr	r3, [pc, #360]	; 15e78 <snd_pcm_sw_params_set_start_threshold@plt+0x2c38>
   15d0c:	ldr	r6, [r3]
   15d10:	bl	12e20 <snd_strerror@plt>
   15d14:	mov	r3, r4
   15d18:	ldr	r2, [pc, #336]	; 15e70 <snd_pcm_sw_params_set_start_threshold@plt+0x2c30>
   15d1c:	mov	r1, #1
   15d20:	str	r0, [sp]
   15d24:	mov	r0, r6
   15d28:	bl	12ff4 <__fprintf_chk@plt>
   15d2c:	b	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15d30:	ldr	r1, [r4]
   15d34:	ldr	r3, [sp, #16]
   15d38:	lsr	r2, sl, #1
   15d3c:	ldr	r0, [r1, #8]
   15d40:	cmp	r0, r4
   15d44:	beq	15e18 <snd_pcm_sw_params_set_start_threshold@plt+0x2bd8>
   15d48:	lsr	sl, r3, #2
   15d4c:	cmp	sl, r2
   15d50:	movcs	sl, r2
   15d54:	ldr	r3, [pc, #264]	; 15e64 <snd_pcm_sw_params_set_start_threshold@plt+0x2c24>
   15d58:	ldr	r3, [r3]
   15d5c:	cmp	r3, #6
   15d60:	ble	15bbc <snd_pcm_sw_params_set_start_threshold@plt+0x297c>
   15d64:	ldr	r0, [r1, #40]	; 0x28
   15d68:	mov	r3, sl
   15d6c:	ldr	r2, [r4, #12]
   15d70:	ldr	r1, [pc, #264]	; 15e80 <snd_pcm_sw_params_set_start_threshold@plt+0x2c40>
   15d74:	bl	129f4 <snd_output_printf@plt>
   15d78:	b	15bbc <snd_pcm_sw_params_set_start_threshold@plt+0x297c>
   15d7c:	ldr	r2, [pc, #228]	; 15e68 <snd_pcm_sw_params_set_start_threshold@plt+0x2c28>
   15d80:	ldr	r4, [r4, #12]
   15d84:	ldr	r2, [r2]
   15d88:	cmp	r2, #0
   15d8c:	beq	15dd8 <snd_pcm_sw_params_set_start_threshold@plt+0x2b98>
   15d90:	bl	12e20 <snd_strerror@plt>
   15d94:	mov	r3, r4
   15d98:	ldr	r2, [pc, #228]	; 15e84 <snd_pcm_sw_params_set_start_threshold@plt+0x2c44>
   15d9c:	mov	r1, #1
   15da0:	str	r0, [sp]
   15da4:	mov	r0, #2
   15da8:	bl	12eec <__syslog_chk@plt>
   15dac:	b	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15db0:	ldr	r3, [pc, #192]	; 15e78 <snd_pcm_sw_params_set_start_threshold@plt+0x2c38>
   15db4:	ldr	r6, [r3]
   15db8:	bl	12e20 <snd_strerror@plt>
   15dbc:	mov	r3, r4
   15dc0:	ldr	r2, [pc, #180]	; 15e7c <snd_pcm_sw_params_set_start_threshold@plt+0x2c3c>
   15dc4:	mov	r1, #1
   15dc8:	str	r0, [sp]
   15dcc:	mov	r0, r6
   15dd0:	bl	12ff4 <__fprintf_chk@plt>
   15dd4:	b	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15dd8:	ldr	r3, [pc, #152]	; 15e78 <snd_pcm_sw_params_set_start_threshold@plt+0x2c38>
   15ddc:	ldr	r6, [r3]
   15de0:	bl	12e20 <snd_strerror@plt>
   15de4:	mov	r3, r4
   15de8:	ldr	r2, [pc, #148]	; 15e84 <snd_pcm_sw_params_set_start_threshold@plt+0x2c44>
   15dec:	mov	r1, #1
   15df0:	str	r0, [sp]
   15df4:	mov	r0, r6
   15df8:	bl	12ff4 <__fprintf_chk@plt>
   15dfc:	b	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15e00:	ldr	r0, [r3, #40]	; 0x28
   15e04:	ldr	r2, [r4, #12]
   15e08:	mov	r3, sl
   15e0c:	ldr	r1, [pc, #116]	; 15e88 <snd_pcm_sw_params_set_start_threshold@plt+0x2c48>
   15e10:	bl	129f4 <snd_output_printf@plt>
   15e14:	b	15bbc <snd_pcm_sw_params_set_start_threshold@plt+0x297c>
   15e18:	add	r0, r3, r3, lsl #1
   15e1c:	add	sl, sl, r2
   15e20:	lsr	r2, r0, #2
   15e24:	cmp	r2, sl
   15e28:	subls	sl, r3, r2
   15e2c:	subhi	sl, r3, sl
   15e30:	b	15d54 <snd_pcm_sw_params_set_start_threshold@plt+0x2b14>
   15e34:	ldr	r3, [pc, #60]	; 15e78 <snd_pcm_sw_params_set_start_threshold@plt+0x2c38>
   15e38:	ldr	r6, [r3]
   15e3c:	bl	12e20 <snd_strerror@plt>
   15e40:	mov	r3, r4
   15e44:	ldr	r2, [pc, #32]	; 15e6c <snd_pcm_sw_params_set_start_threshold@plt+0x2c2c>
   15e48:	mov	r1, #1
   15e4c:	str	r0, [sp]
   15e50:	mov	r0, r6
   15e54:	bl	12ff4 <__fprintf_chk@plt>
   15e58:	b	15c90 <snd_pcm_sw_params_set_start_threshold@plt+0x2a50>
   15e5c:	bl	12fc4 <__stack_chk_fail@plt>
   15e60:	strdeq	lr, [r2], -r8
   15e64:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   15e68:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   15e6c:	andeq	sp, r1, ip, asr #5
   15e70:	andeq	sp, r1, ip, lsl r2
   15e74:	strdeq	sp, [r1], -r8
   15e78:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   15e7c:	andeq	sp, r1, r0, asr r2
   15e80:	muleq	r1, r4, r2
   15e84:	andeq	sp, r1, r8, lsr #5
   15e88:	andeq	sp, r1, r0, lsl #5
   15e8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e90:	vpush	{d8}
   15e94:	ldr	r7, [pc, #1128]	; 16304 <snd_pcm_sw_params_set_start_threshold@plt+0x30c4>
   15e98:	mov	r4, r0
   15e9c:	add	fp, sp, #40	; 0x28
   15ea0:	sub	sp, sp, #36	; 0x24
   15ea4:	ldr	r3, [r7]
   15ea8:	str	r1, [fp, #-56]	; 0xffffffc8
   15eac:	str	r3, [fp, #-48]	; 0xffffffd0
   15eb0:	bl	12c7c <snd_pcm_hw_params_sizeof@plt>
   15eb4:	add	r0, r0, #7
   15eb8:	bic	r0, r0, #7
   15ebc:	sub	sp, sp, r0
   15ec0:	bl	12c7c <snd_pcm_hw_params_sizeof@plt>
   15ec4:	add	r9, sp, #8
   15ec8:	mov	r1, #0
   15ecc:	mov	r2, r0
   15ed0:	mov	r0, r9
   15ed4:	bl	12c28 <memset@plt>
   15ed8:	bl	12c7c <snd_pcm_hw_params_sizeof@plt>
   15edc:	add	r0, r0, #7
   15ee0:	bic	r0, r0, #7
   15ee4:	sub	sp, sp, r0
   15ee8:	bl	12c7c <snd_pcm_hw_params_sizeof@plt>
   15eec:	add	sl, sp, #8
   15ef0:	mov	r1, #0
   15ef4:	mov	r2, r0
   15ef8:	mov	r0, sl
   15efc:	bl	12c28 <memset@plt>
   15f00:	bl	12c7c <snd_pcm_hw_params_sizeof@plt>
   15f04:	add	r0, r0, #7
   15f08:	bic	r0, r0, #7
   15f0c:	sub	sp, sp, r0
   15f10:	bl	12c7c <snd_pcm_hw_params_sizeof@plt>
   15f14:	add	r6, sp, #8
   15f18:	mov	r1, #0
   15f1c:	mov	r2, r0
   15f20:	mov	r0, r6
   15f24:	bl	12c28 <memset@plt>
   15f28:	bl	12c7c <snd_pcm_hw_params_sizeof@plt>
   15f2c:	add	r0, r0, #7
   15f30:	bic	r0, r0, #7
   15f34:	sub	sp, sp, r0
   15f38:	bl	12c7c <snd_pcm_hw_params_sizeof@plt>
   15f3c:	add	r8, sp, #8
   15f40:	mov	r1, #0
   15f44:	mov	r2, r0
   15f48:	mov	r0, r8
   15f4c:	bl	12c28 <memset@plt>
   15f50:	bl	12b20 <snd_pcm_sw_params_sizeof@plt>
   15f54:	add	r0, r0, #7
   15f58:	bic	r0, r0, #7
   15f5c:	sub	sp, sp, r0
   15f60:	add	r3, sp, #8
   15f64:	mov	r5, r3
   15f68:	str	r3, [fp, #-60]	; 0xffffffc4
   15f6c:	bl	12b20 <snd_pcm_sw_params_sizeof@plt>
   15f70:	mov	r1, #0
   15f74:	mov	r2, r0
   15f78:	mov	r0, r5
   15f7c:	bl	12c28 <memset@plt>
   15f80:	bl	12b20 <snd_pcm_sw_params_sizeof@plt>
   15f84:	add	r0, r0, #7
   15f88:	bic	r0, r0, #7
   15f8c:	sub	sp, sp, r0
   15f90:	add	r3, sp, #8
   15f94:	mov	r5, r3
   15f98:	str	r3, [fp, #-64]	; 0xffffffc0
   15f9c:	bl	12b20 <snd_pcm_sw_params_sizeof@plt>
   15fa0:	mov	r1, #0
   15fa4:	mov	r2, r0
   15fa8:	mov	r0, r5
   15fac:	bl	12c28 <memset@plt>
   15fb0:	mov	r1, r6
   15fb4:	ldr	r0, [r4, #8]
   15fb8:	bl	15440 <snd_pcm_sw_params_set_start_threshold@plt+0x2200>
   15fbc:	subs	r5, r0, #0
   15fc0:	blt	1613c <snd_pcm_sw_params_set_start_threshold@plt+0x2efc>
   15fc4:	mov	r1, r8
   15fc8:	ldr	r0, [r4, #4]
   15fcc:	bl	15440 <snd_pcm_sw_params_set_start_threshold@plt+0x2200>
   15fd0:	subs	r5, r0, #0
   15fd4:	blt	160e0 <snd_pcm_sw_params_set_start_threshold@plt+0x2ea0>
   15fd8:	vldr	s15, [fp, #-56]	; 0xffffffc8
   15fdc:	ldr	r3, [r4, #8]
   15fe0:	mov	r2, r6
   15fe4:	mov	r0, r3
   15fe8:	vcvt.f64.u32	d8, s15
   15fec:	vldr	d6, [r3, #120]	; 0x78
   15ff0:	mov	r1, r9
   15ff4:	vdiv.f64	d7, d8, d6
   15ff8:	vcvt.u32.f64	s15, d7
   15ffc:	vmov	r3, s15
   16000:	bl	157c4 <snd_pcm_sw_params_set_start_threshold@plt+0x2584>
   16004:	subs	r5, r0, #0
   16008:	blt	16174 <snd_pcm_sw_params_set_start_threshold@plt+0x2f34>
   1600c:	ldr	r3, [r4, #4]
   16010:	mov	r2, r8
   16014:	mov	r0, r3
   16018:	vldr	d6, [r3, #120]	; 0x78
   1601c:	mov	r1, sl
   16020:	vdiv.f64	d7, d8, d6
   16024:	vcvt.u32.f64	s15, d7
   16028:	vmov	r3, s15
   1602c:	bl	157c4 <snd_pcm_sw_params_set_start_threshold@plt+0x2584>
   16030:	subs	r5, r0, #0
   16034:	blt	161ac <snd_pcm_sw_params_set_start_threshold@plt+0x2f6c>
   16038:	ldr	r0, [r4, #8]
   1603c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   16040:	mov	r1, r9
   16044:	vldr	d6, [r0, #120]	; 0x78
   16048:	vdiv.f64	d7, d8, d6
   1604c:	vcvt.u32.f64	s15, d7
   16050:	vmov	r3, s15
   16054:	bl	15b00 <snd_pcm_sw_params_set_start_threshold@plt+0x28c0>
   16058:	subs	r5, r0, #0
   1605c:	blt	16224 <snd_pcm_sw_params_set_start_threshold@plt+0x2fe4>
   16060:	ldr	r0, [r4, #4]
   16064:	ldr	r2, [fp, #-64]	; 0xffffffc0
   16068:	mov	r1, sl
   1606c:	vldr	d6, [r0, #120]	; 0x78
   16070:	vdiv.f64	d7, d8, d6
   16074:	vcvt.u32.f64	s15, d7
   16078:	vmov	r3, s15
   1607c:	bl	15b00 <snd_pcm_sw_params_set_start_threshold@plt+0x28c0>
   16080:	subs	r5, r0, #0
   16084:	blt	161ec <snd_pcm_sw_params_set_start_threshold@plt+0x2fac>
   16088:	ldr	r3, [r4, #8]
   1608c:	ldr	r0, [r3, #20]
   16090:	bl	12b14 <snd_pcm_prepare@plt>
   16094:	subs	r5, r0, #0
   16098:	blt	16264 <snd_pcm_sw_params_set_start_threshold@plt+0x3024>
   1609c:	ldrb	r3, [r4, #56]	; 0x38
   160a0:	tst	r3, #1
   160a4:	beq	162a4 <snd_pcm_sw_params_set_start_threshold@plt+0x3064>
   160a8:	ldr	r3, [pc, #600]	; 16308 <snd_pcm_sw_params_set_start_threshold@plt+0x30c8>
   160ac:	ldr	r5, [r3]
   160b0:	cmp	r5, #0
   160b4:	beq	1611c <snd_pcm_sw_params_set_start_threshold@plt+0x2edc>
   160b8:	ldr	r3, [r4, #8]
   160bc:	ldr	r1, [r4, #40]	; 0x28
   160c0:	mov	r5, #0
   160c4:	ldr	r0, [r3, #20]
   160c8:	bl	12ae4 <snd_pcm_dump@plt>
   160cc:	ldr	r3, [r4, #4]
   160d0:	ldr	r1, [r4, #40]	; 0x28
   160d4:	ldr	r0, [r3, #20]
   160d8:	bl	12ae4 <snd_pcm_dump@plt>
   160dc:	b	1611c <snd_pcm_sw_params_set_start_threshold@plt+0x2edc>
   160e0:	ldr	r2, [pc, #548]	; 1630c <snd_pcm_sw_params_set_start_threshold@plt+0x30cc>
   160e4:	ldr	r3, [r4, #4]
   160e8:	ldr	r2, [r2]
   160ec:	ldr	r4, [r3, #12]
   160f0:	cmp	r2, #0
   160f4:	bne	16154 <snd_pcm_sw_params_set_start_threshold@plt+0x2f14>
   160f8:	ldr	r3, [pc, #528]	; 16310 <snd_pcm_sw_params_set_start_threshold@plt+0x30d0>
   160fc:	ldr	r6, [r3]
   16100:	bl	12e20 <snd_strerror@plt>
   16104:	mov	r3, r4
   16108:	ldr	r2, [pc, #516]	; 16314 <snd_pcm_sw_params_set_start_threshold@plt+0x30d4>
   1610c:	mov	r1, #1
   16110:	str	r0, [sp]
   16114:	mov	r0, r6
   16118:	bl	12ff4 <__fprintf_chk@plt>
   1611c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   16120:	ldr	r3, [r7]
   16124:	mov	r0, r5
   16128:	cmp	r2, r3
   1612c:	bne	16300 <snd_pcm_sw_params_set_start_threshold@plt+0x30c0>
   16130:	sub	sp, fp, #40	; 0x28
   16134:	vpop	{d8}
   16138:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1613c:	ldr	r3, [pc, #456]	; 1630c <snd_pcm_sw_params_set_start_threshold@plt+0x30cc>
   16140:	ldr	r2, [r4, #8]
   16144:	ldr	r3, [r3]
   16148:	ldr	r4, [r2, #12]
   1614c:	cmp	r3, #0
   16150:	beq	160f8 <snd_pcm_sw_params_set_start_threshold@plt+0x2eb8>
   16154:	bl	12e20 <snd_strerror@plt>
   16158:	mov	r3, r4
   1615c:	ldr	r2, [pc, #432]	; 16314 <snd_pcm_sw_params_set_start_threshold@plt+0x30d4>
   16160:	mov	r1, #1
   16164:	str	r0, [sp]
   16168:	mov	r0, #2
   1616c:	bl	12eec <__syslog_chk@plt>
   16170:	b	1611c <snd_pcm_sw_params_set_start_threshold@plt+0x2edc>
   16174:	ldr	r2, [pc, #400]	; 1630c <snd_pcm_sw_params_set_start_threshold@plt+0x30cc>
   16178:	ldr	r3, [r4, #8]
   1617c:	ldr	r2, [r2]
   16180:	ldr	r4, [r3, #12]
   16184:	cmp	r2, #0
   16188:	beq	161c4 <snd_pcm_sw_params_set_start_threshold@plt+0x2f84>
   1618c:	bl	12e20 <snd_strerror@plt>
   16190:	mov	r3, r4
   16194:	ldr	r2, [pc, #380]	; 16318 <snd_pcm_sw_params_set_start_threshold@plt+0x30d8>
   16198:	mov	r1, #1
   1619c:	str	r0, [sp]
   161a0:	mov	r0, #2
   161a4:	bl	12eec <__syslog_chk@plt>
   161a8:	b	1611c <snd_pcm_sw_params_set_start_threshold@plt+0x2edc>
   161ac:	ldr	r2, [pc, #344]	; 1630c <snd_pcm_sw_params_set_start_threshold@plt+0x30cc>
   161b0:	ldr	r3, [r4, #4]
   161b4:	ldr	r2, [r2]
   161b8:	ldr	r4, [r3, #12]
   161bc:	cmp	r2, #0
   161c0:	bne	1618c <snd_pcm_sw_params_set_start_threshold@plt+0x2f4c>
   161c4:	ldr	r3, [pc, #324]	; 16310 <snd_pcm_sw_params_set_start_threshold@plt+0x30d0>
   161c8:	ldr	r6, [r3]
   161cc:	bl	12e20 <snd_strerror@plt>
   161d0:	mov	r3, r4
   161d4:	ldr	r2, [pc, #316]	; 16318 <snd_pcm_sw_params_set_start_threshold@plt+0x30d8>
   161d8:	mov	r1, #1
   161dc:	str	r0, [sp]
   161e0:	mov	r0, r6
   161e4:	bl	12ff4 <__fprintf_chk@plt>
   161e8:	b	1611c <snd_pcm_sw_params_set_start_threshold@plt+0x2edc>
   161ec:	ldr	r2, [pc, #280]	; 1630c <snd_pcm_sw_params_set_start_threshold@plt+0x30cc>
   161f0:	ldr	r3, [r4, #4]
   161f4:	ldr	r2, [r2]
   161f8:	ldr	r4, [r3, #12]
   161fc:	cmp	r2, #0
   16200:	beq	1623c <snd_pcm_sw_params_set_start_threshold@plt+0x2ffc>
   16204:	bl	12e20 <snd_strerror@plt>
   16208:	mov	r3, r4
   1620c:	ldr	r2, [pc, #264]	; 1631c <snd_pcm_sw_params_set_start_threshold@plt+0x30dc>
   16210:	mov	r1, #1
   16214:	str	r0, [sp]
   16218:	mov	r0, #2
   1621c:	bl	12eec <__syslog_chk@plt>
   16220:	b	1611c <snd_pcm_sw_params_set_start_threshold@plt+0x2edc>
   16224:	ldr	r2, [pc, #224]	; 1630c <snd_pcm_sw_params_set_start_threshold@plt+0x30cc>
   16228:	ldr	r3, [r4, #8]
   1622c:	ldr	r2, [r2]
   16230:	ldr	r4, [r3, #12]
   16234:	cmp	r2, #0
   16238:	bne	16204 <snd_pcm_sw_params_set_start_threshold@plt+0x2fc4>
   1623c:	ldr	r3, [pc, #204]	; 16310 <snd_pcm_sw_params_set_start_threshold@plt+0x30d0>
   16240:	ldr	r6, [r3]
   16244:	bl	12e20 <snd_strerror@plt>
   16248:	mov	r3, r4
   1624c:	ldr	r2, [pc, #200]	; 1631c <snd_pcm_sw_params_set_start_threshold@plt+0x30dc>
   16250:	mov	r1, #1
   16254:	str	r0, [sp]
   16258:	mov	r0, r6
   1625c:	bl	12ff4 <__fprintf_chk@plt>
   16260:	b	1611c <snd_pcm_sw_params_set_start_threshold@plt+0x2edc>
   16264:	ldr	r3, [pc, #160]	; 1630c <snd_pcm_sw_params_set_start_threshold@plt+0x30cc>
   16268:	ldr	r2, [r4, #8]
   1626c:	ldr	r3, [r3]
   16270:	ldr	r4, [r2, #12]
   16274:	cmp	r3, #0
   16278:	bne	162d4 <snd_pcm_sw_params_set_start_threshold@plt+0x3094>
   1627c:	ldr	r3, [pc, #140]	; 16310 <snd_pcm_sw_params_set_start_threshold@plt+0x30d0>
   16280:	ldr	r6, [r3]
   16284:	bl	12e20 <snd_strerror@plt>
   16288:	mov	r3, r4
   1628c:	ldr	r2, [pc, #140]	; 16320 <snd_pcm_sw_params_set_start_threshold@plt+0x30e0>
   16290:	mov	r1, #1
   16294:	str	r0, [sp]
   16298:	mov	r0, r6
   1629c:	bl	12ff4 <__fprintf_chk@plt>
   162a0:	b	1611c <snd_pcm_sw_params_set_start_threshold@plt+0x2edc>
   162a4:	ldr	r3, [r4, #4]
   162a8:	ldr	r0, [r3, #20]
   162ac:	bl	12b14 <snd_pcm_prepare@plt>
   162b0:	subs	r5, r0, #0
   162b4:	bge	160a8 <snd_pcm_sw_params_set_start_threshold@plt+0x2e68>
   162b8:	ldr	r3, [pc, #76]	; 1630c <snd_pcm_sw_params_set_start_threshold@plt+0x30cc>
   162bc:	ldr	r2, [r4, #4]
   162c0:	ldr	r3, [r3]
   162c4:	ldr	r4, [r2, #12]
   162c8:	cmp	r3, #0
   162cc:	beq	162f4 <snd_pcm_sw_params_set_start_threshold@plt+0x30b4>
   162d0:	mov	r0, r5
   162d4:	bl	12e20 <snd_strerror@plt>
   162d8:	mov	r3, r4
   162dc:	ldr	r2, [pc, #60]	; 16320 <snd_pcm_sw_params_set_start_threshold@plt+0x30e0>
   162e0:	mov	r1, #1
   162e4:	str	r0, [sp]
   162e8:	mov	r0, #2
   162ec:	bl	12eec <__syslog_chk@plt>
   162f0:	b	1611c <snd_pcm_sw_params_set_start_threshold@plt+0x2edc>
   162f4:	ldr	r3, [pc, #20]	; 16310 <snd_pcm_sw_params_set_start_threshold@plt+0x30d0>
   162f8:	mov	r0, r5
   162fc:	b	16280 <snd_pcm_sw_params_set_start_threshold@plt+0x3040>
   16300:	bl	12fc4 <__stack_chk_fail@plt>
   16304:	strdeq	lr, [r2], -r8
   16308:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   1630c:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   16310:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   16314:	strdeq	sp, [r1], -r0
   16318:	andeq	sp, r1, ip, lsl r3
   1631c:	andeq	sp, r1, r0, asr r3
   16320:	andeq	sp, r1, r0, lsl #7
   16324:	push	{r4, r5, r6, lr}
   16328:	mov	r4, r0
   1632c:	ldr	r0, [r0, #28]
   16330:	mov	r5, r1
   16334:	bl	12f4c <snd_pcm_format_physical_width@plt>
   16338:	ldr	r3, [r4]
   1633c:	ldr	r2, [r4, #44]	; 0x2c
   16340:	ldr	ip, [r4, #40]	; 0x28
   16344:	ldr	r3, [r3, #12]
   16348:	cmp	r0, #0
   1634c:	add	r1, r0, #7
   16350:	movlt	r0, r1
   16354:	cmp	r3, r2
   16358:	asr	r0, r0, #3
   1635c:	movcc	r3, r2
   16360:	ldr	r2, [r4, #32]
   16364:	mul	r0, ip, r0
   16368:	lsl	r3, r3, #1
   1636c:	rsb	r2, r2, r2, lsl #4
   16370:	cmp	r5, #0
   16374:	str	r3, [r4, #88]	; 0x58
   16378:	str	r0, [r4, #64]	; 0x40
   1637c:	str	r2, [r4, #112]	; 0x70
   16380:	bne	1638c <snd_pcm_sw_params_set_start_threshold@plt+0x314c>
   16384:	mov	r0, #0
   16388:	pop	{r4, r5, r6, pc}
   1638c:	mul	r1, r3, r0
   16390:	mov	r0, #1
   16394:	bl	12bbc <calloc@plt>
   16398:	cmp	r0, #0
   1639c:	str	r0, [r4, #76]	; 0x4c
   163a0:	bne	16384 <snd_pcm_sw_params_set_start_threshold@plt+0x3144>
   163a4:	mvn	r0, #11
   163a8:	pop	{r4, r5, r6, pc}
   163ac:	cmp	r1, #0
   163b0:	bne	163c0 <snd_pcm_sw_params_set_start_threshold@plt+0x3180>
   163b4:	ldr	r3, [r0, #64]	; 0x40
   163b8:	cmp	r3, #4
   163bc:	bxne	lr
   163c0:	ldr	r3, [r0, #4]
   163c4:	ldr	r3, [r3, #28]
   163c8:	bic	r2, r3, #8
   163cc:	cmp	r2, #2
   163d0:	bxeq	lr
   163d4:	push	{r4, lr}
   163d8:	mov	r4, r0
   163dc:	mov	r0, r3
   163e0:	bl	12d84 <snd_pcm_format_width@plt>
   163e4:	ldmib	r4, {r1, r2}
   163e8:	cmp	r0, #16
   163ec:	movgt	r3, #10
   163f0:	movle	r3, #2
   163f4:	str	r3, [r1, #28]
   163f8:	str	r3, [r2, #28]
   163fc:	pop	{r4, pc}
   16400:	ldr	r3, [r0, #8]
   16404:	vldr	s15, [r0, #12]
   16408:	push	{r4, r5, r6, lr}
   1640c:	vldr	s14, [r3, #36]	; 0x24
   16410:	vpush	{d8-d15}
   16414:	vcvt.f64.u32	d6, s15
   16418:	ldr	r5, [pc, #1008]	; 16810 <snd_pcm_sw_params_set_start_threshold@plt+0x35d0>
   1641c:	vcvt.f64.u32	d7, s14
   16420:	vldr	d5, [pc, #984]	; 16800 <snd_pcm_sw_params_set_start_threshold@plt+0x35c0>
   16424:	sub	sp, sp, #88	; 0x58
   16428:	mov	r4, r0
   1642c:	ldr	r3, [r5]
   16430:	add	r0, sp, #76	; 0x4c
   16434:	mov	r1, #0
   16438:	str	r3, [sp, #84]	; 0x54
   1643c:	vdiv.f64	d8, d6, d7
   16440:	vmul.f64	d8, d8, d5
   16444:	bl	12d48 <gettimeofday@plt>
   16448:	ldr	r2, [r4, #136]	; 0x88
   1644c:	ldr	r3, [sp, #80]	; 0x50
   16450:	ldr	ip, [r4, #132]	; 0x84
   16454:	ldr	r0, [sp, #76]	; 0x4c
   16458:	cmp	r2, r3
   1645c:	sub	ip, r0, ip
   16460:	suble	r2, r3, r2
   16464:	ble	16498 <snd_pcm_sw_params_set_start_threshold@plt+0x3258>
   16468:	add	lr, r3, #999424	; 0xf4000
   1646c:	ldr	r1, [pc, #928]	; 16814 <snd_pcm_sw_params_set_start_threshold@plt+0x35d4>
   16470:	add	lr, lr, #576	; 0x240
   16474:	sub	lr, lr, r2
   16478:	sub	ip, ip, #1
   1647c:	smull	r1, r2, r1, lr
   16480:	asr	r1, lr, #31
   16484:	rsb	r2, r1, r2, asr #18
   16488:	rsb	r1, r2, r2, lsl #5
   1648c:	rsb	r1, r1, r1, lsl #6
   16490:	add	r2, r2, r1, lsl #3
   16494:	sub	r2, lr, r2, lsl #6
   16498:	rsb	r1, ip, ip, lsl #5
   1649c:	vldr	d6, [pc, #860]	; 16800 <snd_pcm_sw_params_set_start_threshold@plt+0x35c0>
   164a0:	rsb	lr, r1, r1, lsl #6
   164a4:	ldr	r1, [r4, #152]	; 0x98
   164a8:	add	ip, ip, lr, lsl #3
   164ac:	cmp	r3, r1
   164b0:	add	r2, r2, ip, lsl #6
   164b4:	ldr	ip, [r4, #148]	; 0x94
   164b8:	vmov	s15, r2
   164bc:	sub	ip, r0, ip
   164c0:	subge	r1, r3, r1
   164c4:	vcvt.f64.s32	d7, s15
   164c8:	vdiv.f64	d11, d7, d6
   164cc:	bge	16500 <snd_pcm_sw_params_set_start_threshold@plt+0x32c0>
   164d0:	add	lr, r3, #999424	; 0xf4000
   164d4:	ldr	r2, [pc, #824]	; 16814 <snd_pcm_sw_params_set_start_threshold@plt+0x35d4>
   164d8:	add	lr, lr, #576	; 0x240
   164dc:	sub	lr, lr, r1
   164e0:	sub	ip, ip, #1
   164e4:	smull	r2, r1, r2, lr
   164e8:	asr	r2, lr, #31
   164ec:	rsb	r1, r2, r1, asr #18
   164f0:	rsb	r2, r1, r1, lsl #5
   164f4:	rsb	r2, r2, r2, lsl #6
   164f8:	add	r1, r1, r2, lsl #3
   164fc:	sub	r1, lr, r1, lsl #6
   16500:	rsb	r2, ip, ip, lsl #5
   16504:	vldr	d6, [pc, #756]	; 16800 <snd_pcm_sw_params_set_start_threshold@plt+0x35c0>
   16508:	rsb	lr, r2, r2, lsl #6
   1650c:	ldr	r2, [r4, #168]	; 0xa8
   16510:	add	ip, ip, lr, lsl #3
   16514:	cmp	r2, r3
   16518:	add	r1, r1, ip, lsl #6
   1651c:	ldr	ip, [r4, #164]	; 0xa4
   16520:	vmov	s15, r1
   16524:	sub	ip, r0, ip
   16528:	suble	r2, r3, r2
   1652c:	vcvt.f64.s32	d7, s15
   16530:	vdiv.f64	d7, d7, d6
   16534:	vstr	d7, [sp, #32]
   16538:	ble	1656c <snd_pcm_sw_params_set_start_threshold@plt+0x332c>
   1653c:	add	lr, r3, #999424	; 0xf4000
   16540:	ldr	r1, [pc, #716]	; 16814 <snd_pcm_sw_params_set_start_threshold@plt+0x35d4>
   16544:	add	lr, lr, #576	; 0x240
   16548:	sub	lr, lr, r2
   1654c:	sub	ip, ip, #1
   16550:	smull	r1, r2, r1, lr
   16554:	asr	r1, lr, #31
   16558:	rsb	r2, r1, r2, asr #18
   1655c:	rsb	r1, r2, r2, lsl #5
   16560:	rsb	r1, r1, r1, lsl #6
   16564:	add	r2, r2, r1, lsl #3
   16568:	sub	r2, lr, r2, lsl #6
   1656c:	rsb	r1, ip, ip, lsl #5
   16570:	vldr	d6, [pc, #648]	; 16800 <snd_pcm_sw_params_set_start_threshold@plt+0x35c0>
   16574:	rsb	r1, r1, r1, lsl #6
   16578:	ldr	lr, [r4, #116]	; 0x74
   1657c:	add	ip, ip, r1, lsl #3
   16580:	ldr	r1, [r4, #112]	; 0x70
   16584:	add	r2, r2, ip, lsl #6
   16588:	cmp	lr, r3
   1658c:	vmov	s15, r2
   16590:	sub	r0, r0, r1
   16594:	suble	r3, r3, lr
   16598:	vcvt.f64.s32	d7, s15
   1659c:	vdiv.f64	d15, d7, d6
   165a0:	ble	165d4 <snd_pcm_sw_params_set_start_threshold@plt+0x3394>
   165a4:	add	r2, r3, #999424	; 0xf4000
   165a8:	add	r2, r2, #576	; 0x240
   165ac:	ldr	r3, [pc, #608]	; 16814 <snd_pcm_sw_params_set_start_threshold@plt+0x35d4>
   165b0:	sub	r2, r2, lr
   165b4:	sub	r0, r0, #1
   165b8:	smull	r3, r1, r3, r2
   165bc:	asr	r3, r2, #31
   165c0:	rsb	r3, r3, r1, asr #18
   165c4:	rsb	r1, r3, r3, lsl #5
   165c8:	rsb	r1, r1, r1, lsl #6
   165cc:	add	r3, r3, r1, lsl #3
   165d0:	sub	r3, r2, r3, lsl #6
   165d4:	rsb	r2, r0, r0, lsl #5
   165d8:	vldr	d5, [pc, #544]	; 16800 <snd_pcm_sw_params_set_start_threshold@plt+0x35c0>
   165dc:	rsb	r2, r2, r2, lsl #6
   165e0:	ldr	r1, [r4, #8]
   165e4:	add	r0, r0, r2, lsl #3
   165e8:	ldr	r2, [r4, #172]	; 0xac
   165ec:	add	r3, r3, r0, lsl #6
   165f0:	vldr	s13, [r1, #32]
   165f4:	vmov	s15, r3
   165f8:	ldr	r3, [pc, #536]	; 16818 <snd_pcm_sw_params_set_start_threshold@plt+0x35d8>
   165fc:	ldr	r0, [r4, #4]
   16600:	cmp	r2, r3
   16604:	vcvt.f64.s32	d7, s15
   16608:	vcvt.f64.u32	d6, s13
   1660c:	ldr	r3, [r4, #176]	; 0xb0
   16610:	vldreq	d9, [pc, #496]	; 16808 <snd_pcm_sw_params_set_start_threshold@plt+0x35c8>
   16614:	vldr	s6, [r0, #32]
   16618:	vmov.f64	d14, d8
   1661c:	vdiv.f64	d7, d7, d5
   16620:	vcvt.f64.u32	d3, s6
   16624:	vstr	d7, [sp, #40]	; 0x28
   16628:	vmovne	s15, r2
   1662c:	ldr	r2, [pc, #484]	; 16818 <snd_pcm_sw_params_set_start_threshold@plt+0x35d8>
   16630:	vcvtne.f64.s32	d7, s15
   16634:	vdivne.f64	d9, d7, d6
   16638:	vmulne.f64	d9, d9, d5
   1663c:	cmp	r3, r2
   16640:	ldr	r2, [r4, #188]	; 0xbc
   16644:	vmovne	s15, r3
   16648:	vldrne	d12, [pc, #432]	; 16800 <snd_pcm_sw_params_set_start_threshold@plt+0x35c0>
   1664c:	ldr	r3, [r4, #180]	; 0xb4
   16650:	vldreq	d12, [pc, #432]	; 16808 <snd_pcm_sw_params_set_start_threshold@plt+0x35c8>
   16654:	vcvtne.f64.s32	d7, s15
   16658:	add	r3, r3, r2
   1665c:	vcmpe.f64	d9, #0.0
   16660:	vmov	s9, r3
   16664:	vcvt.f64.u32	d4, s9
   16668:	vdivne.f64	d5, d7, d3
   1666c:	vldr	s14, [r1, #52]	; 0x34
   16670:	vcvt.f64.u32	d7, s14
   16674:	vmulne.f64	d12, d5, d12
   16678:	vldr	s10, [r1, #44]	; 0x2c
   1667c:	vmrs	APSR_nzcv, fpscr
   16680:	vcvt.f64.u32	d5, s10
   16684:	vdiv.f64	d0, d5, d6
   16688:	vsub.f64	d7, d5, d7
   1668c:	vldr	s11, [r4, #184]	; 0xb8
   16690:	vcvt.f64.u32	d2, s11
   16694:	vldr	d5, [pc, #356]	; 16800 <snd_pcm_sw_params_set_start_threshold@plt+0x35c0>
   16698:	vdiv.f64	d1, d7, d6
   1669c:	vmul.f64	d7, d0, d5
   166a0:	vstr	d7, [sp, #48]	; 0x30
   166a4:	vdiv.f64	d7, d4, d6
   166a8:	vldr	s13, [r4, #192]	; 0xc0
   166ac:	vmls.f64	d14, d1, d5
   166b0:	vcvt.f64.s32	d6, s13
   166b4:	vdiv.f64	d10, d2, d3
   166b8:	vmul.f64	d7, d7, d5
   166bc:	vstr	d7, [sp, #56]	; 0x38
   166c0:	vdiv.f64	d13, d6, d5
   166c4:	vmul.f64	d10, d10, d5
   166c8:	blt	168f4 <snd_pcm_sw_params_set_start_threshold@plt+0x36b4>
   166cc:	vsub.f64	d6, d11, d9
   166d0:	vcmpe.f64	d6, #0.0
   166d4:	vmrs	APSR_nzcv, fpscr
   166d8:	blt	166ec <snd_pcm_sw_params_set_start_threshold@plt+0x34ac>
   166dc:	vldr	d7, [r4, #200]	; 0xc8
   166e0:	vcmpe.f64	d7, d6
   166e4:	vmrs	APSR_nzcv, fpscr
   166e8:	vstrmi	d6, [r4, #200]	; 0xc8
   166ec:	ldr	r6, [pc, #296]	; 1681c <snd_pcm_sw_params_set_start_threshold@plt+0x35dc>
   166f0:	mov	r1, #0
   166f4:	add	r0, sp, #76	; 0x4c
   166f8:	str	r1, [r4, #192]	; 0xc0
   166fc:	vstr	d6, [sp, #64]	; 0x40
   16700:	bl	12d48 <gettimeofday@plt>
   16704:	ldr	r3, [r6]
   16708:	vldr	d6, [sp, #64]	; 0x40
   1670c:	cmp	r3, #0
   16710:	bne	16838 <snd_pcm_sw_params_set_start_threshold@plt+0x35f8>
   16714:	vstr	d6, [sp, #24]
   16718:	vstr	d12, [sp, #16]
   1671c:	vstr	d9, [sp, #8]
   16720:	vstr	d11, [sp]
   16724:	ldr	r3, [pc, #260]	; 16830 <snd_pcm_sw_params_set_start_threshold@plt+0x35f0>
   16728:	ldr	r2, [pc, #240]	; 16820 <snd_pcm_sw_params_set_start_threshold@plt+0x35e0>
   1672c:	mov	r1, #1
   16730:	ldr	r0, [r3]
   16734:	bl	12ff4 <__fprintf_chk@plt>
   16738:	ldr	r1, [r6]
   1673c:	ldrd	r2, [r4, #200]	; 0xc8
   16740:	cmp	r1, #0
   16744:	beq	168d0 <snd_pcm_sw_params_set_start_threshold@plt+0x3690>
   16748:	strd	r2, [sp, #16]
   1674c:	vstr	d13, [sp, #8]
   16750:	vstr	d8, [sp]
   16754:	ldr	r2, [pc, #216]	; 16834 <snd_pcm_sw_params_set_start_threshold@plt+0x35f4>
   16758:	mov	r1, #1
   1675c:	mov	r0, #6
   16760:	bl	12eec <__syslog_chk@plt>
   16764:	ldr	r3, [r6]
   16768:	cmp	r3, #0
   1676c:	beq	168a8 <snd_pcm_sw_params_set_start_threshold@plt+0x3668>
   16770:	vldr	d7, [sp, #32]
   16774:	vstr	d14, [sp, #16]
   16778:	vstr	d15, [sp, #8]
   1677c:	ldr	r2, [pc, #168]	; 1682c <snd_pcm_sw_params_set_start_threshold@plt+0x35ec>
   16780:	vstr	d7, [sp]
   16784:	mov	r1, #1
   16788:	mov	r0, #6
   1678c:	bl	12eec <__syslog_chk@plt>
   16790:	ldr	r3, [r6]
   16794:	cmp	r3, #0
   16798:	beq	1687c <snd_pcm_sw_params_set_start_threshold@plt+0x363c>
   1679c:	vldr	d7, [sp, #56]	; 0x38
   167a0:	vstr	d10, [sp, #16]
   167a4:	ldr	r2, [pc, #124]	; 16828 <snd_pcm_sw_params_set_start_threshold@plt+0x35e8>
   167a8:	mov	r1, #1
   167ac:	vstr	d7, [sp, #8]
   167b0:	vldr	d7, [sp, #48]	; 0x30
   167b4:	mov	r0, #6
   167b8:	vstr	d7, [sp]
   167bc:	bl	12eec <__syslog_chk@plt>
   167c0:	ldr	r3, [r6]
   167c4:	cmp	r3, #0
   167c8:	beq	1685c <snd_pcm_sw_params_set_start_threshold@plt+0x361c>
   167cc:	vldr	d7, [sp, #40]	; 0x28
   167d0:	ldr	r2, [pc, #76]	; 16824 <snd_pcm_sw_params_set_start_threshold@plt+0x35e4>
   167d4:	mov	r1, #1
   167d8:	mov	r0, #6
   167dc:	vstr	d7, [sp]
   167e0:	bl	12eec <__syslog_chk@plt>
   167e4:	ldr	r2, [sp, #84]	; 0x54
   167e8:	ldr	r3, [r5]
   167ec:	cmp	r2, r3
   167f0:	bne	168fc <snd_pcm_sw_params_set_start_threshold@plt+0x36bc>
   167f4:	add	sp, sp, #88	; 0x58
   167f8:	vpop	{d8-d15}
   167fc:	pop	{r4, r5, r6, pc}
   16800:	andeq	r0, r0, r0
   16804:	addmi	r4, pc, r0
   16808:	andeq	r0, r0, r0
   1680c:	svclt	0x00f00000	; IMB
   16810:	strdeq	lr, [r2], -r8
   16814:	tstmi	fp, #2096	; 0x830
   16818:			; <UNDEFINED> instruction: 0xff676980
   1681c:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   16820:	muleq	r1, r8, r3
   16824:	andeq	sp, r1, r8, lsl #9
   16828:	andeq	sp, r1, r4, asr r4
   1682c:	andeq	sp, r1, r8, lsl r4
   16830:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   16834:	ldrdeq	sp, [r1], -ip
   16838:	vstr	d6, [sp, #24]
   1683c:	vstr	d12, [sp, #16]
   16840:	vstr	d9, [sp, #8]
   16844:	vstr	d11, [sp]
   16848:	ldr	r2, [pc, #-48]	; 16820 <snd_pcm_sw_params_set_start_threshold@plt+0x35e0>
   1684c:	mov	r1, #1
   16850:	mov	r0, #6
   16854:	bl	12eec <__syslog_chk@plt>
   16858:	b	16738 <snd_pcm_sw_params_set_start_threshold@plt+0x34f8>
   1685c:	vldr	d7, [sp, #40]	; 0x28
   16860:	ldr	r3, [pc, #-56]	; 16830 <snd_pcm_sw_params_set_start_threshold@plt+0x35f0>
   16864:	ldr	r2, [pc, #-72]	; 16824 <snd_pcm_sw_params_set_start_threshold@plt+0x35e4>
   16868:	mov	r1, #1
   1686c:	vstr	d7, [sp]
   16870:	ldr	r0, [r3]
   16874:	bl	12ff4 <__fprintf_chk@plt>
   16878:	b	167e4 <snd_pcm_sw_params_set_start_threshold@plt+0x35a4>
   1687c:	vldr	d7, [sp, #56]	; 0x38
   16880:	vstr	d10, [sp, #16]
   16884:	ldr	r3, [pc, #-92]	; 16830 <snd_pcm_sw_params_set_start_threshold@plt+0x35f0>
   16888:	ldr	r2, [pc, #-104]	; 16828 <snd_pcm_sw_params_set_start_threshold@plt+0x35e8>
   1688c:	vstr	d7, [sp, #8]
   16890:	vldr	d7, [sp, #48]	; 0x30
   16894:	mov	r1, #1
   16898:	vstr	d7, [sp]
   1689c:	ldr	r0, [r3]
   168a0:	bl	12ff4 <__fprintf_chk@plt>
   168a4:	b	167c0 <snd_pcm_sw_params_set_start_threshold@plt+0x3580>
   168a8:	vldr	d7, [sp, #32]
   168ac:	vstr	d14, [sp, #16]
   168b0:	vstr	d15, [sp, #8]
   168b4:	ldr	r3, [pc, #-140]	; 16830 <snd_pcm_sw_params_set_start_threshold@plt+0x35f0>
   168b8:	vstr	d7, [sp]
   168bc:	ldr	r2, [pc, #-152]	; 1682c <snd_pcm_sw_params_set_start_threshold@plt+0x35ec>
   168c0:	mov	r1, #1
   168c4:	ldr	r0, [r3]
   168c8:	bl	12ff4 <__fprintf_chk@plt>
   168cc:	b	16790 <snd_pcm_sw_params_set_start_threshold@plt+0x3550>
   168d0:	vstr	d13, [sp, #8]
   168d4:	vstr	d8, [sp]
   168d8:	ldr	r1, [pc, #-176]	; 16830 <snd_pcm_sw_params_set_start_threshold@plt+0x35f0>
   168dc:	strd	r2, [sp, #16]
   168e0:	ldr	r2, [pc, #-180]	; 16834 <snd_pcm_sw_params_set_start_threshold@plt+0x35f4>
   168e4:	ldr	r0, [r1]
   168e8:	mov	r1, #1
   168ec:	bl	12ff4 <__fprintf_chk@plt>
   168f0:	b	16764 <snd_pcm_sw_params_set_start_threshold@plt+0x3524>
   168f4:	vldr	d6, [pc, #4]	; 16900 <snd_pcm_sw_params_set_start_threshold@plt+0x36c0>
   168f8:	b	166ec <snd_pcm_sw_params_set_start_threshold@plt+0x34ac>
   168fc:	bl	12fc4 <__stack_chk_fail@plt>
   16900:	andeq	r0, r0, r0
   16904:	svclt	0x00f00000	; IMB
   16908:	push	{r4, r5, r6, r7, r8, fp, lr}
   1690c:	add	fp, sp, #24
   16910:	ldr	r6, [pc, #200]	; 169e0 <snd_pcm_sw_params_set_start_threshold@plt+0x37a0>
   16914:	sub	sp, sp, #12
   16918:	ldr	r3, [r6]
   1691c:	mov	r4, r1
   16920:	str	r3, [fp, #-32]	; 0xffffffe0
   16924:	mov	r7, r0
   16928:	bl	12a30 <snd_ctl_elem_id_sizeof@plt>
   1692c:	add	r0, r0, #7
   16930:	bic	r0, r0, #7
   16934:	sub	sp, sp, r0
   16938:	bl	12a30 <snd_ctl_elem_id_sizeof@plt>
   1693c:	mov	r5, sp
   16940:	mov	r1, #0
   16944:	mov	r2, r0
   16948:	mov	r0, r5
   1694c:	bl	12c28 <memset@plt>
   16950:	bl	12a30 <snd_ctl_elem_id_sizeof@plt>
   16954:	add	r0, r0, #7
   16958:	bic	r0, r0, #7
   1695c:	sub	sp, sp, r0
   16960:	bl	12a30 <snd_ctl_elem_id_sizeof@plt>
   16964:	mov	r8, sp
   16968:	mov	r1, #0
   1696c:	mov	r2, r0
   16970:	mov	r0, r8
   16974:	bl	12c28 <memset@plt>
   16978:	mov	r1, r5
   1697c:	mov	r0, r7
   16980:	bl	12cc4 <snd_ctl_elem_value_get_id@plt>
   16984:	mov	r1, r8
   16988:	mov	r0, r4
   1698c:	bl	12d00 <snd_ctl_event_elem_get_id@plt>
   16990:	mov	r0, r4
   16994:	bl	130cc <snd_ctl_event_elem_get_mask@plt>
   16998:	cmn	r0, #1
   1699c:	beq	169b0 <snd_pcm_sw_params_set_start_threshold@plt+0x3770>
   169a0:	mov	r0, r4
   169a4:	bl	130cc <snd_ctl_event_elem_get_mask@plt>
   169a8:	tst	r0, #1
   169ac:	bne	169cc <snd_pcm_sw_params_set_start_threshold@plt+0x378c>
   169b0:	mov	r0, #0
   169b4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   169b8:	ldr	r3, [r6]
   169bc:	cmp	r2, r3
   169c0:	bne	169dc <snd_pcm_sw_params_set_start_threshold@plt+0x379c>
   169c4:	sub	sp, fp, #24
   169c8:	pop	{r4, r5, r6, r7, r8, fp, pc}
   169cc:	mov	r1, r8
   169d0:	mov	r0, r5
   169d4:	bl	1adb8 <snd_pcm_sw_params_set_start_threshold@plt+0x7b78>
   169d8:	b	169b4 <snd_pcm_sw_params_set_start_threshold@plt+0x3774>
   169dc:	bl	12fc4 <__stack_chk_fail@plt>
   169e0:	strdeq	lr, [r2], -r8
   169e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   169e8:	mov	r9, r0
   169ec:	ldr	r7, [r0, #4]
   169f0:	sub	sp, sp, #12
   169f4:	add	r1, r7, #80	; 0x50
   169f8:	ldr	r5, [r0, #8]
   169fc:	ldm	r1, {r1, r4, fp}
   16a00:	sub	r1, r1, r4
   16a04:	cmp	fp, r1
   16a08:	addcc	r1, r1, fp
   16a0c:	cmp	r4, #0
   16a10:	beq	16a94 <snd_pcm_sw_params_set_start_threshold@plt+0x3854>
   16a14:	mov	r8, #0
   16a18:	b	16a40 <snd_pcm_sw_params_set_start_threshold@plt+0x3800>
   16a1c:	bl	12afc <src_short_to_float_array@plt>
   16a20:	ldr	fp, [r7, #88]	; 0x58
   16a24:	mov	r0, sl
   16a28:	mov	r1, fp
   16a2c:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   16a30:	cmp	r6, #0
   16a34:	add	r8, r8, r4
   16a38:	mov	r4, r6
   16a3c:	beq	16a98 <snd_pcm_sw_params_set_start_threshold@plt+0x3858>
   16a40:	add	sl, r4, r1
   16a44:	cmp	sl, fp
   16a48:	sub	r3, r1, fp
   16a4c:	ldr	r0, [r7, #64]	; 0x40
   16a50:	ldr	r2, [r7, #40]	; 0x28
   16a54:	mov	r6, #0
   16a58:	ldr	ip, [r9, #232]	; 0xe8
   16a5c:	addhi	r6, r3, r4
   16a60:	ldr	r3, [r7, #76]	; 0x4c
   16a64:	movhi	sl, fp
   16a68:	mla	r3, r0, r1, r3
   16a6c:	mla	ip, r2, r8, ip
   16a70:	ldr	lr, [r7, #28]
   16a74:	subhi	r4, sl, r1
   16a78:	cmp	lr, #10
   16a7c:	mov	r0, r3
   16a80:	mov	r1, ip
   16a84:	mul	r2, r2, r4
   16a88:	bne	16a1c <snd_pcm_sw_params_set_start_threshold@plt+0x37dc>
   16a8c:	bl	12e68 <src_int_to_float_array@plt>
   16a90:	b	16a20 <snd_pcm_sw_params_set_start_threshold@plt+0x37e0>
   16a94:	mov	r8, r4
   16a98:	ldr	r3, [r9, #272]	; 0x110
   16a9c:	ldr	r2, [r5, #88]	; 0x58
   16aa0:	ldr	r4, [r9, #236]	; 0xec
   16aa4:	sub	r2, r2, r3
   16aa8:	mov	fp, #0
   16aac:	add	r3, r4, r3, lsl #2
   16ab0:	str	r8, [r9, #240]	; 0xf0
   16ab4:	str	r2, [r9, #244]	; 0xf4
   16ab8:	str	r3, [r9, #236]	; 0xec
   16abc:	add	r1, r9, #232	; 0xe8
   16ac0:	str	fp, [r9, #256]	; 0x100
   16ac4:	ldr	r0, [r9, #224]	; 0xe0
   16ac8:	bl	12e98 <src_process@plt>
   16acc:	ldr	r3, [r7, #84]	; 0x54
   16ad0:	ldr	r2, [r9, #248]	; 0xf8
   16ad4:	str	r4, [r9, #236]	; 0xec
   16ad8:	sub	r3, r3, r2
   16adc:	str	r3, [r7, #84]	; 0x54
   16ae0:	ldr	r0, [r5, #80]	; 0x50
   16ae4:	ldr	r8, [r5, #84]	; 0x54
   16ae8:	ldr	r6, [r5, #88]	; 0x58
   16aec:	ldr	r3, [r9, #272]	; 0x110
   16af0:	ldr	sl, [r9, #252]	; 0xfc
   16af4:	add	r0, r8, r0
   16af8:	mov	r1, r6
   16afc:	add	sl, sl, r3
   16b00:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   16b04:	cmp	sl, fp
   16b08:	mov	r3, r1
   16b0c:	bne	16b4c <snd_pcm_sw_params_set_start_threshold@plt+0x390c>
   16b10:	b	16c00 <snd_pcm_sw_params_set_start_threshold@plt+0x39c0>
   16b14:	bl	13060 <src_float_to_short_array@plt>
   16b18:	ldr	r3, [sp, #4]
   16b1c:	ldr	r8, [r5, #84]	; 0x54
   16b20:	ldr	r6, [r5, #88]	; 0x58
   16b24:	add	r8, r4, r8
   16b28:	add	r0, r4, r3
   16b2c:	str	r8, [r5, #84]	; 0x54
   16b30:	mov	r1, r6
   16b34:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   16b38:	sub	sl, sl, r4
   16b3c:	cmp	sl, #0
   16b40:	add	fp, fp, r4
   16b44:	mov	r3, r1
   16b48:	beq	16bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x3978>
   16b4c:	add	r2, r3, sl
   16b50:	cmp	r2, r6
   16b54:	mov	r4, sl
   16b58:	subhi	r4, r6, r3
   16b5c:	sub	r6, r6, r8
   16b60:	cmp	r4, r6
   16b64:	ldrhi	r4, [r5, #88]	; 0x58
   16b68:	subhi	r4, r4, r8
   16b6c:	cmp	r4, #0
   16b70:	beq	16bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x3978>
   16b74:	ldr	r2, [r5, #40]	; 0x28
   16b78:	ldr	ip, [r7, #28]
   16b7c:	ldr	r1, [r5, #64]	; 0x40
   16b80:	mul	r0, r2, fp
   16b84:	ldr	lr, [r9, #236]	; 0xec
   16b88:	cmp	ip, #10
   16b8c:	mul	ip, r2, r4
   16b90:	ldr	r6, [r5, #76]	; 0x4c
   16b94:	add	lr, lr, r0, lsl #2
   16b98:	str	r3, [sp, #4]
   16b9c:	mov	r2, ip
   16ba0:	mov	r0, lr
   16ba4:	mla	r1, r1, r3, r6
   16ba8:	bne	16b14 <snd_pcm_sw_params_set_start_threshold@plt+0x38d4>
   16bac:	bl	12ab4 <src_float_to_int_array@plt>
   16bb0:	ldr	r3, [sp, #4]
   16bb4:	b	16b1c <snd_pcm_sw_params_set_start_threshold@plt+0x38dc>
   16bb8:	ldr	r3, [r9, #272]	; 0x110
   16bbc:	ldr	r2, [r9, #252]	; 0xfc
   16bc0:	add	r2, r2, r3
   16bc4:	sub	r2, r2, fp
   16bc8:	cmp	r2, #0
   16bcc:	str	r2, [r9, #272]	; 0x110
   16bd0:	bne	16bdc <snd_pcm_sw_params_set_start_threshold@plt+0x399c>
   16bd4:	add	sp, sp, #12
   16bd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16bdc:	ldr	r3, [r5, #40]	; 0x28
   16be0:	ldr	r1, [r9, #236]	; 0xec
   16be4:	lsl	r3, r3, #2
   16be8:	mov	r0, r1
   16bec:	mul	r2, r3, r2
   16bf0:	mla	r1, r3, fp, r1
   16bf4:	add	sp, sp, #12
   16bf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16bfc:	b	13054 <memmove@plt>
   16c00:	str	sl, [r9, #272]	; 0x110
   16c04:	b	16bd4 <snd_pcm_sw_params_set_start_threshold@plt+0x3994>
   16c08:	push	{r4, r5, r6, r7, lr}
   16c0c:	mov	r4, r0
   16c10:	ldr	r5, [r0]
   16c14:	sub	sp, sp, #12
   16c18:	mov	r2, r1
   16c1c:	ldr	r3, [r0, #12]
   16c20:	ldr	r1, [pc, #224]	; 16d08 <snd_pcm_sw_params_set_start_threshold@plt+0x3ac8>
   16c24:	ldr	r0, [r5, #44]	; 0x2c
   16c28:	bl	129f4 <snd_output_printf@plt>
   16c2c:	ldrd	r2, [r4, #4]
   16c30:	ldr	r1, [pc, #212]	; 16d0c <snd_pcm_sw_params_set_start_threshold@plt+0x3acc>
   16c34:	ldr	r0, [r5, #44]	; 0x2c
   16c38:	bl	129f4 <snd_output_printf@plt>
   16c3c:	ldr	r0, [r5, #44]	; 0x2c
   16c40:	ldr	r2, [r4, #16]
   16c44:	ldr	r1, [pc, #196]	; 16d10 <snd_pcm_sw_params_set_start_threshold@plt+0x3ad0>
   16c48:	bl	129f4 <snd_output_printf@plt>
   16c4c:	ldrb	r3, [r5, #56]	; 0x38
   16c50:	tst	r3, #4
   16c54:	bne	16c60 <snd_pcm_sw_params_set_start_threshold@plt+0x3a20>
   16c58:	add	sp, sp, #12
   16c5c:	pop	{r4, r5, r6, r7, pc}
   16c60:	ldr	r0, [r4, #24]
   16c64:	ldr	r6, [r5, #44]	; 0x2c
   16c68:	bl	12b74 <snd_pcm_access_name@plt>
   16c6c:	mov	r7, r0
   16c70:	ldr	r0, [r4, #28]
   16c74:	bl	1303c <snd_pcm_format_name@plt>
   16c78:	ldr	r1, [r4, #40]	; 0x28
   16c7c:	ldr	r3, [r4, #32]
   16c80:	mov	r2, r7
   16c84:	str	r1, [sp, #4]
   16c88:	str	r3, [sp]
   16c8c:	ldr	r1, [pc, #128]	; 16d14 <snd_pcm_sw_params_set_start_threshold@plt+0x3ad4>
   16c90:	mov	r3, r0
   16c94:	mov	r0, r6
   16c98:	bl	129f4 <snd_output_printf@plt>
   16c9c:	ldr	r3, [r4, #52]	; 0x34
   16ca0:	ldr	r0, [r5, #44]	; 0x2c
   16ca4:	ldr	r1, [pc, #108]	; 16d18 <snd_pcm_sw_params_set_start_threshold@plt+0x3ad8>
   16ca8:	str	r3, [sp]
   16cac:	ldrd	r2, [r4, #44]	; 0x2c
   16cb0:	bl	129f4 <snd_output_printf@plt>
   16cb4:	ldrb	r2, [r4, #68]	; 0x44
   16cb8:	ldr	r1, [pc, #92]	; 16d1c <snd_pcm_sw_params_set_start_threshold@plt+0x3adc>
   16cbc:	ldr	r0, [r5, #44]	; 0x2c
   16cc0:	lsr	r2, r2, #2
   16cc4:	and	r2, r2, #1
   16cc8:	bl	129f4 <snd_output_printf@plt>
   16ccc:	ldr	r2, [r4, #92]	; 0x5c
   16cd0:	ldr	r3, [r4, #84]	; 0x54
   16cd4:	ldr	r0, [r5, #44]	; 0x2c
   16cd8:	ldr	r1, [pc, #64]	; 16d20 <snd_pcm_sw_params_set_start_threshold@plt+0x3ae0>
   16cdc:	str	r2, [sp, #4]
   16ce0:	str	r3, [sp]
   16ce4:	ldr	r3, [r4, #80]	; 0x50
   16ce8:	ldr	r2, [r4, #88]	; 0x58
   16cec:	bl	129f4 <snd_output_printf@plt>
   16cf0:	ldr	r0, [r5, #44]	; 0x2c
   16cf4:	ldrd	r2, [r4, #120]	; 0x78
   16cf8:	ldr	r1, [pc, #36]	; 16d24 <snd_pcm_sw_params_set_start_threshold@plt+0x3ae4>
   16cfc:	add	sp, sp, #12
   16d00:	pop	{r4, r5, r6, r7, lr}
   16d04:	b	129f4 <snd_output_printf@plt>
   16d08:	andeq	sp, r1, r8, lsr #9
   16d0c:			; <UNDEFINED> instruction: 0x0001d4b4
   16d10:	ldrdeq	sp, [r1], -r4
   16d14:	andeq	sp, r1, ip, ror #9
   16d18:	andeq	sp, r1, r4, lsr #10
   16d1c:	andeq	sp, r1, r0, ror #10
   16d20:	andeq	sp, r1, r8, ror r5
   16d24:			; <UNDEFINED> instruction: 0x0001d5bc
   16d28:	ldr	r1, [r0, #148]	; 0x94
   16d2c:	push	{r4, r5, r6, lr}
   16d30:	cmp	r1, #0
   16d34:	sub	sp, sp, #8
   16d38:	beq	16da0 <snd_pcm_sw_params_set_start_threshold@plt+0x3b60>
   16d3c:	mov	r4, r0
   16d40:	ldr	r0, [r0, #132]	; 0x84
   16d44:	bl	130fc <snd_ctl_elem_read@plt>
   16d48:	subs	r5, r0, #0
   16d4c:	blt	16d64 <snd_pcm_sw_params_set_start_threshold@plt+0x3b24>
   16d50:	ldr	r0, [r4, #148]	; 0x94
   16d54:	mov	r1, #0
   16d58:	add	sp, sp, #8
   16d5c:	pop	{r4, r5, r6, lr}
   16d60:	b	12a9c <snd_ctl_elem_value_get_boolean@plt>
   16d64:	ldr	r3, [pc, #116]	; 16de0 <snd_pcm_sw_params_set_start_threshold@plt+0x3ba0>
   16d68:	ldr	r4, [r4, #12]
   16d6c:	ldr	r3, [r3]
   16d70:	cmp	r3, #0
   16d74:	beq	16db0 <snd_pcm_sw_params_set_start_threshold@plt+0x3b70>
   16d78:	bl	12e20 <snd_strerror@plt>
   16d7c:	mov	r3, r4
   16d80:	ldr	r2, [pc, #92]	; 16de4 <snd_pcm_sw_params_set_start_threshold@plt+0x3ba4>
   16d84:	mov	r1, #1
   16d88:	str	r0, [sp]
   16d8c:	mov	r0, #2
   16d90:	bl	12eec <__syslog_chk@plt>
   16d94:	mov	r0, r5
   16d98:	add	sp, sp, #8
   16d9c:	pop	{r4, r5, r6, pc}
   16da0:	mov	r5, r1
   16da4:	mov	r0, r5
   16da8:	add	sp, sp, #8
   16dac:	pop	{r4, r5, r6, pc}
   16db0:	ldr	r3, [pc, #48]	; 16de8 <snd_pcm_sw_params_set_start_threshold@plt+0x3ba8>
   16db4:	ldr	r6, [r3]
   16db8:	bl	12e20 <snd_strerror@plt>
   16dbc:	mov	r3, r4
   16dc0:	ldr	r2, [pc, #28]	; 16de4 <snd_pcm_sw_params_set_start_threshold@plt+0x3ba4>
   16dc4:	mov	r1, #1
   16dc8:	str	r0, [sp]
   16dcc:	mov	r0, r6
   16dd0:	bl	12ff4 <__fprintf_chk@plt>
   16dd4:	mov	r0, r5
   16dd8:	add	sp, sp, #8
   16ddc:	pop	{r4, r5, r6, pc}
   16de0:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   16de4:	ldrdeq	sp, [r1], -r0
   16de8:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   16dec:	push	{r4, r5, r6, r7, r8, lr}
   16df0:	mov	r5, r0
   16df4:	ldr	r4, [sp, #24]
   16df8:	mov	r8, r1
   16dfc:	mov	r0, r4
   16e00:	mov	r7, r2
   16e04:	mov	r6, r3
   16e08:	bl	12bf8 <snd_ctl_elem_value_malloc@plt>
   16e0c:	cmp	r0, #0
   16e10:	bge	16e20 <snd_pcm_sw_params_set_start_threshold@plt+0x3be0>
   16e14:	mov	r3, #0
   16e18:	str	r3, [r4]
   16e1c:	pop	{r4, r5, r6, r7, r8, pc}
   16e20:	mov	r1, #3
   16e24:	ldr	r0, [r4]
   16e28:	bl	12bc8 <snd_ctl_elem_value_set_interface@plt>
   16e2c:	mov	r1, r8
   16e30:	ldr	r0, [r4]
   16e34:	bl	130f0 <snd_ctl_elem_value_set_device@plt>
   16e38:	mov	r1, r7
   16e3c:	ldr	r0, [r4]
   16e40:	bl	12e50 <snd_ctl_elem_value_set_subdevice@plt>
   16e44:	mov	r1, r6
   16e48:	ldr	r0, [r4]
   16e4c:	bl	12f70 <snd_ctl_elem_value_set_name@plt>
   16e50:	ldr	r0, [r5]
   16e54:	ldr	r1, [r4]
   16e58:	bl	130fc <snd_ctl_elem_read@plt>
   16e5c:	cmp	r0, #0
   16e60:	popge	{r4, r5, r6, r7, r8, pc}
   16e64:	ldr	r0, [r4]
   16e68:	bl	13048 <snd_ctl_elem_value_free@plt>
   16e6c:	b	16e14 <snd_pcm_sw_params_set_start_threshold@plt+0x3bd4>
   16e70:	ldr	r1, [r0, #152]	; 0x98
   16e74:	push	{r4, r5, r6, lr}
   16e78:	cmp	r1, #0
   16e7c:	sub	sp, sp, #8
   16e80:	beq	16ee8 <snd_pcm_sw_params_set_start_threshold@plt+0x3ca8>
   16e84:	mov	r4, r0
   16e88:	ldr	r0, [r0, #132]	; 0x84
   16e8c:	bl	130fc <snd_ctl_elem_read@plt>
   16e90:	subs	r5, r0, #0
   16e94:	blt	16eac <snd_pcm_sw_params_set_start_threshold@plt+0x3c6c>
   16e98:	ldr	r0, [r4, #152]	; 0x98
   16e9c:	mov	r1, #0
   16ea0:	add	sp, sp, #8
   16ea4:	pop	{r4, r5, r6, lr}
   16ea8:	b	12cd0 <snd_ctl_elem_value_get_integer@plt>
   16eac:	ldr	r3, [pc, #116]	; 16f28 <snd_pcm_sw_params_set_start_threshold@plt+0x3ce8>
   16eb0:	ldr	r4, [r4, #12]
   16eb4:	ldr	r3, [r3]
   16eb8:	cmp	r3, #0
   16ebc:	beq	16ef8 <snd_pcm_sw_params_set_start_threshold@plt+0x3cb8>
   16ec0:	bl	12e20 <snd_strerror@plt>
   16ec4:	mov	r3, r4
   16ec8:	ldr	r2, [pc, #92]	; 16f2c <snd_pcm_sw_params_set_start_threshold@plt+0x3cec>
   16ecc:	mov	r1, #1
   16ed0:	str	r0, [sp]
   16ed4:	mov	r0, #2
   16ed8:	bl	12eec <__syslog_chk@plt>
   16edc:	mov	r0, r5
   16ee0:	add	sp, sp, #8
   16ee4:	pop	{r4, r5, r6, pc}
   16ee8:	mov	r5, r1
   16eec:	mov	r0, r5
   16ef0:	add	sp, sp, #8
   16ef4:	pop	{r4, r5, r6, pc}
   16ef8:	ldr	r3, [pc, #48]	; 16f30 <snd_pcm_sw_params_set_start_threshold@plt+0x3cf0>
   16efc:	ldr	r6, [r3]
   16f00:	bl	12e20 <snd_strerror@plt>
   16f04:	mov	r3, r4
   16f08:	ldr	r2, [pc, #28]	; 16f2c <snd_pcm_sw_params_set_start_threshold@plt+0x3cec>
   16f0c:	mov	r1, #1
   16f10:	str	r0, [sp]
   16f14:	mov	r0, r6
   16f18:	bl	12ff4 <__fprintf_chk@plt>
   16f1c:	mov	r0, r5
   16f20:	add	sp, sp, #8
   16f24:	pop	{r4, r5, r6, pc}
   16f28:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   16f2c:	andeq	sp, r1, r0, lsl #12
   16f30:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   16f34:	ldr	r1, [r0, #156]	; 0x9c
   16f38:	push	{r4, r5, r6, lr}
   16f3c:	cmp	r1, #0
   16f40:	sub	sp, sp, #8
   16f44:	beq	16fac <snd_pcm_sw_params_set_start_threshold@plt+0x3d6c>
   16f48:	mov	r4, r0
   16f4c:	ldr	r0, [r0, #132]	; 0x84
   16f50:	bl	130fc <snd_ctl_elem_read@plt>
   16f54:	subs	r5, r0, #0
   16f58:	blt	16f70 <snd_pcm_sw_params_set_start_threshold@plt+0x3d30>
   16f5c:	ldr	r0, [r4, #156]	; 0x9c
   16f60:	mov	r1, #0
   16f64:	add	sp, sp, #8
   16f68:	pop	{r4, r5, r6, lr}
   16f6c:	b	12cd0 <snd_ctl_elem_value_get_integer@plt>
   16f70:	ldr	r3, [pc, #116]	; 16fec <snd_pcm_sw_params_set_start_threshold@plt+0x3dac>
   16f74:	ldr	r4, [r4, #12]
   16f78:	ldr	r3, [r3]
   16f7c:	cmp	r3, #0
   16f80:	beq	16fbc <snd_pcm_sw_params_set_start_threshold@plt+0x3d7c>
   16f84:	bl	12e20 <snd_strerror@plt>
   16f88:	mov	r3, r4
   16f8c:	ldr	r2, [pc, #92]	; 16ff0 <snd_pcm_sw_params_set_start_threshold@plt+0x3db0>
   16f90:	mov	r1, #1
   16f94:	str	r0, [sp]
   16f98:	mov	r0, #2
   16f9c:	bl	12eec <__syslog_chk@plt>
   16fa0:	mov	r0, r5
   16fa4:	add	sp, sp, #8
   16fa8:	pop	{r4, r5, r6, pc}
   16fac:	mov	r5, r1
   16fb0:	mov	r0, r5
   16fb4:	add	sp, sp, #8
   16fb8:	pop	{r4, r5, r6, pc}
   16fbc:	ldr	r3, [pc, #48]	; 16ff4 <snd_pcm_sw_params_set_start_threshold@plt+0x3db4>
   16fc0:	ldr	r6, [r3]
   16fc4:	bl	12e20 <snd_strerror@plt>
   16fc8:	mov	r3, r4
   16fcc:	ldr	r2, [pc, #28]	; 16ff0 <snd_pcm_sw_params_set_start_threshold@plt+0x3db0>
   16fd0:	mov	r1, #1
   16fd4:	str	r0, [sp]
   16fd8:	mov	r0, r6
   16fdc:	bl	12ff4 <__fprintf_chk@plt>
   16fe0:	mov	r0, r5
   16fe4:	add	sp, sp, #8
   16fe8:	pop	{r4, r5, r6, pc}
   16fec:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   16ff0:	andeq	sp, r1, ip, lsr #12
   16ff4:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   16ff8:	ldr	r1, [r0, #160]	; 0xa0
   16ffc:	push	{r4, r5, r6, lr}
   17000:	cmp	r1, #0
   17004:	sub	sp, sp, #8
   17008:	beq	17070 <snd_pcm_sw_params_set_start_threshold@plt+0x3e30>
   1700c:	mov	r4, r0
   17010:	ldr	r0, [r0, #132]	; 0x84
   17014:	bl	130fc <snd_ctl_elem_read@plt>
   17018:	subs	r5, r0, #0
   1701c:	blt	17034 <snd_pcm_sw_params_set_start_threshold@plt+0x3df4>
   17020:	ldr	r0, [r4, #160]	; 0xa0
   17024:	mov	r1, #0
   17028:	add	sp, sp, #8
   1702c:	pop	{r4, r5, r6, lr}
   17030:	b	12cd0 <snd_ctl_elem_value_get_integer@plt>
   17034:	ldr	r3, [pc, #116]	; 170b0 <snd_pcm_sw_params_set_start_threshold@plt+0x3e70>
   17038:	ldr	r4, [r4, #12]
   1703c:	ldr	r3, [r3]
   17040:	cmp	r3, #0
   17044:	beq	17080 <snd_pcm_sw_params_set_start_threshold@plt+0x3e40>
   17048:	bl	12e20 <snd_strerror@plt>
   1704c:	mov	r3, r4
   17050:	ldr	r2, [pc, #92]	; 170b4 <snd_pcm_sw_params_set_start_threshold@plt+0x3e74>
   17054:	mov	r1, #1
   17058:	str	r0, [sp]
   1705c:	mov	r0, #2
   17060:	bl	12eec <__syslog_chk@plt>
   17064:	mov	r0, r5
   17068:	add	sp, sp, #8
   1706c:	pop	{r4, r5, r6, pc}
   17070:	mov	r5, r1
   17074:	mov	r0, r5
   17078:	add	sp, sp, #8
   1707c:	pop	{r4, r5, r6, pc}
   17080:	ldr	r3, [pc, #48]	; 170b8 <snd_pcm_sw_params_set_start_threshold@plt+0x3e78>
   17084:	ldr	r6, [r3]
   17088:	bl	12e20 <snd_strerror@plt>
   1708c:	mov	r3, r4
   17090:	ldr	r2, [pc, #28]	; 170b4 <snd_pcm_sw_params_set_start_threshold@plt+0x3e74>
   17094:	mov	r1, #1
   17098:	str	r0, [sp]
   1709c:	mov	r0, r6
   170a0:	bl	12ff4 <__fprintf_chk@plt>
   170a4:	mov	r0, r5
   170a8:	add	sp, sp, #8
   170ac:	pop	{r4, r5, r6, pc}
   170b0:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   170b4:	andeq	sp, r1, r4, asr r6
   170b8:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   170bc:	ldr	r1, [r0]
   170c0:	ldr	r2, [pc, #192]	; 17188 <snd_pcm_sw_params_set_start_threshold@plt+0x3f48>
   170c4:	push	{r4, lr}
   170c8:	mov	r4, r0
   170cc:	ldr	r1, [r1, #8]
   170d0:	ldr	r3, [r0, #12]
   170d4:	cmp	r1, r0
   170d8:	ldr	r2, [r2]
   170dc:	beq	17154 <snd_pcm_sw_params_set_start_threshold@plt+0x3f14>
   170e0:	cmp	r2, #0
   170e4:	bne	1712c <snd_pcm_sw_params_set_start_threshold@plt+0x3eec>
   170e8:	ldr	r1, [pc, #156]	; 1718c <snd_pcm_sw_params_set_start_threshold@plt+0x3f4c>
   170ec:	ldr	r2, [pc, #156]	; 17190 <snd_pcm_sw_params_set_start_threshold@plt+0x3f50>
   170f0:	ldr	r0, [r1]
   170f4:	mov	r1, #1
   170f8:	bl	12ff4 <__fprintf_chk@plt>
   170fc:	ldr	r0, [r4]
   17100:	ldrb	r3, [r0, #128]	; 0x80
   17104:	tst	r3, #1
   17108:	bne	1714c <snd_pcm_sw_params_set_start_threshold@plt+0x3f0c>
   1710c:	ldr	r0, [r4, #20]
   17110:	bl	12b14 <snd_pcm_prepare@plt>
   17114:	cmp	r0, #0
   17118:	movge	r0, #0
   1711c:	ldrbge	r3, [r4, #68]	; 0x44
   17120:	orrge	r3, r3, #4
   17124:	strbge	r3, [r4, #68]	; 0x44
   17128:	pop	{r4, pc}
   1712c:	mov	r0, #7
   17130:	ldr	r2, [pc, #88]	; 17190 <snd_pcm_sw_params_set_start_threshold@plt+0x3f50>
   17134:	mov	r1, #1
   17138:	bl	12eec <__syslog_chk@plt>
   1713c:	ldr	r0, [r4]
   17140:	ldrb	r3, [r0, #128]	; 0x80
   17144:	tst	r3, #1
   17148:	beq	1710c <snd_pcm_sw_params_set_start_threshold@plt+0x3ecc>
   1714c:	bl	16400 <snd_pcm_sw_params_set_start_threshold@plt+0x31c0>
   17150:	b	1710c <snd_pcm_sw_params_set_start_threshold@plt+0x3ecc>
   17154:	cmp	r2, #0
   17158:	beq	17170 <snd_pcm_sw_params_set_start_threshold@plt+0x3f30>
   1715c:	ldr	r2, [pc, #48]	; 17194 <snd_pcm_sw_params_set_start_threshold@plt+0x3f54>
   17160:	mov	r1, #1
   17164:	mov	r0, #7
   17168:	bl	12eec <__syslog_chk@plt>
   1716c:	b	170fc <snd_pcm_sw_params_set_start_threshold@plt+0x3ebc>
   17170:	ldr	r1, [pc, #20]	; 1718c <snd_pcm_sw_params_set_start_threshold@plt+0x3f4c>
   17174:	ldr	r2, [pc, #24]	; 17194 <snd_pcm_sw_params_set_start_threshold@plt+0x3f54>
   17178:	ldr	r0, [r1]
   1717c:	mov	r1, #1
   17180:	bl	12ff4 <__fprintf_chk@plt>
   17184:	b	170fc <snd_pcm_sw_params_set_start_threshold@plt+0x3ebc>
   17188:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   1718c:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   17190:	muleq	r1, r4, r6
   17194:	andeq	sp, r1, r0, lsl #13
   17198:	push	{r4, lr}
   1719c:	mov	r4, r0
   171a0:	b	171a8 <snd_pcm_sw_params_set_start_threshold@plt+0x3f68>
   171a4:	bl	12ca0 <usleep@plt>
   171a8:	ldr	r0, [r4, #20]
   171ac:	bl	12e14 <snd_pcm_resume@plt>
   171b0:	mov	r3, r0
   171b4:	cmn	r3, #11
   171b8:	mov	r0, #1
   171bc:	beq	171a4 <snd_pcm_sw_params_set_start_threshold@plt+0x3f64>
   171c0:	cmp	r3, #0
   171c4:	blt	171d0 <snd_pcm_sw_params_set_start_threshold@plt+0x3f90>
   171c8:	mov	r0, #0
   171cc:	pop	{r4, pc}
   171d0:	mov	r0, r4
   171d4:	pop	{r4, lr}
   171d8:	b	170bc <snd_pcm_sw_params_set_start_threshold@plt+0x3e7c>
   171dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   171e0:	sub	sp, sp, #28
   171e4:	ldr	r9, [pc, #520]	; 173f4 <snd_pcm_sw_params_set_start_threshold@plt+0x41b4>
   171e8:	mov	r4, r0
   171ec:	ldr	r3, [r9]
   171f0:	str	r3, [sp, #20]
   171f4:	b	17210 <snd_pcm_sw_params_set_start_threshold@plt+0x3fd0>
   171f8:	cmn	r0, #86	; 0x56
   171fc:	bne	1724c <snd_pcm_sw_params_set_start_threshold@plt+0x400c>
   17200:	mov	r0, r4
   17204:	bl	17198 <snd_pcm_sw_params_set_start_threshold@plt+0x3f58>
   17208:	subs	r8, r0, #0
   1720c:	blt	17230 <snd_pcm_sw_params_set_start_threshold@plt+0x3ff0>
   17210:	ldr	r0, [r4, #20]
   17214:	bl	12acc <snd_pcm_avail_update@plt>
   17218:	cmn	r0, #32
   1721c:	mov	r5, r0
   17220:	bne	171f8 <snd_pcm_sw_params_set_start_threshold@plt+0x3fb8>
   17224:	mov	r0, r4
   17228:	bl	170bc <snd_pcm_sw_params_set_start_threshold@plt+0x3e7c>
   1722c:	and	r8, r0, r0, asr #31
   17230:	ldr	r2, [sp, #20]
   17234:	ldr	r3, [r9]
   17238:	mov	r0, r8
   1723c:	cmp	r2, r3
   17240:	bne	173f0 <snd_pcm_sw_params_set_start_threshold@plt+0x41b0>
   17244:	add	sp, sp, #28
   17248:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1724c:	cmp	r0, #0
   17250:	ble	173e8 <snd_pcm_sw_params_set_start_threshold@plt+0x41a8>
   17254:	ldr	r2, [r4, #84]	; 0x54
   17258:	cmp	r2, #0
   1725c:	movne	r8, #0
   17260:	bne	172b8 <snd_pcm_sw_params_set_start_threshold@plt+0x4078>
   17264:	b	173e8 <snd_pcm_sw_params_set_start_threshold@plt+0x41a8>
   17268:	ldrb	r3, [r6, #56]	; 0x38
   1726c:	tst	r3, #8
   17270:	beq	172ac <snd_pcm_sw_params_set_start_threshold@plt+0x406c>
   17274:	ldr	r2, [r6, #60]	; 0x3c
   17278:	vldr	d5, [r4, #120]	; 0x78
   1727c:	add	r7, r7, r2
   17280:	ldr	r2, [r6, #12]
   17284:	vmov	s15, r7
   17288:	str	r7, [r6, #60]	; 0x3c
   1728c:	add	r2, r2, r2, lsl #1
   17290:	vcvt.f64.u32	d6, s15
   17294:	vmov	s15, r2
   17298:	vcvt.f64.u32	d7, s15
   1729c:	vmul.f64	d6, d6, d5
   172a0:	vcmpe.f64	d6, d7
   172a4:	vmrs	APSR_nzcv, fpscr
   172a8:	bgt	173c4 <snd_pcm_sw_params_set_start_threshold@plt+0x4184>
   172ac:	ldr	r2, [r4, #84]	; 0x54
   172b0:	cmp	r2, #0
   172b4:	beq	17230 <snd_pcm_sw_params_set_start_threshold@plt+0x3ff0>
   172b8:	ldr	r3, [r4, #80]	; 0x50
   172bc:	ldr	r1, [r4, #88]	; 0x58
   172c0:	add	r0, r3, r2
   172c4:	cmp	r0, r1
   172c8:	ldr	r0, [r4, #64]	; 0x40
   172cc:	subhi	r2, r1, r3
   172d0:	ldr	r1, [r4, #76]	; 0x4c
   172d4:	cmp	r2, r5
   172d8:	movge	r2, r5
   172dc:	mla	r1, r0, r3, r1
   172e0:	ldr	r0, [r4, #20]
   172e4:	bl	12d9c <snd_pcm_writei@plt>
   172e8:	subs	r7, r0, #0
   172ec:	ble	173b0 <snd_pcm_sw_params_set_start_threshold@plt+0x4170>
   172f0:	ldrd	r2, [r4, #104]	; 0x68
   172f4:	ldrd	r0, [r4, #80]	; 0x50
   172f8:	add	r8, r8, r7
   172fc:	adds	sl, r2, r7
   17300:	adc	fp, r3, r7, asr #31
   17304:	sub	r1, r1, r7
   17308:	str	r1, [r4, #84]	; 0x54
   1730c:	strd	sl, [r4, #104]	; 0x68
   17310:	add	r0, r7, r0
   17314:	ldr	r1, [r4, #88]	; 0x58
   17318:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   1731c:	ldr	r6, [r4]
   17320:	ldrb	r3, [r6, #128]	; 0x80
   17324:	tst	r3, #1
   17328:	str	r1, [r4, #80]	; 0x50
   1732c:	beq	17268 <snd_pcm_sw_params_set_start_threshold@plt+0x4028>
   17330:	ldr	r3, [r6, #8]
   17334:	add	r1, sp, #4
   17338:	ldr	r0, [r3, #20]
   1733c:	bl	12d78 <snd_pcm_delay@plt>
   17340:	cmp	r0, #0
   17344:	bge	17350 <snd_pcm_sw_params_set_start_threshold@plt+0x4110>
   17348:	ldr	r6, [r4]
   1734c:	b	17268 <snd_pcm_sw_params_set_start_threshold@plt+0x4028>
   17350:	ldr	r3, [r6, #4]
   17354:	add	r1, sp, #8
   17358:	ldr	r0, [r3, #20]
   1735c:	bl	12d78 <snd_pcm_delay@plt>
   17360:	cmp	r0, #0
   17364:	blt	17348 <snd_pcm_sw_params_set_start_threshold@plt+0x4108>
   17368:	mov	r1, #0
   1736c:	add	r0, sp, #12
   17370:	bl	12d48 <gettimeofday@plt>
   17374:	ldrd	r0, [sp, #12]
   17378:	ldr	r2, [r6, #8]
   1737c:	ldr	r3, [r6, #4]
   17380:	strd	r0, [r6, #132]	; 0x84
   17384:	ldr	r2, [r2, #84]	; 0x54
   17388:	ldr	r3, [r3, #84]	; 0x54
   1738c:	ldr	r1, [sp, #4]
   17390:	str	r2, [r6, #180]	; 0xb4
   17394:	str	r3, [r6, #184]	; 0xb8
   17398:	ldr	r2, [sp, #8]
   1739c:	ldr	r3, [r6, #272]	; 0x110
   173a0:	str	r1, [r6, #172]	; 0xac
   173a4:	str	r2, [r6, #176]	; 0xb0
   173a8:	str	r3, [r6, #188]	; 0xbc
   173ac:	b	17348 <snd_pcm_sw_params_set_start_threshold@plt+0x4108>
   173b0:	cmn	r7, #32
   173b4:	beq	173d4 <snd_pcm_sw_params_set_start_threshold@plt+0x4194>
   173b8:	cmp	r8, #0
   173bc:	moveq	r8, r7
   173c0:	b	17230 <snd_pcm_sw_params_set_start_threshold@plt+0x3ff0>
   173c4:	bic	r3, r3, #10
   173c8:	orr	r3, r3, #2
   173cc:	strb	r3, [r6, #56]	; 0x38
   173d0:	b	17230 <snd_pcm_sw_params_set_start_threshold@plt+0x3ff0>
   173d4:	mov	r0, r4
   173d8:	bl	170bc <snd_pcm_sw_params_set_start_threshold@plt+0x3e7c>
   173dc:	cmp	r0, #0
   173e0:	movlt	r8, r0
   173e4:	b	17230 <snd_pcm_sw_params_set_start_threshold@plt+0x3ff0>
   173e8:	mov	r8, #0
   173ec:	b	17230 <snd_pcm_sw_params_set_start_threshold@plt+0x3ff0>
   173f0:	bl	12fc4 <__stack_chk_fail@plt>
   173f4:	strdeq	lr, [r2], -r8
   173f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   173fc:	mov	r4, r0
   17400:	ldr	r0, [r0, #20]
   17404:	bl	12acc <snd_pcm_avail_update@plt>
   17408:	cmn	r0, #32
   1740c:	beq	17584 <snd_pcm_sw_params_set_start_threshold@plt+0x4344>
   17410:	cmn	r0, #86	; 0x56
   17414:	mov	r6, r0
   17418:	beq	17560 <snd_pcm_sw_params_set_start_threshold@plt+0x4320>
   1741c:	ldrd	r2, [r4, #84]	; 0x54
   17420:	sub	r0, r3, r2
   17424:	cmp	r6, r0
   17428:	bls	1752c <snd_pcm_sw_params_set_start_threshold@plt+0x42ec>
   1742c:	ldr	ip, [r4, #92]	; 0x5c
   17430:	add	r1, r6, r2
   17434:	add	r1, r1, ip
   17438:	mov	r6, r0
   1743c:	sub	r1, r1, r3
   17440:	str	r1, [r4, #92]	; 0x5c
   17444:	cmp	r6, #0
   17448:	ble	17544 <snd_pcm_sw_params_set_start_threshold@plt+0x4304>
   1744c:	ldr	r1, [r4, #80]	; 0x50
   17450:	mov	r5, r2
   17454:	mov	sl, r3
   17458:	mov	r7, #0
   1745c:	b	174c4 <snd_pcm_sw_params_set_start_threshold@plt+0x4284>
   17460:	mov	ip, r0
   17464:	add	r7, r7, r0
   17468:	sub	r6, r6, r0
   1746c:	mov	r8, r0
   17470:	asr	r9, r0, #31
   17474:	ldr	r3, [r4, #100]	; 0x64
   17478:	ldr	r2, [r4, #84]	; 0x54
   1747c:	cmp	r3, r7
   17480:	ldr	r3, [r4, #104]	; 0x68
   17484:	ldr	r1, [r4, #108]	; 0x6c
   17488:	strcc	r7, [r4, #100]	; 0x64
   1748c:	ldr	r0, [r4, #80]	; 0x50
   17490:	adds	r3, r3, r8
   17494:	ldr	sl, [r4, #88]	; 0x58
   17498:	adc	r1, r1, r9
   1749c:	add	r5, ip, r2
   174a0:	str	r1, [r4, #108]	; 0x6c
   174a4:	str	r3, [r4, #104]	; 0x68
   174a8:	str	r5, [r4, #84]	; 0x54
   174ac:	mov	r1, sl
   174b0:	add	r0, ip, r0
   174b4:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   174b8:	cmp	r6, #0
   174bc:	str	r1, [r4, #80]	; 0x50
   174c0:	ble	17548 <snd_pcm_sw_params_set_start_threshold@plt+0x4308>
   174c4:	sub	r2, sl, r5
   174c8:	add	r3, r2, r1
   174cc:	cmp	r3, sl
   174d0:	ldr	r0, [r4, #64]	; 0x40
   174d4:	subhi	r2, sl, r1
   174d8:	ldr	r3, [r4, #76]	; 0x4c
   174dc:	cmp	r2, r6
   174e0:	movge	r2, r6
   174e4:	mla	r1, r0, r1, r3
   174e8:	ldr	r0, [r4, #20]
   174ec:	bl	12e08 <snd_pcm_readi@plt>
   174f0:	cmp	r0, #0
   174f4:	beq	17548 <snd_pcm_sw_params_set_start_threshold@plt+0x4308>
   174f8:	bge	17460 <snd_pcm_sw_params_set_start_threshold@plt+0x4220>
   174fc:	cmn	r0, #32
   17500:	beq	17590 <snd_pcm_sw_params_set_start_threshold@plt+0x4350>
   17504:	cmn	r0, #86	; 0x56
   17508:	bne	17550 <snd_pcm_sw_params_set_start_threshold@plt+0x4310>
   1750c:	mov	r0, r4
   17510:	bl	17198 <snd_pcm_sw_params_set_start_threshold@plt+0x3f58>
   17514:	cmp	r0, #0
   17518:	blt	17550 <snd_pcm_sw_params_set_start_threshold@plt+0x4310>
   1751c:	mov	ip, #0
   17520:	mov	r8, #0
   17524:	mov	r9, #0
   17528:	b	17474 <snd_pcm_sw_params_set_start_threshold@plt+0x4234>
   1752c:	cmp	r6, #0
   17530:	bne	17444 <snd_pcm_sw_params_set_start_threshold@plt+0x4204>
   17534:	ldr	r0, [r4, #20]
   17538:	bl	12c94 <snd_pcm_state@plt>
   1753c:	cmp	r0, #5
   17540:	beq	175a8 <snd_pcm_sw_params_set_start_threshold@plt+0x4368>
   17544:	mov	r7, #0
   17548:	mov	r0, r7
   1754c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17550:	cmp	r7, #0
   17554:	moveq	r7, r0
   17558:	mov	r0, r7
   1755c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17560:	mov	r0, r4
   17564:	bl	17198 <snd_pcm_sw_params_set_start_threshold@plt+0x3f58>
   17568:	subs	r7, r0, #0
   1756c:	blt	17548 <snd_pcm_sw_params_set_start_threshold@plt+0x4308>
   17570:	ldrd	r2, [r4, #84]	; 0x54
   17574:	sub	r0, r3, r2
   17578:	cmn	r0, #87	; 0x57
   1757c:	bls	1742c <snd_pcm_sw_params_set_start_threshold@plt+0x41ec>
   17580:	b	17544 <snd_pcm_sw_params_set_start_threshold@plt+0x4304>
   17584:	mov	r0, r4
   17588:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1758c:	b	170bc <snd_pcm_sw_params_set_start_threshold@plt+0x3e7c>
   17590:	mov	r0, r4
   17594:	bl	170bc <snd_pcm_sw_params_set_start_threshold@plt+0x3e7c>
   17598:	cmp	r7, #0
   1759c:	moveq	r7, r0
   175a0:	mov	r0, r7
   175a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   175a8:	ldr	r2, [r4]
   175ac:	mov	r7, r6
   175b0:	ldrb	r3, [r2, #56]	; 0x38
   175b4:	orr	r3, r3, #2
   175b8:	strb	r3, [r2, #56]	; 0x38
   175bc:	b	17548 <snd_pcm_sw_params_set_start_threshold@plt+0x4308>
   175c0:	push	{r4, r5, r6, r7, r8, fp, lr}
   175c4:	add	fp, sp, #24
   175c8:	ldr	r5, [pc, #544]	; 177f0 <snd_pcm_sw_params_set_start_threshold@plt+0x45b0>
   175cc:	sub	sp, sp, #28
   175d0:	ldrd	r2, [r0, #48]	; 0x30
   175d4:	ldr	r1, [r0, #44]	; 0x2c
   175d8:	add	r3, r3, r2, lsr #1
   175dc:	ldr	r2, [r5]
   175e0:	cmp	r3, r1
   175e4:	str	r2, [fp, #-32]	; 0xffffffe0
   175e8:	bhi	176d0 <snd_pcm_sw_params_set_start_threshold@plt+0x4490>
   175ec:	ldr	r8, [r0, #20]
   175f0:	mov	r4, r0
   175f4:	bl	12b20 <snd_pcm_sw_params_sizeof@plt>
   175f8:	add	r0, r0, #7
   175fc:	bic	r0, r0, #7
   17600:	sub	sp, sp, r0
   17604:	bl	12b20 <snd_pcm_sw_params_sizeof@plt>
   17608:	add	r6, sp, #8
   1760c:	mov	r1, #0
   17610:	mov	r2, r0
   17614:	mov	r0, r6
   17618:	bl	12c28 <memset@plt>
   1761c:	mov	r1, r6
   17620:	mov	r0, r8
   17624:	bl	13210 <snd_pcm_sw_params_current@plt>
   17628:	subs	r7, r0, #0
   1762c:	blt	1769c <snd_pcm_sw_params_set_start_threshold@plt+0x445c>
   17630:	ldr	r2, [r4, #52]	; 0x34
   17634:	mov	r1, r6
   17638:	add	r2, r2, #4
   1763c:	mov	r0, r8
   17640:	bl	12c58 <snd_pcm_sw_params_set_avail_min@plt>
   17644:	subs	r7, r0, #0
   17648:	blt	17768 <snd_pcm_sw_params_set_start_threshold@plt+0x4528>
   1764c:	add	r1, r4, #52	; 0x34
   17650:	mov	r0, r6
   17654:	bl	1318c <snd_pcm_sw_params_get_avail_min@plt>
   17658:	ldr	r3, [pc, #404]	; 177f4 <snd_pcm_sw_params_set_start_threshold@plt+0x45b4>
   1765c:	ldr	r3, [r3]
   17660:	cmp	r3, #6
   17664:	bgt	17718 <snd_pcm_sw_params_set_start_threshold@plt+0x44d8>
   17668:	mov	r1, r6
   1766c:	mov	r0, r8
   17670:	bl	12d60 <snd_pcm_sw_params@plt>
   17674:	subs	r7, r0, #0
   17678:	movge	r7, #0
   1767c:	blt	17734 <snd_pcm_sw_params_set_start_threshold@plt+0x44f4>
   17680:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17684:	ldr	r3, [r5]
   17688:	mov	r0, r7
   1768c:	cmp	r2, r3
   17690:	bne	177ec <snd_pcm_sw_params_set_start_threshold@plt+0x45ac>
   17694:	sub	sp, fp, #24
   17698:	pop	{r4, r5, r6, r7, r8, fp, pc}
   1769c:	ldr	r2, [pc, #340]	; 177f8 <snd_pcm_sw_params_set_start_threshold@plt+0x45b8>
   176a0:	ldr	r4, [r4, #12]
   176a4:	ldr	r2, [r2]
   176a8:	cmp	r2, #0
   176ac:	beq	176f0 <snd_pcm_sw_params_set_start_threshold@plt+0x44b0>
   176b0:	bl	12e20 <snd_strerror@plt>
   176b4:	mov	r3, r4
   176b8:	ldr	r2, [pc, #316]	; 177fc <snd_pcm_sw_params_set_start_threshold@plt+0x45bc>
   176bc:	mov	r1, #1
   176c0:	str	r0, [sp]
   176c4:	mov	r0, #2
   176c8:	bl	12eec <__syslog_chk@plt>
   176cc:	b	17680 <snd_pcm_sw_params_set_start_threshold@plt+0x4440>
   176d0:	ldr	r3, [pc, #296]	; 17800 <snd_pcm_sw_params_set_start_threshold@plt+0x45c0>
   176d4:	mov	r1, #0
   176d8:	sub	r0, fp, #40	; 0x28
   176dc:	str	r1, [fp, #-40]	; 0xffffffd8
   176e0:	mov	r7, r1
   176e4:	str	r3, [fp, #-36]	; 0xffffffdc
   176e8:	bl	13138 <nanosleep@plt>
   176ec:	b	17680 <snd_pcm_sw_params_set_start_threshold@plt+0x4440>
   176f0:	ldr	r3, [pc, #268]	; 17804 <snd_pcm_sw_params_set_start_threshold@plt+0x45c4>
   176f4:	ldr	r6, [r3]
   176f8:	bl	12e20 <snd_strerror@plt>
   176fc:	mov	r3, r4
   17700:	ldr	r2, [pc, #244]	; 177fc <snd_pcm_sw_params_set_start_threshold@plt+0x45bc>
   17704:	mov	r1, #1
   17708:	str	r0, [sp]
   1770c:	mov	r0, r6
   17710:	bl	12ff4 <__fprintf_chk@plt>
   17714:	b	17680 <snd_pcm_sw_params_set_start_threshold@plt+0x4440>
   17718:	ldr	r1, [r4]
   1771c:	ldr	r3, [r4, #52]	; 0x34
   17720:	ldr	r2, [r4, #12]
   17724:	ldr	r0, [r1, #40]	; 0x28
   17728:	ldr	r1, [pc, #216]	; 17808 <snd_pcm_sw_params_set_start_threshold@plt+0x45c8>
   1772c:	bl	129f4 <snd_output_printf@plt>
   17730:	b	17668 <snd_pcm_sw_params_set_start_threshold@plt+0x4428>
   17734:	ldr	r3, [pc, #188]	; 177f8 <snd_pcm_sw_params_set_start_threshold@plt+0x45b8>
   17738:	ldr	r4, [r4, #12]
   1773c:	ldr	r3, [r3]
   17740:	cmp	r3, #0
   17744:	beq	177c4 <snd_pcm_sw_params_set_start_threshold@plt+0x4584>
   17748:	bl	12e20 <snd_strerror@plt>
   1774c:	mov	r3, r4
   17750:	ldr	r2, [pc, #180]	; 1780c <snd_pcm_sw_params_set_start_threshold@plt+0x45cc>
   17754:	mov	r1, #1
   17758:	str	r0, [sp]
   1775c:	mov	r0, #2
   17760:	bl	12eec <__syslog_chk@plt>
   17764:	b	17680 <snd_pcm_sw_params_set_start_threshold@plt+0x4440>
   17768:	ldr	r3, [pc, #136]	; 177f8 <snd_pcm_sw_params_set_start_threshold@plt+0x45b8>
   1776c:	ldr	r4, [r4, #12]
   17770:	ldr	r3, [r3]
   17774:	cmp	r3, #0
   17778:	beq	1779c <snd_pcm_sw_params_set_start_threshold@plt+0x455c>
   1777c:	bl	12e20 <snd_strerror@plt>
   17780:	mov	r3, r4
   17784:	ldr	r2, [pc, #132]	; 17810 <snd_pcm_sw_params_set_start_threshold@plt+0x45d0>
   17788:	mov	r1, #1
   1778c:	str	r0, [sp]
   17790:	mov	r0, #2
   17794:	bl	12eec <__syslog_chk@plt>
   17798:	b	17680 <snd_pcm_sw_params_set_start_threshold@plt+0x4440>
   1779c:	ldr	r3, [pc, #96]	; 17804 <snd_pcm_sw_params_set_start_threshold@plt+0x45c4>
   177a0:	ldr	r6, [r3]
   177a4:	bl	12e20 <snd_strerror@plt>
   177a8:	mov	r3, r4
   177ac:	ldr	r2, [pc, #92]	; 17810 <snd_pcm_sw_params_set_start_threshold@plt+0x45d0>
   177b0:	mov	r1, #1
   177b4:	str	r0, [sp]
   177b8:	mov	r0, r6
   177bc:	bl	12ff4 <__fprintf_chk@plt>
   177c0:	b	17680 <snd_pcm_sw_params_set_start_threshold@plt+0x4440>
   177c4:	ldr	r3, [pc, #56]	; 17804 <snd_pcm_sw_params_set_start_threshold@plt+0x45c4>
   177c8:	ldr	r6, [r3]
   177cc:	bl	12e20 <snd_strerror@plt>
   177d0:	mov	r3, r4
   177d4:	ldr	r2, [pc, #48]	; 1780c <snd_pcm_sw_params_set_start_threshold@plt+0x45cc>
   177d8:	mov	r1, #1
   177dc:	str	r0, [sp]
   177e0:	mov	r0, r6
   177e4:	bl	12ff4 <__fprintf_chk@plt>
   177e8:	b	17680 <snd_pcm_sw_params_set_start_threshold@plt+0x4440>
   177ec:	bl	12fc4 <__stack_chk_fail@plt>
   177f0:	strdeq	lr, [r2], -r8
   177f4:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   177f8:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   177fc:	andeq	sp, r1, ip, lsl r2
   17800:	andeq	r2, r0, r0, lsl r7
   17804:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   17808:	andeq	sp, r1, r4, lsr #13
   1780c:	andeq	sp, r1, ip, asr #5
   17810:	andeq	sp, r1, r8, lsr #5
   17814:	ldr	r2, [r0]
   17818:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1781c:	sub	sp, sp, #36	; 0x24
   17820:	ldr	r7, [pc, #976]	; 17bf8 <snd_pcm_sw_params_set_start_threshold@plt+0x49b8>
   17824:	ldr	r5, [r2, #8]
   17828:	ldr	r6, [pc, #972]	; 17bfc <snd_pcm_sw_params_set_start_threshold@plt+0x49bc>
   1782c:	ldr	r3, [r7]
   17830:	subs	r5, r5, r0
   17834:	mov	r4, r0
   17838:	ldr	r1, [pc, #960]	; 17c00 <snd_pcm_sw_params_set_start_threshold@plt+0x49c0>
   1783c:	ldr	r0, [pc, #960]	; 17c04 <snd_pcm_sw_params_set_start_threshold@plt+0x49c4>
   17840:	movne	r5, #1
   17844:	str	r3, [sp, #28]
   17848:	bl	13234 <pthread_once@plt>
   1784c:	ldr	r3, [r6]
   17850:	tst	r3, #1
   17854:	bne	17acc <snd_pcm_sw_params_set_start_threshold@plt+0x488c>
   17858:	mov	r2, r5
   1785c:	mov	r3, #1
   17860:	ldr	r1, [r4, #4]
   17864:	add	r0, r4, #20
   17868:	bl	12cac <snd_pcm_open@plt>
   1786c:	ldr	r3, [r6]
   17870:	tst	r3, #1
   17874:	mov	r5, r0
   17878:	bne	17ac0 <snd_pcm_sw_params_set_start_threshold@plt+0x4880>
   1787c:	cmp	r5, #0
   17880:	blt	17a88 <snd_pcm_sw_params_set_start_threshold@plt+0x4848>
   17884:	add	r0, sp, #8
   17888:	bl	13168 <snd_pcm_info_malloc@plt>
   1788c:	subs	r5, r0, #0
   17890:	blt	17a6c <snd_pcm_sw_params_set_start_threshold@plt+0x482c>
   17894:	ldr	r1, [sp, #8]
   17898:	ldr	r0, [r4, #20]
   1789c:	bl	130e4 <snd_pcm_info@plt>
   178a0:	subs	r5, r0, #0
   178a4:	ldr	r0, [sp, #8]
   178a8:	blt	17b5c <snd_pcm_sw_params_set_start_threshold@plt+0x491c>
   178ac:	bl	12a90 <snd_pcm_info_get_card@plt>
   178b0:	mov	r8, r0
   178b4:	ldr	r0, [sp, #8]
   178b8:	bl	12f88 <snd_pcm_info_get_device@plt>
   178bc:	mov	r9, r0
   178c0:	ldr	r0, [sp, #8]
   178c4:	bl	12ea4 <snd_pcm_info_get_subdevice@plt>
   178c8:	mov	sl, r0
   178cc:	ldr	r0, [sp, #8]
   178d0:	bl	12cdc <snd_pcm_info_free@plt>
   178d4:	mov	r3, #0
   178d8:	cmp	r8, #0
   178dc:	str	r8, [r4, #16]
   178e0:	str	r3, [r4, #132]	; 0x84
   178e4:	ldr	r5, [r4, #8]
   178e8:	blt	17b04 <snd_pcm_sw_params_set_start_threshold@plt+0x48c4>
   178ec:	cmp	r5, #0
   178f0:	beq	17bc8 <snd_pcm_sw_params_set_start_threshold@plt+0x4988>
   178f4:	ldr	r1, [pc, #772]	; 17c00 <snd_pcm_sw_params_set_start_threshold@plt+0x49c0>
   178f8:	ldr	r0, [pc, #772]	; 17c04 <snd_pcm_sw_params_set_start_threshold@plt+0x49c4>
   178fc:	bl	13234 <pthread_once@plt>
   17900:	ldr	r3, [r6]
   17904:	tst	r3, #1
   17908:	bne	17b70 <snd_pcm_sw_params_set_start_threshold@plt+0x4930>
   1790c:	add	r8, r4, #132	; 0x84
   17910:	mov	r0, r8
   17914:	mov	r2, #1
   17918:	mov	r1, r5
   1791c:	bl	12be0 <snd_ctl_open@plt>
   17920:	ldr	r3, [r6]
   17924:	tst	r3, #1
   17928:	mov	fp, r0
   1792c:	bne	17b64 <snd_pcm_sw_params_set_start_threshold@plt+0x4924>
   17930:	cmp	fp, #0
   17934:	blt	17b10 <snd_pcm_sw_params_set_start_threshold@plt+0x48d0>
   17938:	ldr	r0, [r4, #132]	; 0x84
   1793c:	cmp	r0, #0
   17940:	beq	17a68 <snd_pcm_sw_params_set_start_threshold@plt+0x4828>
   17944:	ldr	r3, [r4]
   17948:	mov	r2, #0
   1794c:	str	r2, [r4, #144]	; 0x90
   17950:	ldr	r2, [r3, #8]
   17954:	cmp	r4, r2
   17958:	beq	17b7c <snd_pcm_sw_params_set_start_threshold@plt+0x493c>
   1795c:	add	r3, r4, #140	; 0x8c
   17960:	str	r3, [sp]
   17964:	mov	r2, sl
   17968:	ldr	r3, [pc, #664]	; 17c08 <snd_pcm_sw_params_set_start_threshold@plt+0x49c8>
   1796c:	mov	r1, r9
   17970:	mov	r0, r8
   17974:	bl	16dec <snd_pcm_sw_params_set_start_threshold@plt+0x3bac>
   17978:	add	r3, r4, #144	; 0x90
   1797c:	mov	r2, sl
   17980:	mov	r1, r9
   17984:	str	r3, [sp]
   17988:	mov	r0, r8
   1798c:	ldr	r3, [pc, #632]	; 17c0c <snd_pcm_sw_params_set_start_threshold@plt+0x49cc>
   17990:	bl	16dec <snd_pcm_sw_params_set_start_threshold@plt+0x3bac>
   17994:	vldr	d0, [pc, #596]	; 17bf0 <snd_pcm_sw_params_set_start_threshold@plt+0x49b0>
   17998:	mov	r0, r4
   1799c:	bl	15230 <snd_pcm_sw_params_set_start_threshold@plt+0x1ff0>
   179a0:	add	r3, r4, #148	; 0x94
   179a4:	str	r3, [sp]
   179a8:	mov	r2, sl
   179ac:	ldr	r3, [pc, #604]	; 17c10 <snd_pcm_sw_params_set_start_threshold@plt+0x49d0>
   179b0:	mov	r1, r9
   179b4:	mov	r0, r8
   179b8:	bl	16dec <snd_pcm_sw_params_set_start_threshold@plt+0x3bac>
   179bc:	add	r3, r4, #152	; 0x98
   179c0:	str	r3, [sp]
   179c4:	mov	r2, sl
   179c8:	ldr	r3, [pc, #580]	; 17c14 <snd_pcm_sw_params_set_start_threshold@plt+0x49d4>
   179cc:	mov	r1, r9
   179d0:	mov	r0, r8
   179d4:	bl	16dec <snd_pcm_sw_params_set_start_threshold@plt+0x3bac>
   179d8:	add	r3, r4, #156	; 0x9c
   179dc:	str	r3, [sp]
   179e0:	mov	r2, sl
   179e4:	ldr	r3, [pc, #556]	; 17c18 <snd_pcm_sw_params_set_start_threshold@plt+0x49d8>
   179e8:	mov	r1, r9
   179ec:	mov	r0, r8
   179f0:	bl	16dec <snd_pcm_sw_params_set_start_threshold@plt+0x3bac>
   179f4:	add	r3, r4, #160	; 0xa0
   179f8:	str	r3, [sp]
   179fc:	mov	r2, sl
   17a00:	ldr	r3, [pc, #532]	; 17c1c <snd_pcm_sw_params_set_start_threshold@plt+0x49dc>
   17a04:	mov	r1, r9
   17a08:	mov	r0, r8
   17a0c:	bl	16dec <snd_pcm_sw_params_set_start_threshold@plt+0x3bac>
   17a10:	ldr	r3, [r4, #148]	; 0x94
   17a14:	cmp	r3, #0
   17a18:	beq	17bb4 <snd_pcm_sw_params_set_start_threshold@plt+0x4974>
   17a1c:	ldr	r3, [r4, #152]	; 0x98
   17a20:	cmp	r3, #0
   17a24:	beq	17bb4 <snd_pcm_sw_params_set_start_threshold@plt+0x4974>
   17a28:	ldr	r3, [r4, #156]	; 0x9c
   17a2c:	cmp	r3, #0
   17a30:	beq	17bb4 <snd_pcm_sw_params_set_start_threshold@plt+0x4974>
   17a34:	ldr	r3, [r4, #160]	; 0xa0
   17a38:	cmp	r3, #0
   17a3c:	beq	17bb4 <snd_pcm_sw_params_set_start_threshold@plt+0x4974>
   17a40:	ldr	r0, [r4, #132]	; 0x84
   17a44:	bl	12a6c <snd_ctl_poll_descriptors_count@plt>
   17a48:	mov	r1, #1
   17a4c:	bic	r3, r0, r0, asr #31
   17a50:	ldr	r0, [r4, #132]	; 0x84
   17a54:	str	r3, [r4, #136]	; 0x88
   17a58:	bl	12d24 <snd_ctl_subscribe_events@plt>
   17a5c:	cmp	r0, #0
   17a60:	movlt	r3, #0
   17a64:	strlt	r3, [r4, #136]	; 0x88
   17a68:	mov	r5, #0
   17a6c:	ldr	r2, [sp, #28]
   17a70:	ldr	r3, [r7]
   17a74:	mov	r0, r5
   17a78:	cmp	r2, r3
   17a7c:	bne	17be8 <snd_pcm_sw_params_set_start_threshold@plt+0x49a8>
   17a80:	add	sp, sp, #36	; 0x24
   17a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a88:	ldr	r3, [pc, #400]	; 17c20 <snd_pcm_sw_params_set_start_threshold@plt+0x49e0>
   17a8c:	ldr	r4, [r4, #12]
   17a90:	ldr	r3, [r3]
   17a94:	cmp	r3, #0
   17a98:	beq	17ad8 <snd_pcm_sw_params_set_start_threshold@plt+0x4898>
   17a9c:	mov	r0, r5
   17aa0:	bl	12e20 <snd_strerror@plt>
   17aa4:	mov	r3, r4
   17aa8:	ldr	r2, [pc, #372]	; 17c24 <snd_pcm_sw_params_set_start_threshold@plt+0x49e4>
   17aac:	mov	r1, #1
   17ab0:	str	r0, [sp]
   17ab4:	mov	r0, #2
   17ab8:	bl	12eec <__syslog_chk@plt>
   17abc:	b	17a6c <snd_pcm_sw_params_set_start_threshold@plt+0x482c>
   17ac0:	ldr	r0, [pc, #352]	; 17c28 <snd_pcm_sw_params_set_start_threshold@plt+0x49e8>
   17ac4:	bl	12d6c <pthread_mutex_unlock@plt>
   17ac8:	b	1787c <snd_pcm_sw_params_set_start_threshold@plt+0x463c>
   17acc:	ldr	r0, [pc, #340]	; 17c28 <snd_pcm_sw_params_set_start_threshold@plt+0x49e8>
   17ad0:	bl	12dcc <pthread_mutex_lock@plt>
   17ad4:	b	17858 <snd_pcm_sw_params_set_start_threshold@plt+0x4618>
   17ad8:	ldr	r3, [pc, #332]	; 17c2c <snd_pcm_sw_params_set_start_threshold@plt+0x49ec>
   17adc:	mov	r0, r5
   17ae0:	ldr	r6, [r3]
   17ae4:	bl	12e20 <snd_strerror@plt>
   17ae8:	mov	r3, r4
   17aec:	ldr	r2, [pc, #304]	; 17c24 <snd_pcm_sw_params_set_start_threshold@plt+0x49e4>
   17af0:	mov	r1, #1
   17af4:	str	r0, [sp]
   17af8:	mov	r0, r6
   17afc:	bl	12ff4 <__fprintf_chk@plt>
   17b00:	b	17a6c <snd_pcm_sw_params_set_start_threshold@plt+0x482c>
   17b04:	cmp	r5, r3
   17b08:	bne	178f4 <snd_pcm_sw_params_set_start_threshold@plt+0x46b4>
   17b0c:	b	17a6c <snd_pcm_sw_params_set_start_threshold@plt+0x482c>
   17b10:	ldr	r3, [pc, #264]	; 17c20 <snd_pcm_sw_params_set_start_threshold@plt+0x49e0>
   17b14:	ldr	r6, [r4, #12]
   17b18:	ldr	r3, [r3]
   17b1c:	cmp	r3, #0
   17b20:	bne	17b8c <snd_pcm_sw_params_set_start_threshold@plt+0x494c>
   17b24:	ldr	r3, [pc, #256]	; 17c2c <snd_pcm_sw_params_set_start_threshold@plt+0x49ec>
   17b28:	mov	r0, fp
   17b2c:	ldr	r8, [r3]
   17b30:	bl	12e20 <snd_strerror@plt>
   17b34:	str	r5, [sp]
   17b38:	mov	r3, r6
   17b3c:	ldr	r2, [pc, #236]	; 17c30 <snd_pcm_sw_params_set_start_threshold@plt+0x49f0>
   17b40:	mov	r1, #1
   17b44:	str	r0, [sp, #4]
   17b48:	mov	r0, r8
   17b4c:	bl	12ff4 <__fprintf_chk@plt>
   17b50:	mov	r3, #0
   17b54:	str	r3, [r4, #132]	; 0x84
   17b58:	b	17a68 <snd_pcm_sw_params_set_start_threshold@plt+0x4828>
   17b5c:	bl	12cdc <snd_pcm_info_free@plt>
   17b60:	b	17a6c <snd_pcm_sw_params_set_start_threshold@plt+0x482c>
   17b64:	ldr	r0, [pc, #188]	; 17c28 <snd_pcm_sw_params_set_start_threshold@plt+0x49e8>
   17b68:	bl	12d6c <pthread_mutex_unlock@plt>
   17b6c:	b	17930 <snd_pcm_sw_params_set_start_threshold@plt+0x46f0>
   17b70:	ldr	r0, [pc, #176]	; 17c28 <snd_pcm_sw_params_set_start_threshold@plt+0x49e8>
   17b74:	bl	12dcc <pthread_mutex_lock@plt>
   17b78:	b	1790c <snd_pcm_sw_params_set_start_threshold@plt+0x46cc>
   17b7c:	ldr	r3, [r3, #208]	; 0xd0
   17b80:	cmp	r3, #0
   17b84:	bne	17a44 <snd_pcm_sw_params_set_start_threshold@plt+0x4804>
   17b88:	b	17a68 <snd_pcm_sw_params_set_start_threshold@plt+0x4828>
   17b8c:	mov	r0, fp
   17b90:	bl	12e20 <snd_strerror@plt>
   17b94:	str	r5, [sp]
   17b98:	mov	r3, r6
   17b9c:	ldr	r2, [pc, #140]	; 17c30 <snd_pcm_sw_params_set_start_threshold@plt+0x49f0>
   17ba0:	mov	r1, #1
   17ba4:	str	r0, [sp, #4]
   17ba8:	mov	r0, #2
   17bac:	bl	12eec <__syslog_chk@plt>
   17bb0:	b	17b50 <snd_pcm_sw_params_set_start_threshold@plt+0x4910>
   17bb4:	ldr	r3, [r4]
   17bb8:	ldr	r3, [r3, #208]	; 0xd0
   17bbc:	cmp	r3, #0
   17bc0:	bne	17a40 <snd_pcm_sw_params_set_start_threshold@plt+0x4800>
   17bc4:	b	17a68 <snd_pcm_sw_params_set_start_threshold@plt+0x4828>
   17bc8:	str	r8, [sp]
   17bcc:	add	r0, sp, #12
   17bd0:	ldr	r3, [pc, #92]	; 17c34 <snd_pcm_sw_params_set_start_threshold@plt+0x49f4>
   17bd4:	mov	r2, #16
   17bd8:	mov	r1, #1
   17bdc:	bl	13114 <__sprintf_chk@plt>
   17be0:	add	r5, sp, #12
   17be4:	b	178f4 <snd_pcm_sw_params_set_start_threshold@plt+0x46b4>
   17be8:	bl	12fc4 <__stack_chk_fail@plt>
   17bec:	nop			; (mov r0, r0)
   17bf0:	andeq	r0, r0, r0
   17bf4:	svccc	0x00f00000	; IMB
   17bf8:	strdeq	lr, [r2], -r8
   17bfc:	andeq	pc, r2, ip, asr #32
   17c00:	strdeq	r5, [r1], -ip
   17c04:	andeq	pc, r2, r4, ror r0	; <UNPREDICTABLE>
   17c08:	strdeq	sp, [r1], -r8
   17c0c:	andeq	sp, r1, r4, lsl #14
   17c10:	andeq	sp, r1, ip, lsl r7
   17c14:	andeq	sp, r1, r0, lsr r7
   17c18:	andeq	sp, r1, r4, asr #14
   17c1c:	andeq	sp, r1, r4, asr r7
   17c20:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   17c24:	andeq	sp, r1, r0, asr #13
   17c28:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   17c2c:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   17c30:	ldrdeq	sp, [r1], -ip
   17c34:	ldrdeq	sp, [r1], -r4
   17c38:	push	{r4, r5, lr}
   17c3c:	vpush	{d8}
   17c40:	ldr	r3, [r0, #64]	; 0x40
   17c44:	mov	r4, r0
   17c48:	cmp	r3, #4
   17c4c:	sub	sp, sp, #20
   17c50:	vldr	d8, [r0, #80]	; 0x50
   17c54:	beq	17c84 <snd_pcm_sw_params_set_start_threshold@plt+0x4a44>
   17c58:	cmp	r3, #2
   17c5c:	beq	17d6c <snd_pcm_sw_params_set_start_threshold@plt+0x4b2c>
   17c60:	cmp	r3, #3
   17c64:	beq	17d08 <snd_pcm_sw_params_set_start_threshold@plt+0x4ac8>
   17c68:	ldr	r3, [pc, #360]	; 17dd8 <snd_pcm_sw_params_set_start_threshold@plt+0x4b98>
   17c6c:	ldr	r3, [r3]
   17c70:	cmp	r3, #0
   17c74:	bne	17cd8 <snd_pcm_sw_params_set_start_threshold@plt+0x4a98>
   17c78:	add	sp, sp, #20
   17c7c:	vpop	{d8}
   17c80:	pop	{r4, r5, pc}
   17c84:	ldr	r2, [r0, #8]
   17c88:	ldr	r3, [r0, #4]
   17c8c:	vldr	d5, [pc, #316]	; 17dd0 <snd_pcm_sw_params_set_start_threshold@plt+0x4b90>
   17c90:	vldr	d7, [r2, #120]	; 0x78
   17c94:	vldr	d6, [r3, #120]	; 0x78
   17c98:	ldr	r5, [pc, #312]	; 17dd8 <snd_pcm_sw_params_set_start_threshold@plt+0x4b98>
   17c9c:	vmul.f64	d7, d8, d7
   17ca0:	ldr	r3, [r5]
   17ca4:	cmp	r3, #2
   17ca8:	vmul.f64	d7, d7, d6
   17cac:	vdiv.f64	d6, d5, d7
   17cb0:	vstr	d6, [r0, #264]	; 0x108
   17cb4:	ble	17c70 <snd_pcm_sw_params_set_start_threshold@plt+0x4a30>
   17cb8:	vstr	d6, [sp]
   17cbc:	ldr	r1, [pc, #280]	; 17ddc <snd_pcm_sw_params_set_start_threshold@plt+0x4b9c>
   17cc0:	ldr	r2, [r0]
   17cc4:	ldr	r0, [r0, #40]	; 0x28
   17cc8:	bl	129f4 <snd_output_printf@plt>
   17ccc:	ldr	r3, [r5]
   17cd0:	cmp	r3, #0
   17cd4:	beq	17c78 <snd_pcm_sw_params_set_start_threshold@plt+0x4a38>
   17cd8:	ldr	r2, [r4, #104]	; 0x68
   17cdc:	ldr	r3, [r4, #100]	; 0x64
   17ce0:	vstr	d8, [sp]
   17ce4:	str	r2, [sp, #12]
   17ce8:	str	r3, [sp, #8]
   17cec:	ldr	r1, [pc, #236]	; 17de0 <snd_pcm_sw_params_set_start_threshold@plt+0x4ba0>
   17cf0:	ldr	r2, [r4]
   17cf4:	ldr	r0, [r4, #40]	; 0x28
   17cf8:	bl	129f4 <snd_output_printf@plt>
   17cfc:	add	sp, sp, #20
   17d00:	vpop	{d8}
   17d04:	pop	{r4, r5, pc}
   17d08:	vmov.f64	d0, d8
   17d0c:	ldr	r0, [r0, #8]
   17d10:	bl	15230 <snd_pcm_sw_params_set_start_threshold@plt+0x1ff0>
   17d14:	ldrb	r3, [r4, #216]	; 0xd8
   17d18:	tst	r3, #1
   17d1c:	beq	17c68 <snd_pcm_sw_params_set_start_threshold@plt+0x4a28>
   17d20:	ldr	r3, [r4, #4]
   17d24:	ldr	r2, [r4, #8]
   17d28:	vldr	d5, [pc, #160]	; 17dd0 <snd_pcm_sw_params_set_start_threshold@plt+0x4b90>
   17d2c:	vldr	d6, [r3, #120]	; 0x78
   17d30:	vldr	d7, [r2, #120]	; 0x78
   17d34:	ldr	r5, [pc, #156]	; 17dd8 <snd_pcm_sw_params_set_start_threshold@plt+0x4b98>
   17d38:	vmul.f64	d7, d7, d6
   17d3c:	ldr	r3, [r5]
   17d40:	cmp	r3, #2
   17d44:	vdiv.f64	d6, d5, d7
   17d48:	vstr	d6, [r4, #264]	; 0x108
   17d4c:	ble	17c70 <snd_pcm_sw_params_set_start_threshold@plt+0x4a30>
   17d50:	vstr	d6, [sp]
   17d54:	ldr	r1, [pc, #136]	; 17de4 <snd_pcm_sw_params_set_start_threshold@plt+0x4ba4>
   17d58:	ldr	r2, [r4]
   17d5c:	ldr	r0, [r4, #40]	; 0x28
   17d60:	bl	129f4 <snd_output_printf@plt>
   17d64:	ldr	r3, [r5]
   17d68:	b	17c70 <snd_pcm_sw_params_set_start_threshold@plt+0x4a30>
   17d6c:	vmov.f64	d0, d8
   17d70:	ldr	r0, [r0, #4]
   17d74:	bl	15230 <snd_pcm_sw_params_set_start_threshold@plt+0x1ff0>
   17d78:	ldrb	r3, [r4, #216]	; 0xd8
   17d7c:	tst	r3, #1
   17d80:	beq	17c68 <snd_pcm_sw_params_set_start_threshold@plt+0x4a28>
   17d84:	ldr	r3, [r4, #4]
   17d88:	ldr	r2, [r4, #8]
   17d8c:	vldr	d5, [pc, #60]	; 17dd0 <snd_pcm_sw_params_set_start_threshold@plt+0x4b90>
   17d90:	vldr	d6, [r3, #120]	; 0x78
   17d94:	vldr	d7, [r2, #120]	; 0x78
   17d98:	ldr	r5, [pc, #56]	; 17dd8 <snd_pcm_sw_params_set_start_threshold@plt+0x4b98>
   17d9c:	vmul.f64	d7, d7, d6
   17da0:	ldr	r3, [r5]
   17da4:	cmp	r3, #2
   17da8:	vdiv.f64	d6, d5, d7
   17dac:	vstr	d6, [r4, #264]	; 0x108
   17db0:	ble	17c70 <snd_pcm_sw_params_set_start_threshold@plt+0x4a30>
   17db4:	vstr	d6, [sp]
   17db8:	ldr	r1, [pc, #40]	; 17de8 <snd_pcm_sw_params_set_start_threshold@plt+0x4ba8>
   17dbc:	ldr	r2, [r4]
   17dc0:	ldr	r0, [r4, #40]	; 0x28
   17dc4:	bl	129f4 <snd_output_printf@plt>
   17dc8:	ldr	r3, [r5]
   17dcc:	b	17c70 <snd_pcm_sw_params_set_start_threshold@plt+0x4a30>
   17dd0:	andeq	r0, r0, r0
   17dd4:	svccc	0x00f00000	; IMB
   17dd8:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   17ddc:	andeq	sp, r1, r8, ror #14
   17de0:	andeq	sp, r1, r0, ror #15
   17de4:			; <UNDEFINED> instruction: 0x0001d7b8
   17de8:	muleq	r1, r0, r7
   17dec:	push	{r4, lr}
   17df0:	mov	r4, r0
   17df4:	bl	1b638 <snd_pcm_sw_params_set_start_threshold@plt+0x83f8>
   17df8:	ldr	r0, [r4, #8]
   17dfc:	bl	1535c <snd_pcm_sw_params_set_start_threshold@plt+0x211c>
   17e00:	ldr	r0, [r4, #4]
   17e04:	bl	1535c <snd_pcm_sw_params_set_start_threshold@plt+0x211c>
   17e08:	mov	r0, r4
   17e0c:	bl	153c8 <snd_pcm_sw_params_set_start_threshold@plt+0x2188>
   17e10:	ldr	r0, [r4]
   17e14:	bl	12ce8 <free@plt>
   17e18:	mov	r0, #0
   17e1c:	str	r0, [r4]
   17e20:	pop	{r4, pc}
   17e24:	push	{r4, r5, r6, r7, r8, lr}
   17e28:	sub	sp, sp, #152	; 0x98
   17e2c:	ldr	r6, [pc, #720]	; 18104 <snd_pcm_sw_params_set_start_threshold@plt+0x4ec4>
   17e30:	mov	r4, r0
   17e34:	ldr	r0, [r0, #8]
   17e38:	ldr	r3, [r6]
   17e3c:	str	r3, [sp, #148]	; 0x94
   17e40:	bl	17814 <snd_pcm_sw_params_set_start_threshold@plt+0x45d4>
   17e44:	subs	r5, r0, #0
   17e48:	blt	17fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x4d60>
   17e4c:	ldr	r0, [r4, #4]
   17e50:	bl	17814 <snd_pcm_sw_params_set_start_threshold@plt+0x45d4>
   17e54:	subs	r5, r0, #0
   17e58:	blt	17fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x4d60>
   17e5c:	ldmib	r4, {r1, r3}
   17e60:	ldr	r2, [pc, #672]	; 18108 <snd_pcm_sw_params_set_start_threshold@plt+0x4ec8>
   17e64:	add	r0, sp, #20
   17e68:	ldr	r1, [r1, #12]
   17e6c:	str	r1, [sp, #8]
   17e70:	ldr	r1, [r3, #12]
   17e74:	mov	r3, #128	; 0x80
   17e78:	str	r1, [sp, #4]
   17e7c:	str	r2, [sp]
   17e80:	mov	r1, r3
   17e84:	mov	r2, #1
   17e88:	bl	12ec8 <__snprintf_chk@plt>
   17e8c:	mov	r3, #0
   17e90:	add	r0, sp, #20
   17e94:	strb	r3, [sp, #147]	; 0x93
   17e98:	bl	12fac <strdup@plt>
   17e9c:	ldr	r3, [r4, #64]	; 0x40
   17ea0:	cmp	r3, #5
   17ea4:	str	r0, [r4]
   17ea8:	beq	17fdc <snd_pcm_sw_params_set_start_threshold@plt+0x4d9c>
   17eac:	ldr	r2, [r4, #68]	; 0x44
   17eb0:	cmp	r2, #0
   17eb4:	bne	17f04 <snd_pcm_sw_params_set_start_threshold@plt+0x4cc4>
   17eb8:	ldr	r7, [r4, #4]
   17ebc:	ldr	r3, [r7, #140]	; 0x8c
   17ec0:	cmp	r3, #0
   17ec4:	beq	17fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x4d84>
   17ec8:	ldr	r2, [r7, #148]	; 0x94
   17ecc:	cmp	r2, #0
   17ed0:	beq	17fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x4d84>
   17ed4:	ldr	r2, [r7, #152]	; 0x98
   17ed8:	cmp	r2, #0
   17edc:	beq	17fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x4d84>
   17ee0:	ldr	r2, [r7, #156]	; 0x9c
   17ee4:	cmp	r2, #0
   17ee8:	beq	17fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x4d84>
   17eec:	ldr	r2, [r7, #160]	; 0xa0
   17ef0:	cmp	r2, #0
   17ef4:	beq	17fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x4d84>
   17ef8:	mov	r2, #1
   17efc:	str	r2, [r4, #68]	; 0x44
   17f00:	b	17f1c <snd_pcm_sw_params_set_start_threshold@plt+0x4cdc>
   17f04:	cmp	r2, #1
   17f08:	bne	17fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x4d84>
   17f0c:	ldr	r7, [r4, #4]
   17f10:	ldr	r3, [r7, #140]	; 0x8c
   17f14:	cmp	r3, #0
   17f18:	beq	17f78 <snd_pcm_sw_params_set_start_threshold@plt+0x4d38>
   17f1c:	mov	r0, r3
   17f20:	mov	r2, #1
   17f24:	mov	r1, #0
   17f28:	bl	131c8 <snd_ctl_elem_value_set_boolean@plt>
   17f2c:	ldr	r1, [r7, #140]	; 0x8c
   17f30:	ldr	r0, [r7, #132]	; 0x84
   17f34:	bl	1315c <snd_ctl_elem_write@plt>
   17f38:	subs	r5, r0, #0
   17f3c:	blt	18028 <snd_pcm_sw_params_set_start_threshold@plt+0x4de8>
   17f40:	ldr	r1, [r7, #140]	; 0x8c
   17f44:	ldr	r0, [r7, #132]	; 0x84
   17f48:	bl	130fc <snd_ctl_elem_read@plt>
   17f4c:	subs	r5, r0, #0
   17f50:	blt	180a4 <snd_pcm_sw_params_set_start_threshold@plt+0x4e64>
   17f54:	ldr	r3, [r4, #4]
   17f58:	ldr	r0, [r3, #140]	; 0x8c
   17f5c:	cmp	r0, #0
   17f60:	beq	17f74 <snd_pcm_sw_params_set_start_threshold@plt+0x4d34>
   17f64:	mov	r1, #0
   17f68:	bl	12a9c <snd_ctl_elem_value_get_boolean@plt>
   17f6c:	cmp	r0, #0
   17f70:	bne	17fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x4d84>
   17f74:	ldr	r0, [r4]
   17f78:	ldr	r3, [pc, #396]	; 1810c <snd_pcm_sw_params_set_start_threshold@plt+0x4ecc>
   17f7c:	ldr	r3, [r3]
   17f80:	cmp	r3, #0
   17f84:	beq	1805c <snd_pcm_sw_params_set_start_threshold@plt+0x4e1c>
   17f88:	mov	r3, r0
   17f8c:	ldr	r2, [pc, #380]	; 18110 <snd_pcm_sw_params_set_start_threshold@plt+0x4ed0>
   17f90:	mov	r1, #1
   17f94:	mov	r0, #2
   17f98:	bl	12eec <__syslog_chk@plt>
   17f9c:	mvn	r5, #21
   17fa0:	mov	r0, r4
   17fa4:	bl	17dec <snd_pcm_sw_params_set_start_threshold@plt+0x4bac>
   17fa8:	ldr	r2, [sp, #148]	; 0x94
   17fac:	ldr	r3, [r6]
   17fb0:	mov	r0, r5
   17fb4:	cmp	r2, r3
   17fb8:	bne	18100 <snd_pcm_sw_params_set_start_threshold@plt+0x4ec0>
   17fbc:	add	sp, sp, #152	; 0x98
   17fc0:	pop	{r4, r5, r6, r7, r8, pc}
   17fc4:	mov	r0, r4
   17fc8:	bl	1ae68 <snd_pcm_sw_params_set_start_threshold@plt+0x7c28>
   17fcc:	subs	r5, r0, #0
   17fd0:	movge	r5, #0
   17fd4:	bge	17fa8 <snd_pcm_sw_params_set_start_threshold@plt+0x4d68>
   17fd8:	b	17fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x4d60>
   17fdc:	ldr	r3, [r4, #4]
   17fe0:	ldr	r3, [r3, #144]	; 0x90
   17fe4:	cmp	r3, #0
   17fe8:	movne	r3, #2
   17fec:	strne	r3, [r4, #64]	; 0x40
   17ff0:	bne	17eac <snd_pcm_sw_params_set_start_threshold@plt+0x4c6c>
   17ff4:	ldr	r3, [r4, #8]
   17ff8:	ldr	r3, [r3, #144]	; 0x90
   17ffc:	cmp	r3, #0
   18000:	movne	r3, #3
   18004:	strne	r3, [r4, #64]	; 0x40
   18008:	bne	17eac <snd_pcm_sw_params_set_start_threshold@plt+0x4c6c>
   1800c:	ldrb	r3, [r4, #216]	; 0xd8
   18010:	tst	r3, #2
   18014:	movne	r3, #4
   18018:	strne	r3, [r4, #64]	; 0x40
   1801c:	moveq	r3, #1
   18020:	streq	r3, [r4, #64]	; 0x40
   18024:	b	17eac <snd_pcm_sw_params_set_start_threshold@plt+0x4c6c>
   18028:	ldr	r2, [pc, #220]	; 1810c <snd_pcm_sw_params_set_start_threshold@plt+0x4ecc>
   1802c:	ldr	r7, [r7, #12]
   18030:	ldr	r2, [r2]
   18034:	cmp	r2, #0
   18038:	beq	1807c <snd_pcm_sw_params_set_start_threshold@plt+0x4e3c>
   1803c:	bl	12e20 <snd_strerror@plt>
   18040:	mov	r3, r7
   18044:	ldr	r2, [pc, #200]	; 18114 <snd_pcm_sw_params_set_start_threshold@plt+0x4ed4>
   18048:	mov	r1, #1
   1804c:	str	r0, [sp]
   18050:	mov	r0, #2
   18054:	bl	12eec <__syslog_chk@plt>
   18058:	b	17fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x4d60>
   1805c:	ldr	r1, [pc, #180]	; 18118 <snd_pcm_sw_params_set_start_threshold@plt+0x4ed8>
   18060:	mov	r3, r0
   18064:	ldr	r2, [pc, #164]	; 18110 <snd_pcm_sw_params_set_start_threshold@plt+0x4ed0>
   18068:	ldr	r0, [r1]
   1806c:	mov	r1, #1
   18070:	bl	12ff4 <__fprintf_chk@plt>
   18074:	mvn	r5, #21
   18078:	b	17fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x4d60>
   1807c:	ldr	r3, [pc, #148]	; 18118 <snd_pcm_sw_params_set_start_threshold@plt+0x4ed8>
   18080:	ldr	r8, [r3]
   18084:	bl	12e20 <snd_strerror@plt>
   18088:	mov	r3, r7
   1808c:	ldr	r2, [pc, #128]	; 18114 <snd_pcm_sw_params_set_start_threshold@plt+0x4ed4>
   18090:	mov	r1, #1
   18094:	str	r0, [sp]
   18098:	mov	r0, r8
   1809c:	bl	12ff4 <__fprintf_chk@plt>
   180a0:	b	17fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x4d60>
   180a4:	ldr	r3, [pc, #96]	; 1810c <snd_pcm_sw_params_set_start_threshold@plt+0x4ecc>
   180a8:	ldr	r7, [r7, #12]
   180ac:	ldr	r3, [r3]
   180b0:	cmp	r3, #0
   180b4:	beq	180d8 <snd_pcm_sw_params_set_start_threshold@plt+0x4e98>
   180b8:	bl	12e20 <snd_strerror@plt>
   180bc:	mov	r3, r7
   180c0:	ldr	r2, [pc, #84]	; 1811c <snd_pcm_sw_params_set_start_threshold@plt+0x4edc>
   180c4:	mov	r1, #1
   180c8:	str	r0, [sp]
   180cc:	mov	r0, #2
   180d0:	bl	12eec <__syslog_chk@plt>
   180d4:	b	17fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x4d60>
   180d8:	ldr	r3, [pc, #56]	; 18118 <snd_pcm_sw_params_set_start_threshold@plt+0x4ed8>
   180dc:	ldr	r8, [r3]
   180e0:	bl	12e20 <snd_strerror@plt>
   180e4:	mov	r3, r7
   180e8:	ldr	r2, [pc, #44]	; 1811c <snd_pcm_sw_params_set_start_threshold@plt+0x4edc>
   180ec:	mov	r1, #1
   180f0:	str	r0, [sp]
   180f4:	mov	r0, r8
   180f8:	bl	12ff4 <__fprintf_chk@plt>
   180fc:	b	17fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x4d60>
   18100:	bl	12fc4 <__stack_chk_fail@plt>
   18104:	strdeq	lr, [r2], -r8
   18108:	andeq	sp, r1, r4, lsl r8
   1810c:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   18110:	andeq	sp, r1, r4, ror r8
   18114:	andeq	sp, r1, ip, lsl r8
   18118:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   1811c:	andeq	sp, r1, r8, asr #16
   18120:	ldrb	r3, [r0, #56]	; 0x38
   18124:	push	{r4, r5, r6, lr}
   18128:	mov	r4, r0
   1812c:	tst	r3, #4
   18130:	sub	sp, sp, #8
   18134:	bne	1814c <snd_pcm_sw_params_set_start_threshold@plt+0x4f0c>
   18138:	mov	r0, r4
   1813c:	bl	153c8 <snd_pcm_sw_params_set_start_threshold@plt+0x2188>
   18140:	mov	r0, #0
   18144:	add	sp, sp, #8
   18148:	pop	{r4, r5, r6, pc}
   1814c:	ldr	r3, [r0, #4]
   18150:	ldr	r0, [r3, #20]
   18154:	bl	12f1c <snd_pcm_drop@plt>
   18158:	cmp	r0, #0
   1815c:	blt	18254 <snd_pcm_sw_params_set_start_threshold@plt+0x5014>
   18160:	ldr	r3, [r4, #8]
   18164:	ldr	r0, [r3, #20]
   18168:	bl	12f1c <snd_pcm_drop@plt>
   1816c:	cmp	r0, #0
   18170:	blt	1821c <snd_pcm_sw_params_set_start_threshold@plt+0x4fdc>
   18174:	ldr	r3, [r4, #4]
   18178:	ldr	r0, [r3, #20]
   1817c:	bl	12b5c <snd_pcm_hw_free@plt>
   18180:	cmp	r0, #0
   18184:	blt	181e4 <snd_pcm_sw_params_set_start_threshold@plt+0x4fa4>
   18188:	ldr	r3, [r4, #8]
   1818c:	ldr	r0, [r3, #20]
   18190:	bl	12b5c <snd_pcm_hw_free@plt>
   18194:	cmp	r0, #0
   18198:	blt	181ac <snd_pcm_sw_params_set_start_threshold@plt+0x4f6c>
   1819c:	ldrb	r3, [r4, #56]	; 0x38
   181a0:	bic	r3, r3, #4
   181a4:	strb	r3, [r4, #56]	; 0x38
   181a8:	b	18138 <snd_pcm_sw_params_set_start_threshold@plt+0x4ef8>
   181ac:	ldr	r2, [pc, #376]	; 1832c <snd_pcm_sw_params_set_start_threshold@plt+0x50ec>
   181b0:	ldr	r3, [r4, #8]
   181b4:	ldr	r2, [r2]
   181b8:	ldr	r5, [r3, #12]
   181bc:	cmp	r2, #0
   181c0:	beq	1828c <snd_pcm_sw_params_set_start_threshold@plt+0x504c>
   181c4:	bl	12e20 <snd_strerror@plt>
   181c8:	mov	r3, r5
   181cc:	ldr	r2, [pc, #348]	; 18330 <snd_pcm_sw_params_set_start_threshold@plt+0x50f0>
   181d0:	mov	r1, #1
   181d4:	str	r0, [sp]
   181d8:	mov	r0, #4
   181dc:	bl	12eec <__syslog_chk@plt>
   181e0:	b	1819c <snd_pcm_sw_params_set_start_threshold@plt+0x4f5c>
   181e4:	ldr	r2, [pc, #320]	; 1832c <snd_pcm_sw_params_set_start_threshold@plt+0x50ec>
   181e8:	ldr	r3, [r4, #4]
   181ec:	ldr	r2, [r2]
   181f0:	ldr	r5, [r3, #12]
   181f4:	cmp	r2, #0
   181f8:	beq	182dc <snd_pcm_sw_params_set_start_threshold@plt+0x509c>
   181fc:	bl	12e20 <snd_strerror@plt>
   18200:	mov	r3, r5
   18204:	ldr	r2, [pc, #292]	; 18330 <snd_pcm_sw_params_set_start_threshold@plt+0x50f0>
   18208:	mov	r1, #1
   1820c:	str	r0, [sp]
   18210:	mov	r0, #4
   18214:	bl	12eec <__syslog_chk@plt>
   18218:	b	18188 <snd_pcm_sw_params_set_start_threshold@plt+0x4f48>
   1821c:	ldr	r2, [pc, #264]	; 1832c <snd_pcm_sw_params_set_start_threshold@plt+0x50ec>
   18220:	ldr	r3, [r4, #8]
   18224:	ldr	r2, [r2]
   18228:	ldr	r5, [r3, #12]
   1822c:	cmp	r2, #0
   18230:	beq	18304 <snd_pcm_sw_params_set_start_threshold@plt+0x50c4>
   18234:	bl	12e20 <snd_strerror@plt>
   18238:	mov	r3, r5
   1823c:	ldr	r2, [pc, #240]	; 18334 <snd_pcm_sw_params_set_start_threshold@plt+0x50f4>
   18240:	mov	r1, #1
   18244:	str	r0, [sp]
   18248:	mov	r0, #4
   1824c:	bl	12eec <__syslog_chk@plt>
   18250:	b	18174 <snd_pcm_sw_params_set_start_threshold@plt+0x4f34>
   18254:	ldr	r2, [pc, #208]	; 1832c <snd_pcm_sw_params_set_start_threshold@plt+0x50ec>
   18258:	ldr	r3, [r4, #4]
   1825c:	ldr	r2, [r2]
   18260:	ldr	r5, [r3, #12]
   18264:	cmp	r2, #0
   18268:	beq	182b4 <snd_pcm_sw_params_set_start_threshold@plt+0x5074>
   1826c:	bl	12e20 <snd_strerror@plt>
   18270:	mov	r3, r5
   18274:	ldr	r2, [pc, #184]	; 18334 <snd_pcm_sw_params_set_start_threshold@plt+0x50f4>
   18278:	mov	r1, #1
   1827c:	str	r0, [sp]
   18280:	mov	r0, #4
   18284:	bl	12eec <__syslog_chk@plt>
   18288:	b	18160 <snd_pcm_sw_params_set_start_threshold@plt+0x4f20>
   1828c:	ldr	r3, [pc, #164]	; 18338 <snd_pcm_sw_params_set_start_threshold@plt+0x50f8>
   18290:	ldr	r6, [r3]
   18294:	bl	12e20 <snd_strerror@plt>
   18298:	mov	r3, r5
   1829c:	ldr	r2, [pc, #140]	; 18330 <snd_pcm_sw_params_set_start_threshold@plt+0x50f0>
   182a0:	mov	r1, #1
   182a4:	str	r0, [sp]
   182a8:	mov	r0, r6
   182ac:	bl	12ff4 <__fprintf_chk@plt>
   182b0:	b	1819c <snd_pcm_sw_params_set_start_threshold@plt+0x4f5c>
   182b4:	ldr	r3, [pc, #124]	; 18338 <snd_pcm_sw_params_set_start_threshold@plt+0x50f8>
   182b8:	ldr	r6, [r3]
   182bc:	bl	12e20 <snd_strerror@plt>
   182c0:	mov	r3, r5
   182c4:	ldr	r2, [pc, #104]	; 18334 <snd_pcm_sw_params_set_start_threshold@plt+0x50f4>
   182c8:	mov	r1, #1
   182cc:	str	r0, [sp]
   182d0:	mov	r0, r6
   182d4:	bl	12ff4 <__fprintf_chk@plt>
   182d8:	b	18160 <snd_pcm_sw_params_set_start_threshold@plt+0x4f20>
   182dc:	ldr	r3, [pc, #84]	; 18338 <snd_pcm_sw_params_set_start_threshold@plt+0x50f8>
   182e0:	ldr	r6, [r3]
   182e4:	bl	12e20 <snd_strerror@plt>
   182e8:	mov	r3, r5
   182ec:	ldr	r2, [pc, #60]	; 18330 <snd_pcm_sw_params_set_start_threshold@plt+0x50f0>
   182f0:	mov	r1, #1
   182f4:	str	r0, [sp]
   182f8:	mov	r0, r6
   182fc:	bl	12ff4 <__fprintf_chk@plt>
   18300:	b	18188 <snd_pcm_sw_params_set_start_threshold@plt+0x4f48>
   18304:	ldr	r3, [pc, #44]	; 18338 <snd_pcm_sw_params_set_start_threshold@plt+0x50f8>
   18308:	ldr	r6, [r3]
   1830c:	bl	12e20 <snd_strerror@plt>
   18310:	mov	r3, r5
   18314:	ldr	r2, [pc, #24]	; 18334 <snd_pcm_sw_params_set_start_threshold@plt+0x50f4>
   18318:	mov	r1, #1
   1831c:	str	r0, [sp]
   18320:	mov	r0, r6
   18324:	bl	12ff4 <__fprintf_chk@plt>
   18328:	b	18174 <snd_pcm_sw_params_set_start_threshold@plt+0x4f34>
   1832c:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   18330:			; <UNDEFINED> instruction: 0x0001d8b0
   18334:	muleq	r1, r8, r8
   18338:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   1833c:	ldr	r2, [r0, #8]
   18340:	ldr	r3, [r0, #4]
   18344:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18348:	vpush	{d8-d10}
   1834c:	ldr	r6, [pc, #1180]	; 187f0 <snd_pcm_sw_params_set_start_threshold@plt+0x55b0>
   18350:	ldr	ip, [r2, #136]	; 0x88
   18354:	ldr	r3, [r3, #136]	; 0x88
   18358:	mov	r4, r0
   1835c:	sub	sp, sp, #40	; 0x28
   18360:	ldr	r1, [r6]
   18364:	add	r3, r3, ip
   18368:	ldr	r0, [r2, #20]
   1836c:	str	r3, [r4, #48]	; 0x30
   18370:	str	r1, [sp, #36]	; 0x24
   18374:	bl	13108 <snd_pcm_poll_descriptors_count@plt>
   18378:	cmp	r0, #0
   1837c:	str	r0, [sp, #24]
   18380:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18384:	ldr	r3, [r4, #48]	; 0x30
   18388:	ldr	r2, [r4, #4]
   1838c:	ldr	r1, [r4, #8]
   18390:	add	r3, r3, r0
   18394:	str	r0, [r1, #72]	; 0x48
   18398:	ldr	r0, [r2, #20]
   1839c:	str	r3, [r4, #48]	; 0x30
   183a0:	bl	13108 <snd_pcm_poll_descriptors_count@plt>
   183a4:	cmp	r0, #0
   183a8:	str	r0, [sp, #24]
   183ac:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   183b0:	ldr	r3, [r4, #48]	; 0x30
   183b4:	ldr	r1, [r4, #68]	; 0x44
   183b8:	ldr	r2, [r4, #4]
   183bc:	add	r3, r3, r0
   183c0:	cmp	r1, #1
   183c4:	str	r0, [r2, #72]	; 0x48
   183c8:	str	r3, [r4, #48]	; 0x30
   183cc:	beq	187ac <snd_pcm_sw_params_set_start_threshold@plt+0x556c>
   183d0:	ldr	r3, [r4, #8]
   183d4:	ldrb	r1, [r4, #56]	; 0x38
   183d8:	ldrb	r2, [r4, #216]	; 0xd8
   183dc:	vldr	d10, [pc, #1004]	; 187d0 <snd_pcm_sw_params_set_start_threshold@plt+0x5590>
   183e0:	bic	r1, r1, #2
   183e4:	bic	r2, r2, #1
   183e8:	vldr	d9, [pc, #1000]	; 187d8 <snd_pcm_sw_params_set_start_threshold@plt+0x5598>
   183ec:	vldr	d8, [pc, #1004]	; 187e0 <snd_pcm_sw_params_set_start_threshold@plt+0x55a0>
   183f0:	ldr	r5, [pc, #1020]	; 187f4 <snd_pcm_sw_params_set_start_threshold@plt+0x55b4>
   183f4:	ldr	r8, [pc, #1020]	; 187f8 <snd_pcm_sw_params_set_start_threshold@plt+0x55b8>
   183f8:	ldr	r7, [pc, #1020]	; 187fc <snd_pcm_sw_params_set_start_threshold@plt+0x55bc>
   183fc:	strb	r1, [r4, #56]	; 0x38
   18400:	strb	r2, [r4, #216]	; 0xd8
   18404:	b	1850c <snd_pcm_sw_params_set_start_threshold@plt+0x52cc>
   18408:	ldr	r0, [r4, #20]
   1840c:	ldr	r2, [pc, #1004]	; 18800 <snd_pcm_sw_params_set_start_threshold@plt+0x55c0>
   18410:	mov	r3, #0
   18414:	umull	r0, r1, r0, r9
   18418:	bl	1c054 <snd_pcm_sw_params_set_start_threshold@plt+0x8e14>
   1841c:	str	r0, [r4, #12]
   18420:	lsr	r1, r0, #1
   18424:	mov	r0, r4
   18428:	bl	15e8c <snd_pcm_sw_params_set_start_threshold@plt+0x2c4c>
   1842c:	cmp	r0, #0
   18430:	str	r0, [sp, #24]
   18434:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18438:	ldr	r2, [r5]
   1843c:	ldr	r3, [r4, #8]
   18440:	cmp	r2, #0
   18444:	bne	18764 <snd_pcm_sw_params_set_start_threshold@plt+0x5524>
   18448:	ldr	r2, [r4, #4]
   1844c:	ldr	r0, [r3, #24]
   18450:	ldr	r1, [r2, #24]
   18454:	cmp	r0, r1
   18458:	bne	1846c <snd_pcm_sw_params_set_start_threshold@plt+0x522c>
   1845c:	ldr	r0, [r3, #28]
   18460:	ldr	r1, [r2, #28]
   18464:	cmp	r0, r1
   18468:	beq	18540 <snd_pcm_sw_params_set_start_threshold@plt+0x5300>
   1846c:	mov	r0, r3
   18470:	mov	r1, #1
   18474:	bl	16324 <snd_pcm_sw_params_set_start_threshold@plt+0x30e4>
   18478:	cmp	r0, #0
   1847c:	str	r0, [sp, #24]
   18480:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18484:	mov	r1, #1
   18488:	ldr	r0, [r4, #4]
   1848c:	bl	16324 <snd_pcm_sw_params_set_start_threshold@plt+0x30e4>
   18490:	cmp	r0, #0
   18494:	str	r0, [sp, #24]
   18498:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   1849c:	ldrd	r2, [r4, #4]
   184a0:	ldr	r0, [r3, #36]	; 0x24
   184a4:	ldr	r1, [r3, #32]
   184a8:	cmp	r0, r1
   184ac:	bne	184c0 <snd_pcm_sw_params_set_start_threshold@plt+0x5280>
   184b0:	ldr	r0, [r2, #36]	; 0x24
   184b4:	ldr	r1, [r2, #32]
   184b8:	cmp	r0, r1
   184bc:	beq	185d8 <snd_pcm_sw_params_set_start_threshold@plt+0x5398>
   184c0:	ldrb	ip, [r4, #216]	; 0xd8
   184c4:	mov	r1, #1
   184c8:	mov	r0, r4
   184cc:	orr	ip, ip, r1
   184d0:	strb	ip, [r4, #216]	; 0xd8
   184d4:	ldr	sl, [r3, #28]
   184d8:	ldr	r9, [r2, #28]
   184dc:	bl	163ac <snd_pcm_sw_params_set_start_threshold@plt+0x316c>
   184e0:	ldr	r3, [r4, #8]
   184e4:	ldr	r2, [r3, #28]
   184e8:	cmp	r2, sl
   184ec:	bne	18500 <snd_pcm_sw_params_set_start_threshold@plt+0x52c0>
   184f0:	ldr	r2, [r4, #4]
   184f4:	ldr	r1, [r2, #28]
   184f8:	cmp	r1, r9
   184fc:	beq	185d8 <snd_pcm_sw_params_set_start_threshold@plt+0x5398>
   18500:	mov	r0, r4
   18504:	bl	18120 <snd_pcm_sw_params_set_start_threshold@plt+0x4ee0>
   18508:	ldr	r3, [r4, #8]
   1850c:	ldr	r1, [r4, #16]
   18510:	ldr	r9, [r3, #36]	; 0x24
   18514:	cmp	r1, #0
   18518:	mov	sl, #0
   1851c:	beq	18408 <snd_pcm_sw_params_set_start_threshold@plt+0x51c8>
   18520:	ldr	r0, [pc, #728]	; 18800 <snd_pcm_sw_params_set_start_threshold@plt+0x55c0>
   18524:	mov	r2, r9
   18528:	mov	r3, sl
   1852c:	umull	r0, r1, r1, r0
   18530:	bl	1c054 <snd_pcm_sw_params_set_start_threshold@plt+0x8e14>
   18534:	str	sl, [r4, #16]
   18538:	str	r0, [r4, #20]
   1853c:	b	1840c <snd_pcm_sw_params_set_start_threshold@plt+0x51cc>
   18540:	ldr	r0, [r3, #32]
   18544:	ldr	r1, [r2, #32]
   18548:	cmp	r0, r1
   1854c:	bne	1846c <snd_pcm_sw_params_set_start_threshold@plt+0x522c>
   18550:	ldr	r2, [r2, #40]	; 0x28
   18554:	ldr	r1, [r3, #40]	; 0x28
   18558:	cmp	r1, r2
   1855c:	bne	1846c <snd_pcm_sw_params_set_start_threshold@plt+0x522c>
   18560:	ldr	r2, [r4, #64]	; 0x40
   18564:	cmp	r2, #4
   18568:	beq	1846c <snd_pcm_sw_params_set_start_threshold@plt+0x522c>
   1856c:	ldr	r2, [r5]
   18570:	cmp	r2, #1
   18574:	ble	18588 <snd_pcm_sw_params_set_start_threshold@plt+0x5348>
   18578:	ldr	r1, [pc, #644]	; 18804 <snd_pcm_sw_params_set_start_threshold@plt+0x55c4>
   1857c:	ldr	r0, [r4, #40]	; 0x28
   18580:	bl	129f4 <snd_output_printf@plt>
   18584:	ldr	r3, [r4, #8]
   18588:	mov	r0, r3
   1858c:	mov	r1, #1
   18590:	bl	16324 <snd_pcm_sw_params_set_start_threshold@plt+0x30e4>
   18594:	cmp	r0, #0
   18598:	str	r0, [sp, #24]
   1859c:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   185a0:	mov	r1, #0
   185a4:	ldr	r0, [r4, #4]
   185a8:	bl	16324 <snd_pcm_sw_params_set_start_threshold@plt+0x30e4>
   185ac:	cmp	r0, #0
   185b0:	str	r0, [sp, #24]
   185b4:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   185b8:	ldrd	r2, [r4, #4]
   185bc:	ldr	ip, [r3, #88]	; 0x58
   185c0:	ldr	r1, [r2, #88]	; 0x58
   185c4:	cmp	ip, r1
   185c8:	bcc	18c88 <snd_pcm_sw_params_set_start_threshold@plt+0x5a48>
   185cc:	bhi	18cb4 <snd_pcm_sw_params_set_start_threshold@plt+0x5a74>
   185d0:	ldr	r1, [r3, #76]	; 0x4c
   185d4:	str	r1, [r2, #76]	; 0x4c
   185d8:	ldr	r1, [r4, #64]	; 0x40
   185dc:	cmp	r1, #4
   185e0:	ldrbeq	r1, [r4, #216]	; 0xd8
   185e4:	orreq	r1, r1, #1
   185e8:	strbeq	r1, [r4, #216]	; 0xd8
   185ec:	ldrb	r0, [r4, #216]	; 0xd8
   185f0:	and	r1, r0, #3
   185f4:	cmp	r1, #1
   185f8:	beq	189ec <snd_pcm_sw_params_set_start_threshold@plt+0x57ac>
   185fc:	ands	r0, r0, #1
   18600:	bne	18840 <snd_pcm_sw_params_set_start_threshold@plt+0x5600>
   18604:	str	r0, [r4, #224]	; 0xe0
   18608:	ldr	r3, [r5]
   1860c:	cmp	r3, #0
   18610:	bne	18a9c <snd_pcm_sw_params_set_start_threshold@plt+0x585c>
   18614:	ldmib	r4, {r0, r3}
   18618:	mov	r8, #0
   1861c:	mov	r9, #0
   18620:	ldr	r2, [r3, #88]	; 0x58
   18624:	ldr	ip, [r3, #40]	; 0x28
   18628:	mov	r1, #0
   1862c:	str	r1, [r3, #80]	; 0x50
   18630:	str	r1, [r3, #84]	; 0x54
   18634:	str	r1, [r3, #128]	; 0x80
   18638:	strd	r8, [r3, #104]	; 0x68
   1863c:	mul	r2, ip, r2
   18640:	str	r1, [r0, #80]	; 0x50
   18644:	str	r1, [r0, #84]	; 0x54
   18648:	str	r1, [r0, #128]	; 0x80
   1864c:	strd	r8, [r0, #104]	; 0x68
   18650:	ldr	r1, [r3, #76]	; 0x4c
   18654:	ldr	r0, [r3, #28]
   18658:	bl	13090 <snd_pcm_format_set_silence@plt>
   1865c:	cmp	r0, #0
   18660:	str	r0, [sp, #24]
   18664:	blt	18b34 <snd_pcm_sw_params_set_start_threshold@plt+0x58f4>
   18668:	ldr	r3, [r5]
   1866c:	cmp	r3, #4
   18670:	bgt	18b78 <snd_pcm_sw_params_set_start_threshold@plt+0x5938>
   18674:	vldr	d8, [pc, #340]	; 187d0 <snd_pcm_sw_params_set_start_threshold@plt+0x5590>
   18678:	mov	r0, r4
   1867c:	vstr	d8, [r4, #80]	; 0x50
   18680:	bl	17c38 <snd_pcm_sw_params_set_start_threshold@plt+0x49f8>
   18684:	vldr	s15, [r4, #12]
   18688:	ldr	r3, [r4, #4]
   1868c:	ldr	r0, [r4, #8]
   18690:	vldr	d4, [pc, #336]	; 187e8 <snd_pcm_sw_params_set_start_threshold@plt+0x55a8>
   18694:	vcvt.f64.u32	d6, s15
   18698:	vldr	s15, [r3, #32]
   1869c:	vldr	d3, [r0, #120]	; 0x78
   186a0:	mov	r2, #0
   186a4:	ldr	r1, [r0, #76]	; 0x4c
   186a8:	vcvt.f64.u32	d7, s15
   186ac:	str	r2, [r4, #108]	; 0x6c
   186b0:	str	r2, [r4, #96]	; 0x60
   186b4:	vdiv.f64	d5, d6, d3
   186b8:	ldr	r2, [r3, #76]	; 0x4c
   186bc:	cmp	r1, r2
   186c0:	vmul.f64	d7, d7, d4
   186c4:	vdiv.f64	d6, d8, d7
   186c8:	vcvt.u32.f64	s15, d5
   186cc:	vmov	r7, s15
   186d0:	vstr	d6, [r4, #88]	; 0x58
   186d4:	vstr	s15, [r0, #84]	; 0x54
   186d8:	streq	r7, [r3, #80]	; 0x50
   186dc:	bl	171dc <snd_pcm_sw_params_set_start_threshold@plt+0x3f9c>
   186e0:	ldr	r3, [r5]
   186e4:	cmp	r3, #4
   186e8:	str	r0, [sp, #24]
   186ec:	bgt	18b5c <snd_pcm_sw_params_set_start_threshold@plt+0x591c>
   186f0:	ldr	r3, [r4, #8]
   186f4:	ldr	r2, [r3, #44]	; 0x2c
   186f8:	cmp	r2, r7
   186fc:	movcc	r7, r2
   18700:	cmp	r7, r0
   18704:	beq	18a0c <snd_pcm_sw_params_set_start_threshold@plt+0x57cc>
   18708:	ldr	r1, [pc, #288]	; 18830 <snd_pcm_sw_params_set_start_threshold@plt+0x55f0>
   1870c:	ldr	r3, [r4]
   18710:	ldr	r1, [r1]
   18714:	cmp	r1, #0
   18718:	beq	18bb8 <snd_pcm_sw_params_set_start_threshold@plt+0x5978>
   1871c:	str	r2, [sp, #8]
   18720:	stm	sp, {r0, r7}
   18724:	ldr	r2, [pc, #248]	; 18824 <snd_pcm_sw_params_set_start_threshold@plt+0x55e4>
   18728:	mov	r1, #1
   1872c:	mov	r0, #2
   18730:	bl	12eec <__syslog_chk@plt>
   18734:	mvn	r3, #4
   18738:	str	r3, [sp, #24]
   1873c:	mov	r0, r4
   18740:	bl	18120 <snd_pcm_sw_params_set_start_threshold@plt+0x4ee0>
   18744:	ldr	r0, [sp, #24]
   18748:	ldr	r2, [sp, #36]	; 0x24
   1874c:	ldr	r3, [r6]
   18750:	cmp	r2, r3
   18754:	bne	18c84 <snd_pcm_sw_params_set_start_threshold@plt+0x5a44>
   18758:	add	sp, sp, #40	; 0x28
   1875c:	vpop	{d8-d10}
   18760:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18764:	vldr	s15, [r4, #12]
   18768:	vldr	s12, [r3, #36]	; 0x24
   1876c:	ldr	r0, [r4, #40]	; 0x28
   18770:	mov	r2, r8
   18774:	vcvt.f64.u32	d5, s15
   18778:	vcvt.f64.u32	d6, s12
   1877c:	vmov	r3, s15
   18780:	mov	r1, r7
   18784:	vdiv.f64	d7, d5, d6
   18788:	vdiv.f64	d6, d10, d7
   1878c:	vmul.f64	d5, d7, d9
   18790:	vmul.f64	d7, d7, d8
   18794:	vstr	d5, [sp, #8]
   18798:	vstr	d7, [sp]
   1879c:	vstr	d6, [sp, #16]
   187a0:	bl	129f4 <snd_output_printf@plt>
   187a4:	ldr	r3, [r4, #8]
   187a8:	b	18448 <snd_pcm_sw_params_set_start_threshold@plt+0x5208>
   187ac:	mov	r0, r2
   187b0:	bl	16d28 <snd_pcm_sw_params_set_start_threshold@plt+0x3ae8>
   187b4:	cmp	r0, #0
   187b8:	str	r0, [sp, #24]
   187bc:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   187c0:	bne	188ec <snd_pcm_sw_params_set_start_threshold@plt+0x56ac>
   187c4:	mov	r0, #0
   187c8:	b	18748 <snd_pcm_sw_params_set_start_threshold@plt+0x5508>
   187cc:	nop			; (mov r0, r0)
   187d0:	andeq	r0, r0, r0
   187d4:	svccc	0x00f00000	; IMB
   187d8:	andeq	r0, r0, r0
   187dc:	addmi	r4, pc, r0
   187e0:	andeq	r0, r0, r0
   187e4:	smlawbmi	lr, r0, r4, r8
   187e8:	andeq	r0, r0, r0
   187ec:	andsmi	r0, r0, r0
   187f0:	strdeq	lr, [r2], -r8
   187f4:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   187f8:	andeq	sp, r1, ip, asr #17
   187fc:	ldrdeq	sp, [r1], -r4
   18800:	andeq	r4, pc, r0, asr #4
   18804:	strdeq	sp, [r1], -ip
   18808:	andeq	ip, r1, r0, asr #31
   1880c:	andeq	sp, r1, ip, lsl #19
   18810:	andeq	sp, r1, ip, lsl #18
   18814:	andeq	sp, r1, r0, asr #18
   18818:	strdeq	sp, [r1], -r4
   1881c:			; <UNDEFINED> instruction: 0x0001d9bc
   18820:	andeq	sp, r1, r0, lsl r9
   18824:	andeq	sp, r1, r4, lsl sl
   18828:	andeq	sp, r1, r8, lsr #19
   1882c:			; <UNDEFINED> instruction: 0xff676980
   18830:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   18834:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   18838:	andeq	sp, r1, r0, asr #20
   1883c:	andeq	sp, r1, r0, lsr #19
   18840:	ldr	r2, [r2, #28]
   18844:	cmp	r2, #2
   18848:	beq	18964 <snd_pcm_sw_params_set_start_threshold@plt+0x5724>
   1884c:	cmp	r2, #10
   18850:	bne	18970 <snd_pcm_sw_params_set_start_threshold@plt+0x5730>
   18854:	ldr	r2, [r3, #28]
   18858:	cmp	r2, #10
   1885c:	bne	18970 <snd_pcm_sw_params_set_start_threshold@plt+0x5730>
   18860:	ldr	r1, [r3, #40]	; 0x28
   18864:	add	r2, sp, #24
   18868:	ldr	r0, [r4, #220]	; 0xdc
   1886c:	bl	12a0c <src_new@plt>
   18870:	ldr	r7, [r4, #4]
   18874:	ldr	r3, [r7, #40]	; 0x28
   18878:	ldr	r1, [r7, #88]	; 0x58
   1887c:	mul	r1, r1, r3
   18880:	lsl	r1, r1, #2
   18884:	str	r0, [r4, #224]	; 0xe0
   18888:	mov	r0, #1
   1888c:	bl	12bbc <calloc@plt>
   18890:	cmp	r0, #0
   18894:	str	r0, [r4, #232]	; 0xe8
   18898:	beq	18bf0 <snd_pcm_sw_params_set_start_threshold@plt+0x59b0>
   1889c:	ldr	r8, [r4, #8]
   188a0:	mov	r0, #1
   188a4:	ldr	r3, [r8, #40]	; 0x28
   188a8:	ldr	r1, [r8, #88]	; 0x58
   188ac:	mul	r1, r1, r3
   188b0:	lsl	r1, r1, #2
   188b4:	bl	12bbc <calloc@plt>
   188b8:	cmp	r0, #0
   188bc:	str	r0, [r4, #236]	; 0xec
   188c0:	beq	18bf0 <snd_pcm_sw_params_set_start_threshold@plt+0x59b0>
   188c4:	vldr	s12, [r8, #32]
   188c8:	vldr	s14, [r7, #32]
   188cc:	mov	r3, #0
   188d0:	str	r3, [r4, #256]	; 0x100
   188d4:	vcvt.f64.u32	d6, s12
   188d8:	vcvt.f64.u32	d7, s14
   188dc:	str	r3, [r4, #272]	; 0x110
   188e0:	vdiv.f64	d5, d6, d7
   188e4:	vstr	d5, [r4, #264]	; 0x108
   188e8:	b	18608 <snd_pcm_sw_params_set_start_threshold@plt+0x53c8>
   188ec:	ldr	r0, [r4, #4]
   188f0:	bl	16e70 <snd_pcm_sw_params_set_start_threshold@plt+0x3c30>
   188f4:	cmp	r0, #0
   188f8:	str	r0, [sp, #24]
   188fc:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18900:	ldrd	r2, [r4, #4]
   18904:	mov	r1, #0
   18908:	str	r0, [r2, #28]
   1890c:	str	r0, [r3, #28]
   18910:	mov	r0, r4
   18914:	bl	163ac <snd_pcm_sw_params_set_start_threshold@plt+0x316c>
   18918:	ldr	r0, [r4, #4]
   1891c:	bl	16f34 <snd_pcm_sw_params_set_start_threshold@plt+0x3cf4>
   18920:	cmp	r0, #0
   18924:	mov	r3, r0
   18928:	str	r0, [sp, #24]
   1892c:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18930:	ldr	r2, [r4, #4]
   18934:	ldr	r1, [r4, #8]
   18938:	mov	r0, r2
   1893c:	str	r3, [r2, #36]	; 0x24
   18940:	str	r3, [r1, #36]	; 0x24
   18944:	bl	16ff8 <snd_pcm_sw_params_set_start_threshold@plt+0x3db8>
   18948:	cmp	r0, #0
   1894c:	str	r0, [sp, #24]
   18950:	blt	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18954:	ldrd	r2, [r4, #4]
   18958:	str	r0, [r2, #40]	; 0x28
   1895c:	str	r0, [r3, #40]	; 0x28
   18960:	b	183d4 <snd_pcm_sw_params_set_start_threshold@plt+0x5194>
   18964:	ldr	r2, [r3, #28]
   18968:	cmp	r2, #2
   1896c:	beq	18860 <snd_pcm_sw_params_set_start_threshold@plt+0x5620>
   18970:	ldr	r3, [pc, #-328]	; 18830 <snd_pcm_sw_params_set_start_threshold@plt+0x55f0>
   18974:	ldr	r3, [r3]
   18978:	cmp	r3, #0
   1897c:	beq	18ad4 <snd_pcm_sw_params_set_start_threshold@plt+0x5894>
   18980:	mov	r0, #2
   18984:	bl	1303c <snd_pcm_format_name@plt>
   18988:	mov	r5, r0
   1898c:	mov	r0, #10
   18990:	bl	1303c <snd_pcm_format_name@plt>
   18994:	ldr	r3, [r4, #8]
   18998:	mov	r8, r0
   1899c:	ldr	r0, [r3, #28]
   189a0:	bl	1303c <snd_pcm_format_name@plt>
   189a4:	ldr	r3, [r4, #4]
   189a8:	mov	r7, r0
   189ac:	ldr	r0, [r3, #28]
   189b0:	bl	1303c <snd_pcm_format_name@plt>
   189b4:	str	r8, [sp]
   189b8:	str	r7, [sp, #4]
   189bc:	mov	r3, r5
   189c0:	ldr	r2, [pc, #-436]	; 18814 <snd_pcm_sw_params_set_start_threshold@plt+0x55d4>
   189c4:	mov	r1, #1
   189c8:	str	r0, [sp, #8]
   189cc:	mov	r0, #2
   189d0:	bl	12eec <__syslog_chk@plt>
   189d4:	ldrb	r3, [r4, #216]	; 0xd8
   189d8:	mvn	r2, #4
   189dc:	str	r2, [sp, #24]
   189e0:	bic	r3, r3, #1
   189e4:	strb	r3, [r4, #216]	; 0xd8
   189e8:	b	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   189ec:	ldr	r3, [pc, #-452]	; 18830 <snd_pcm_sw_params_set_start_threshold@plt+0x55f0>
   189f0:	ldr	r3, [r3]
   189f4:	cmp	r3, #0
   189f8:	beq	18ba0 <snd_pcm_sw_params_set_start_threshold@plt+0x5960>
   189fc:	ldr	r2, [pc, #-484]	; 18820 <snd_pcm_sw_params_set_start_threshold@plt+0x55e0>
   18a00:	mov	r0, #2
   18a04:	bl	12eec <__syslog_chk@plt>
   18a08:	b	189d4 <snd_pcm_sw_params_set_start_threshold@plt+0x5794>
   18a0c:	ldrb	r3, [r4, #56]	; 0x38
   18a10:	ldrb	r2, [r4, #128]	; 0x80
   18a14:	bic	r3, r3, #12
   18a18:	orr	r3, r3, #4
   18a1c:	tst	r2, #1
   18a20:	strb	r3, [r4, #56]	; 0x38
   18a24:	bne	18bfc <snd_pcm_sw_params_set_start_threshold@plt+0x59bc>
   18a28:	ldr	r3, [r4, #4]
   18a2c:	ldr	r0, [r3, #20]
   18a30:	bl	12aa8 <snd_pcm_start@plt>
   18a34:	cmp	r0, #0
   18a38:	str	r0, [sp, #24]
   18a3c:	blt	18c28 <snd_pcm_sw_params_set_start_threshold@plt+0x59e8>
   18a40:	ldrb	r3, [r4, #56]	; 0x38
   18a44:	tst	r3, #1
   18a48:	bne	187c4 <snd_pcm_sw_params_set_start_threshold@plt+0x5584>
   18a4c:	ldr	r3, [r4, #8]
   18a50:	ldr	r0, [r3, #20]
   18a54:	bl	12aa8 <snd_pcm_start@plt>
   18a58:	cmp	r0, #0
   18a5c:	str	r0, [sp, #24]
   18a60:	bge	187c4 <snd_pcm_sw_params_set_start_threshold@plt+0x5584>
   18a64:	ldr	r3, [pc, #-572]	; 18830 <snd_pcm_sw_params_set_start_threshold@plt+0x55f0>
   18a68:	ldr	r2, [r4, #8]
   18a6c:	ldr	r3, [r3]
   18a70:	ldr	r5, [r2, #12]
   18a74:	cmp	r3, #0
   18a78:	beq	18c40 <snd_pcm_sw_params_set_start_threshold@plt+0x5a00>
   18a7c:	bl	12e20 <snd_strerror@plt>
   18a80:	mov	r3, r5
   18a84:	ldr	r2, [pc, #-596]	; 18838 <snd_pcm_sw_params_set_start_threshold@plt+0x55f8>
   18a88:	mov	r1, #1
   18a8c:	str	r0, [sp]
   18a90:	mov	r0, #2
   18a94:	bl	12eec <__syslog_chk@plt>
   18a98:	b	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18a9c:	ldr	r3, [r4, #64]	; 0x40
   18aa0:	ldr	r7, [pc, #-672]	; 18808 <snd_pcm_sw_params_set_start_threshold@plt+0x55c8>
   18aa4:	ldr	r2, [r4]
   18aa8:	ldr	r1, [pc, #-676]	; 1880c <snd_pcm_sw_params_set_start_threshold@plt+0x55cc>
   18aac:	ldr	r3, [r7, r3, lsl #2]
   18ab0:	ldr	r0, [r4, #40]	; 0x28
   18ab4:	bl	129f4 <snd_output_printf@plt>
   18ab8:	ldr	r3, [r4, #64]	; 0x40
   18abc:	cmp	r3, #4
   18ac0:	beq	18c68 <snd_pcm_sw_params_set_start_threshold@plt+0x5a28>
   18ac4:	ldr	r1, [pc, #-700]	; 18810 <snd_pcm_sw_params_set_start_threshold@plt+0x55d0>
   18ac8:	ldr	r0, [r4, #40]	; 0x28
   18acc:	bl	129f4 <snd_output_printf@plt>
   18ad0:	b	18614 <snd_pcm_sw_params_set_start_threshold@plt+0x53d4>
   18ad4:	ldr	r3, [pc, #-680]	; 18834 <snd_pcm_sw_params_set_start_threshold@plt+0x55f4>
   18ad8:	mov	r0, #2
   18adc:	ldr	r5, [r3]
   18ae0:	bl	1303c <snd_pcm_format_name@plt>
   18ae4:	mov	r7, r0
   18ae8:	mov	r0, #10
   18aec:	bl	1303c <snd_pcm_format_name@plt>
   18af0:	ldr	r3, [r4, #8]
   18af4:	mov	r9, r0
   18af8:	ldr	r0, [r3, #28]
   18afc:	bl	1303c <snd_pcm_format_name@plt>
   18b00:	ldr	r3, [r4, #4]
   18b04:	mov	r8, r0
   18b08:	ldr	r0, [r3, #28]
   18b0c:	bl	1303c <snd_pcm_format_name@plt>
   18b10:	str	r9, [sp]
   18b14:	str	r8, [sp, #4]
   18b18:	mov	r3, r7
   18b1c:	ldr	r2, [pc, #-784]	; 18814 <snd_pcm_sw_params_set_start_threshold@plt+0x55d4>
   18b20:	mov	r1, #1
   18b24:	str	r0, [sp, #8]
   18b28:	mov	r0, r5
   18b2c:	bl	12ff4 <__fprintf_chk@plt>
   18b30:	b	189d4 <snd_pcm_sw_params_set_start_threshold@plt+0x5794>
   18b34:	ldr	r2, [pc, #-780]	; 18830 <snd_pcm_sw_params_set_start_threshold@plt+0x55f0>
   18b38:	ldr	r3, [r4]
   18b3c:	ldr	r2, [r2]
   18b40:	cmp	r2, #0
   18b44:	beq	18bd8 <snd_pcm_sw_params_set_start_threshold@plt+0x5998>
   18b48:	ldr	r2, [pc, #-808]	; 18828 <snd_pcm_sw_params_set_start_threshold@plt+0x55e8>
   18b4c:	mov	r1, #1
   18b50:	mov	r0, #2
   18b54:	bl	12eec <__syslog_chk@plt>
   18b58:	b	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18b5c:	mov	r3, r0
   18b60:	ldr	r2, [r4]
   18b64:	ldr	r1, [pc, #-852]	; 18818 <snd_pcm_sw_params_set_start_threshold@plt+0x55d8>
   18b68:	ldr	r0, [r4, #40]	; 0x28
   18b6c:	bl	129f4 <snd_output_printf@plt>
   18b70:	ldr	r0, [sp, #24]
   18b74:	b	186f0 <snd_pcm_sw_params_set_start_threshold@plt+0x54b0>
   18b78:	ldr	r1, [r4, #8]
   18b7c:	ldr	r3, [r4, #4]
   18b80:	ldr	r2, [r4]
   18b84:	ldr	r1, [r1, #88]	; 0x58
   18b88:	ldr	r3, [r3, #88]	; 0x58
   18b8c:	str	r1, [sp]
   18b90:	ldr	r1, [pc, #-892]	; 1881c <snd_pcm_sw_params_set_start_threshold@plt+0x55dc>
   18b94:	ldr	r0, [r4, #40]	; 0x28
   18b98:	bl	129f4 <snd_output_printf@plt>
   18b9c:	b	18674 <snd_pcm_sw_params_set_start_threshold@plt+0x5434>
   18ba0:	ldr	r3, [pc, #-884]	; 18834 <snd_pcm_sw_params_set_start_threshold@plt+0x55f4>
   18ba4:	mov	r2, #44	; 0x2c
   18ba8:	ldr	r0, [pc, #-912]	; 18820 <snd_pcm_sw_params_set_start_threshold@plt+0x55e0>
   18bac:	ldr	r3, [r3]
   18bb0:	bl	12f28 <fwrite@plt>
   18bb4:	b	189d4 <snd_pcm_sw_params_set_start_threshold@plt+0x5794>
   18bb8:	ldr	r1, [pc, #-908]	; 18834 <snd_pcm_sw_params_set_start_threshold@plt+0x55f4>
   18bbc:	str	r2, [sp, #8]
   18bc0:	stm	sp, {r0, r7}
   18bc4:	ldr	r2, [pc, #-936]	; 18824 <snd_pcm_sw_params_set_start_threshold@plt+0x55e4>
   18bc8:	ldr	r0, [r1]
   18bcc:	mov	r1, #1
   18bd0:	bl	12ff4 <__fprintf_chk@plt>
   18bd4:	b	18734 <snd_pcm_sw_params_set_start_threshold@plt+0x54f4>
   18bd8:	ldr	r1, [pc, #-940]	; 18834 <snd_pcm_sw_params_set_start_threshold@plt+0x55f4>
   18bdc:	ldr	r2, [pc, #-956]	; 18828 <snd_pcm_sw_params_set_start_threshold@plt+0x55e8>
   18be0:	ldr	r0, [r1]
   18be4:	mov	r1, #1
   18be8:	bl	12ff4 <__fprintf_chk@plt>
   18bec:	b	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18bf0:	mvn	r3, #11
   18bf4:	str	r3, [sp, #24]
   18bf8:	b	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18bfc:	mov	r1, #0
   18c00:	add	r0, sp, #28
   18c04:	bl	12d48 <gettimeofday@plt>
   18c08:	ldrd	r0, [sp, #28]
   18c0c:	ldr	r3, [pc, #-1000]	; 1882c <snd_pcm_sw_params_set_start_threshold@plt+0x55ec>
   18c10:	mov	r2, #0
   18c14:	strd	r0, [r4, #132]	; 0x84
   18c18:	str	r3, [r4, #172]	; 0xac
   18c1c:	str	r3, [r4, #176]	; 0xb0
   18c20:	str	r2, [r4, #192]	; 0xc0
   18c24:	b	18a28 <snd_pcm_sw_params_set_start_threshold@plt+0x57e8>
   18c28:	ldr	r3, [pc, #-1024]	; 18830 <snd_pcm_sw_params_set_start_threshold@plt+0x55f0>
   18c2c:	ldr	r2, [r4, #4]
   18c30:	ldr	r3, [r3]
   18c34:	ldr	r5, [r2, #12]
   18c38:	cmp	r3, #0
   18c3c:	bne	18a7c <snd_pcm_sw_params_set_start_threshold@plt+0x583c>
   18c40:	ldr	r3, [pc, #-1044]	; 18834 <snd_pcm_sw_params_set_start_threshold@plt+0x55f4>
   18c44:	ldr	r7, [r3]
   18c48:	bl	12e20 <snd_strerror@plt>
   18c4c:	mov	r3, r5
   18c50:	ldr	r2, [pc, #-1056]	; 18838 <snd_pcm_sw_params_set_start_threshold@plt+0x55f8>
   18c54:	mov	r1, #1
   18c58:	str	r0, [sp]
   18c5c:	mov	r0, r7
   18c60:	bl	12ff4 <__fprintf_chk@plt>
   18c64:	b	1873c <snd_pcm_sw_params_set_start_threshold@plt+0x54fc>
   18c68:	ldr	r3, [r4, #220]	; 0xdc
   18c6c:	ldr	r1, [pc, #-1080]	; 1883c <snd_pcm_sw_params_set_start_threshold@plt+0x55fc>
   18c70:	ldr	r0, [r4, #40]	; 0x28
   18c74:	add	r7, r7, r3, lsl #2
   18c78:	ldr	r2, [r7, #24]
   18c7c:	bl	129f4 <snd_output_printf@plt>
   18c80:	b	18ac4 <snd_pcm_sw_params_set_start_threshold@plt+0x5884>
   18c84:	bl	12fc4 <__stack_chk_fail@plt>
   18c88:	ldr	r2, [r2, #64]	; 0x40
   18c8c:	ldr	r0, [r3, #76]	; 0x4c
   18c90:	mul	r1, r2, r1
   18c94:	bl	13144 <realloc@plt>
   18c98:	cmp	r0, #0
   18c9c:	beq	18bf0 <snd_pcm_sw_params_set_start_threshold@plt+0x59b0>
   18ca0:	ldrd	r2, [r4, #4]
   18ca4:	ldr	r1, [r2, #88]	; 0x58
   18ca8:	str	r0, [r3, #76]	; 0x4c
   18cac:	str	r1, [r3, #88]	; 0x58
   18cb0:	b	185d0 <snd_pcm_sw_params_set_start_threshold@plt+0x5390>
   18cb4:	ldr	r1, [r3, #64]	; 0x40
   18cb8:	ldr	r0, [r2, #76]	; 0x4c
   18cbc:	mul	r1, r1, ip
   18cc0:	bl	13144 <realloc@plt>
   18cc4:	cmp	r0, #0
   18cc8:	beq	18bf0 <snd_pcm_sw_params_set_start_threshold@plt+0x59b0>
   18ccc:	ldrd	r2, [r4, #4]
   18cd0:	ldr	r1, [r3, #88]	; 0x58
   18cd4:	str	r0, [r2, #76]	; 0x4c
   18cd8:	str	r1, [r2, #88]	; 0x58
   18cdc:	b	185d0 <snd_pcm_sw_params_set_start_threshold@plt+0x5390>
   18ce0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ce4:	add	fp, sp, #32
   18ce8:	ldr	r9, [pc, #532]	; 18f04 <snd_pcm_sw_params_set_start_threshold@plt+0x5cc4>
   18cec:	sub	sp, sp, #20
   18cf0:	ldr	r3, [r9]
   18cf4:	mov	r4, r0
   18cf8:	str	r3, [fp, #-40]	; 0xffffffd8
   18cfc:	ldr	r6, [r0]
   18d00:	bl	12f04 <snd_ctl_event_sizeof@plt>
   18d04:	mov	sl, #0
   18d08:	ldr	r7, [pc, #504]	; 18f08 <snd_pcm_sw_params_set_start_threshold@plt+0x5cc8>
   18d0c:	add	r0, r0, #7
   18d10:	bic	r0, r0, #7
   18d14:	sub	sp, sp, r0
   18d18:	bl	12f04 <snd_ctl_event_sizeof@plt>
   18d1c:	mov	r5, sp
   18d20:	mov	r1, sl
   18d24:	mov	r2, r0
   18d28:	mov	r0, r5
   18d2c:	bl	12c28 <memset@plt>
   18d30:	mov	r1, r5
   18d34:	ldr	r0, [r4, #132]	; 0x84
   18d38:	bl	12c40 <snd_ctl_read@plt>
   18d3c:	adds	r3, r0, #11
   18d40:	movne	r3, #1
   18d44:	cmp	r0, #0
   18d48:	moveq	r3, #0
   18d4c:	eor	r3, r3, #1
   18d50:	orrs	r3, r3, r0, lsr #31
   18d54:	bne	18e0c <snd_pcm_sw_params_set_start_threshold@plt+0x5bcc>
   18d58:	mov	r0, r5
   18d5c:	bl	13204 <snd_ctl_event_get_type@plt>
   18d60:	cmp	r0, #0
   18d64:	bne	18d30 <snd_pcm_sw_params_set_start_threshold@plt+0x5af0>
   18d68:	ldr	r3, [r6, #8]
   18d6c:	cmp	r4, r3
   18d70:	beq	18dd0 <snd_pcm_sw_params_set_start_threshold@plt+0x5b90>
   18d74:	ldr	r3, [r7]
   18d78:	cmp	r3, #6
   18d7c:	bgt	18de0 <snd_pcm_sw_params_set_start_threshold@plt+0x5ba0>
   18d80:	mov	r1, r5
   18d84:	ldr	r0, [r4, #148]	; 0x94
   18d88:	bl	16908 <snd_pcm_sw_params_set_start_threshold@plt+0x36c8>
   18d8c:	cmp	r0, #0
   18d90:	bne	18d30 <snd_pcm_sw_params_set_start_threshold@plt+0x5af0>
   18d94:	mov	r1, r5
   18d98:	ldr	r0, [r4, #152]	; 0x98
   18d9c:	bl	16908 <snd_pcm_sw_params_set_start_threshold@plt+0x36c8>
   18da0:	cmp	r0, #0
   18da4:	bne	18e9c <snd_pcm_sw_params_set_start_threshold@plt+0x5c5c>
   18da8:	mov	r1, r5
   18dac:	ldr	r0, [r4, #156]	; 0x9c
   18db0:	bl	16908 <snd_pcm_sw_params_set_start_threshold@plt+0x36c8>
   18db4:	cmp	r0, #0
   18db8:	bne	18eb8 <snd_pcm_sw_params_set_start_threshold@plt+0x5c78>
   18dbc:	mov	r1, r5
   18dc0:	ldr	r0, [r4, #160]	; 0xa0
   18dc4:	bl	16908 <snd_pcm_sw_params_set_start_threshold@plt+0x36c8>
   18dc8:	cmp	r0, #0
   18dcc:	bne	18ee8 <snd_pcm_sw_params_set_start_threshold@plt+0x5ca8>
   18dd0:	mov	r1, r5
   18dd4:	mov	r0, r4
   18dd8:	bl	1b7cc <snd_pcm_sw_params_set_start_threshold@plt+0x858c>
   18ddc:	b	18d30 <snd_pcm_sw_params_set_start_threshold@plt+0x5af0>
   18de0:	ldr	r2, [r4, #12]
   18de4:	mov	r0, r5
   18de8:	ldr	r8, [r6, #40]	; 0x28
   18dec:	str	r2, [fp, #-48]	; 0xffffffd0
   18df0:	bl	131b0 <snd_ctl_event_elem_get_name@plt>
   18df4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   18df8:	ldr	r1, [pc, #268]	; 18f0c <snd_pcm_sw_params_set_start_threshold@plt+0x5ccc>
   18dfc:	mov	r3, r0
   18e00:	mov	r0, r8
   18e04:	bl	129f4 <snd_output_printf@plt>
   18e08:	b	18d80 <snd_pcm_sw_params_set_start_threshold@plt+0x5b40>
   18e0c:	mov	r0, r4
   18e10:	bl	16d28 <snd_pcm_sw_params_set_start_threshold@plt+0x3ae8>
   18e14:	ldr	r3, [r7]
   18e18:	cmp	r3, #7
   18e1c:	mov	r5, r0
   18e20:	bgt	18ed0 <snd_pcm_sw_params_set_start_threshold@plt+0x5c90>
   18e24:	cmp	r5, #0
   18e28:	bne	18e6c <snd_pcm_sw_params_set_start_threshold@plt+0x5c2c>
   18e2c:	ldr	r3, [r4]
   18e30:	ldrb	r3, [r3, #56]	; 0x38
   18e34:	tst	r3, #4
   18e38:	ldrbne	r3, [r6, #56]	; 0x38
   18e3c:	strne	r5, [r6, #60]	; 0x3c
   18e40:	orrne	r3, r3, #8
   18e44:	strbne	r3, [r6, #56]	; 0x38
   18e48:	cmp	sl, #0
   18e4c:	bne	18e80 <snd_pcm_sw_params_set_start_threshold@plt+0x5c40>
   18e50:	mov	r0, #1
   18e54:	ldr	r2, [fp, #-40]	; 0xffffffd8
   18e58:	ldr	r3, [r9]
   18e5c:	cmp	r2, r3
   18e60:	bne	18f00 <snd_pcm_sw_params_set_start_threshold@plt+0x5cc0>
   18e64:	sub	sp, fp, #32
   18e68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e6c:	ldrb	r3, [r6, #56]	; 0x38
   18e70:	bic	r3, r3, #8
   18e74:	tst	r3, #4
   18e78:	strb	r3, [r6, #56]	; 0x38
   18e7c:	bne	18e48 <snd_pcm_sw_params_set_start_threshold@plt+0x5c08>
   18e80:	mov	r0, r6
   18e84:	bl	18120 <snd_pcm_sw_params_set_start_threshold@plt+0x4ee0>
   18e88:	mov	r0, r6
   18e8c:	bl	1833c <snd_pcm_sw_params_set_start_threshold@plt+0x50fc>
   18e90:	cmp	r0, #0
   18e94:	bge	18e50 <snd_pcm_sw_params_set_start_threshold@plt+0x5c10>
   18e98:	b	18e54 <snd_pcm_sw_params_set_start_threshold@plt+0x5c14>
   18e9c:	mov	r0, r4
   18ea0:	bl	16e70 <snd_pcm_sw_params_set_start_threshold@plt+0x3c30>
   18ea4:	ldr	r3, [r4, #28]
   18ea8:	cmp	r0, r3
   18eac:	beq	18d30 <snd_pcm_sw_params_set_start_threshold@plt+0x5af0>
   18eb0:	mov	sl, #1
   18eb4:	b	18d30 <snd_pcm_sw_params_set_start_threshold@plt+0x5af0>
   18eb8:	mov	r0, r4
   18ebc:	bl	16f34 <snd_pcm_sw_params_set_start_threshold@plt+0x3cf4>
   18ec0:	ldr	r3, [r4, #32]
   18ec4:	cmp	r3, r0
   18ec8:	bne	18eb0 <snd_pcm_sw_params_set_start_threshold@plt+0x5c70>
   18ecc:	b	18d30 <snd_pcm_sw_params_set_start_threshold@plt+0x5af0>
   18ed0:	mov	r3, r0
   18ed4:	ldr	r2, [r4, #12]
   18ed8:	ldr	r1, [pc, #48]	; 18f10 <snd_pcm_sw_params_set_start_threshold@plt+0x5cd0>
   18edc:	ldr	r0, [r6, #40]	; 0x28
   18ee0:	bl	129f4 <snd_output_printf@plt>
   18ee4:	b	18e24 <snd_pcm_sw_params_set_start_threshold@plt+0x5be4>
   18ee8:	mov	r0, r4
   18eec:	bl	16ff8 <snd_pcm_sw_params_set_start_threshold@plt+0x3db8>
   18ef0:	ldr	r3, [r4, #40]	; 0x28
   18ef4:	cmp	r3, r0
   18ef8:	bne	18eb0 <snd_pcm_sw_params_set_start_threshold@plt+0x5c70>
   18efc:	b	18d30 <snd_pcm_sw_params_set_start_threshold@plt+0x5af0>
   18f00:	bl	12fc4 <__stack_chk_fail@plt>
   18f04:	strdeq	lr, [r2], -r8
   18f08:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   18f0c:	andeq	sp, r1, r8, asr sl
   18f10:	andeq	sp, r1, r0, ror sl
   18f14:	ldrb	r3, [r0, #56]	; 0x38
   18f18:	push	{r4, r5, r6, lr}
   18f1c:	mov	r4, r0
   18f20:	ands	r3, r3, #4
   18f24:	mov	r5, r1
   18f28:	ldr	r0, [r0, #8]
   18f2c:	bne	18fd0 <snd_pcm_sw_params_set_start_threshold@plt+0x5d90>
   18f30:	ldr	r2, [r0, #136]	; 0x88
   18f34:	cmp	r2, #0
   18f38:	beq	18f78 <snd_pcm_sw_params_set_start_threshold@plt+0x5d38>
   18f3c:	ldr	r1, [r4, #68]	; 0x44
   18f40:	cmp	r1, #1
   18f44:	beq	18f54 <snd_pcm_sw_params_set_start_threshold@plt+0x5d14>
   18f48:	ldr	r1, [r4, #208]	; 0xd0
   18f4c:	cmp	r1, #0
   18f50:	beq	18fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x5d84>
   18f54:	add	r1, r5, r3, lsl #3
   18f58:	ldr	r0, [r0, #132]	; 0x84
   18f5c:	mov	r6, r3
   18f60:	bl	12dfc <snd_ctl_poll_descriptors@plt>
   18f64:	subs	r3, r0, #0
   18f68:	blt	18fc8 <snd_pcm_sw_params_set_start_threshold@plt+0x5d88>
   18f6c:	ldr	r3, [r4, #8]
   18f70:	ldr	r3, [r3, #136]	; 0x88
   18f74:	add	r3, r6, r3
   18f78:	ldr	r0, [r4, #4]
   18f7c:	ldr	r2, [r0, #136]	; 0x88
   18f80:	cmp	r2, #0
   18f84:	beq	18fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x5d84>
   18f88:	ldr	r1, [r4, #68]	; 0x44
   18f8c:	cmp	r1, #1
   18f90:	beq	18fa0 <snd_pcm_sw_params_set_start_threshold@plt+0x5d60>
   18f94:	ldr	r1, [r4, #208]	; 0xd0
   18f98:	cmp	r1, #0
   18f9c:	beq	18fc4 <snd_pcm_sw_params_set_start_threshold@plt+0x5d84>
   18fa0:	add	r1, r5, r3, lsl #3
   18fa4:	ldr	r0, [r0, #132]	; 0x84
   18fa8:	mov	r5, r3
   18fac:	bl	12dfc <snd_ctl_poll_descriptors@plt>
   18fb0:	subs	r3, r0, #0
   18fb4:	blt	18fc8 <snd_pcm_sw_params_set_start_threshold@plt+0x5d88>
   18fb8:	ldr	r3, [r4, #4]
   18fbc:	ldr	r3, [r3, #136]	; 0x88
   18fc0:	add	r3, r5, r3
   18fc4:	str	r3, [r4, #52]	; 0x34
   18fc8:	mov	r0, r3
   18fcc:	pop	{r4, r5, r6, pc}
   18fd0:	ldr	r2, [r0, #72]	; 0x48
   18fd4:	ldr	r0, [r0, #20]
   18fd8:	bl	13024 <snd_pcm_poll_descriptors@plt>
   18fdc:	subs	r3, r0, #0
   18fe0:	blt	18fc8 <snd_pcm_sw_params_set_start_threshold@plt+0x5d88>
   18fe4:	ldr	r2, [r4, #8]
   18fe8:	ldr	r3, [r4, #4]
   18fec:	ldr	r6, [r2, #72]	; 0x48
   18ff0:	ldr	r0, [r3, #20]
   18ff4:	ldr	r2, [r3, #72]	; 0x48
   18ff8:	add	r1, r5, r6, lsl #3
   18ffc:	bl	13024 <snd_pcm_poll_descriptors@plt>
   19000:	subs	r3, r0, #0
   19004:	blt	18fc8 <snd_pcm_sw_params_set_start_threshold@plt+0x5d88>
   19008:	ldr	r3, [r4, #4]
   1900c:	ldr	r0, [r4, #8]
   19010:	ldr	r3, [r3, #72]	; 0x48
   19014:	add	r3, r6, r3
   19018:	b	18f30 <snd_pcm_sw_params_set_start_threshold@plt+0x5cf0>
   1901c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19020:	vpush	{d8-d9}
   19024:	ldr	r7, [pc, #3720]	; 19eb4 <snd_pcm_sw_params_set_start_threshold@plt+0x6c74>
   19028:	ldr	r2, [pc, #3720]	; 19eb8 <snd_pcm_sw_params_set_start_threshold@plt+0x6c78>
   1902c:	mov	r4, r0
   19030:	ldr	r3, [r7]
   19034:	sub	sp, sp, #68	; 0x44
   19038:	ldr	r2, [r2]
   1903c:	cmp	r3, #11
   19040:	mov	r8, r1
   19044:	str	r2, [sp, #60]	; 0x3c
   19048:	ldr	sl, [r0, #8]
   1904c:	ldr	fp, [r0, #4]
   19050:	bgt	1918c <snd_pcm_sw_params_set_start_threshold@plt+0x5f4c>
   19054:	ldrb	r2, [r4, #128]	; 0x80
   19058:	tst	r2, #1
   1905c:	bne	191a8 <snd_pcm_sw_params_set_start_threshold@plt+0x5f68>
   19060:	cmp	r3, #12
   19064:	bgt	191d0 <snd_pcm_sw_params_set_start_threshold@plt+0x5f90>
   19068:	ldrb	r3, [r4, #56]	; 0x38
   1906c:	ands	r3, r3, #4
   19070:	moveq	r5, r3
   19074:	strheq	r3, [sp, #44]	; 0x2c
   19078:	strheq	r3, [sp, #42]	; 0x2a
   1907c:	bne	19460 <snd_pcm_sw_params_set_start_threshold@plt+0x6220>
   19080:	ldr	r2, [sl, #136]	; 0x88
   19084:	cmp	r2, #0
   19088:	beq	190d0 <snd_pcm_sw_params_set_start_threshold@plt+0x5e90>
   1908c:	ldr	r3, [r4, #68]	; 0x44
   19090:	cmp	r3, #1
   19094:	beq	190a4 <snd_pcm_sw_params_set_start_threshold@plt+0x5e64>
   19098:	ldr	r3, [r4, #208]	; 0xd0
   1909c:	cmp	r3, #0
   190a0:	beq	19134 <snd_pcm_sw_params_set_start_threshold@plt+0x5ef4>
   190a4:	add	r3, sp, #46	; 0x2e
   190a8:	add	r1, r8, r5, lsl #3
   190ac:	ldr	r0, [sl, #132]	; 0x84
   190b0:	bl	12dc0 <snd_ctl_poll_descriptors_revents@plt>
   190b4:	subs	r6, r0, #0
   190b8:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   190bc:	ldrh	r3, [sp, #46]	; 0x2e
   190c0:	cmp	r3, #0
   190c4:	bne	1978c <snd_pcm_sw_params_set_start_threshold@plt+0x654c>
   190c8:	ldr	r3, [sl, #136]	; 0x88
   190cc:	add	r5, r5, r3
   190d0:	ldr	r2, [fp, #136]	; 0x88
   190d4:	cmp	r2, #0
   190d8:	beq	19134 <snd_pcm_sw_params_set_start_threshold@plt+0x5ef4>
   190dc:	ldr	r3, [r4, #68]	; 0x44
   190e0:	cmp	r3, #1
   190e4:	beq	190f4 <snd_pcm_sw_params_set_start_threshold@plt+0x5eb4>
   190e8:	ldr	r3, [r4, #208]	; 0xd0
   190ec:	cmp	r3, #0
   190f0:	beq	19134 <snd_pcm_sw_params_set_start_threshold@plt+0x5ef4>
   190f4:	add	r1, r8, r5, lsl #3
   190f8:	add	r3, sp, #46	; 0x2e
   190fc:	ldr	r0, [fp, #132]	; 0x84
   19100:	bl	12dc0 <snd_ctl_poll_descriptors_revents@plt>
   19104:	subs	r6, r0, #0
   19108:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   1910c:	ldrh	r3, [sp, #46]	; 0x2e
   19110:	cmp	r3, #0
   19114:	beq	19134 <snd_pcm_sw_params_set_start_threshold@plt+0x5ef4>
   19118:	mov	r0, fp
   1911c:	bl	18ce0 <snd_pcm_sw_params_set_start_threshold@plt+0x5aa0>
   19120:	cmp	r0, #1
   19124:	mov	r6, r0
   19128:	beq	19164 <snd_pcm_sw_params_set_start_threshold@plt+0x5f24>
   1912c:	cmp	r0, #0
   19130:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   19134:	ldr	r3, [r7]
   19138:	cmp	r3, #9
   1913c:	bgt	194f8 <snd_pcm_sw_params_set_start_threshold@plt+0x62b8>
   19140:	ldrb	r3, [r4, #56]	; 0x38
   19144:	tst	r3, #4
   19148:	bne	19244 <snd_pcm_sw_params_set_start_threshold@plt+0x6004>
   1914c:	ldr	r3, [r7]
   19150:	cmp	r3, #13
   19154:	bgt	192ac <snd_pcm_sw_params_set_start_threshold@plt+0x606c>
   19158:	ldrb	r3, [r4, #128]	; 0x80
   1915c:	tst	r3, #1
   19160:	bne	192ac <snd_pcm_sw_params_set_start_threshold@plt+0x606c>
   19164:	mov	r6, #0
   19168:	ldr	r3, [pc, #3400]	; 19eb8 <snd_pcm_sw_params_set_start_threshold@plt+0x6c78>
   1916c:	ldr	r2, [sp, #60]	; 0x3c
   19170:	mov	r0, r6
   19174:	ldr	r3, [r3]
   19178:	cmp	r2, r3
   1917c:	bne	1a460 <snd_pcm_sw_params_set_start_threshold@plt+0x7220>
   19180:	add	sp, sp, #68	; 0x44
   19184:	vpop	{d8-d9}
   19188:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1918c:	ldr	r2, [r0]
   19190:	ldr	r1, [pc, #3364]	; 19ebc <snd_pcm_sw_params_set_start_threshold@plt+0x6c7c>
   19194:	ldr	r0, [r0, #40]	; 0x28
   19198:	bl	129f4 <snd_output_printf@plt>
   1919c:	ldr	r3, [r7]
   191a0:	cmp	r3, #13
   191a4:	ble	19054 <snd_pcm_sw_params_set_start_threshold@plt+0x5e14>
   191a8:	mov	r1, #0
   191ac:	add	r0, sp, #52	; 0x34
   191b0:	bl	12d48 <gettimeofday@plt>
   191b4:	ldr	r3, [r7]
   191b8:	ldr	r1, [sp, #52]	; 0x34
   191bc:	ldr	r2, [sp, #56]	; 0x38
   191c0:	cmp	r3, #12
   191c4:	str	r1, [r4, #112]	; 0x70
   191c8:	str	r2, [r4, #116]	; 0x74
   191cc:	ble	19068 <snd_pcm_sw_params_set_start_threshold@plt+0x5e28>
   191d0:	add	r1, sp, #48	; 0x30
   191d4:	ldr	r0, [sl, #20]
   191d8:	bl	12d78 <snd_pcm_delay@plt>
   191dc:	cmp	r0, #0
   191e0:	blt	19558 <snd_pcm_sw_params_set_start_threshold@plt+0x6318>
   191e4:	ldr	r3, [sl, #84]	; 0x54
   191e8:	ldr	r2, [sl, #12]
   191ec:	str	r3, [sp, #4]
   191f0:	ldr	r3, [sl, #88]	; 0x58
   191f4:	ldr	r1, [pc, #3268]	; 19ec0 <snd_pcm_sw_params_set_start_threshold@plt+0x6c80>
   191f8:	str	r3, [sp]
   191fc:	ldr	r3, [sp, #48]	; 0x30
   19200:	ldr	r0, [r4, #40]	; 0x28
   19204:	bl	129f4 <snd_output_printf@plt>
   19208:	add	r1, sp, #52	; 0x34
   1920c:	ldr	r0, [fp, #20]
   19210:	bl	12d78 <snd_pcm_delay@plt>
   19214:	cmp	r0, #0
   19218:	blt	199d0 <snd_pcm_sw_params_set_start_threshold@plt+0x6790>
   1921c:	ldr	r3, [fp, #84]	; 0x54
   19220:	ldr	r2, [fp, #12]
   19224:	str	r3, [sp, #4]
   19228:	ldr	r3, [fp, #88]	; 0x58
   1922c:	ldr	r1, [pc, #3212]	; 19ec0 <snd_pcm_sw_params_set_start_threshold@plt+0x6c80>
   19230:	str	r3, [sp]
   19234:	ldr	r3, [sp, #52]	; 0x34
   19238:	ldr	r0, [r4, #40]	; 0x28
   1923c:	bl	129f4 <snd_output_printf@plt>
   19240:	b	19068 <snd_pcm_sw_params_set_start_threshold@plt+0x5e28>
   19244:	mov	r0, fp
   19248:	bl	173f8 <snd_pcm_sw_params_set_start_threshold@plt+0x41b8>
   1924c:	ldrh	r3, [sp, #42]	; 0x2a
   19250:	cmp	r3, #0
   19254:	beq	19318 <snd_pcm_sw_params_set_start_threshold@plt+0x60d8>
   19258:	ldrh	r3, [sp, #44]	; 0x2c
   1925c:	cmp	r3, #0
   19260:	bne	19318 <snd_pcm_sw_params_set_start_threshold@plt+0x60d8>
   19264:	cmp	r0, #0
   19268:	bne	19764 <snd_pcm_sw_params_set_start_threshold@plt+0x6524>
   1926c:	ldr	r3, [sl, #96]	; 0x60
   19270:	cmp	r3, #20
   19274:	addle	r3, r3, #1
   19278:	strle	r3, [sl, #96]	; 0x60
   1927c:	bgt	1a0ac <snd_pcm_sw_params_set_start_threshold@plt+0x6e6c>
   19280:	ldrb	r3, [sl, #68]	; 0x44
   19284:	tst	r3, #4
   19288:	bne	1932c <snd_pcm_sw_params_set_start_threshold@plt+0x60ec>
   1928c:	ldrb	r3, [fp, #68]	; 0x44
   19290:	tst	r3, #4
   19294:	bne	1932c <snd_pcm_sw_params_set_start_threshold@plt+0x60ec>
   19298:	ldrb	r3, [r4, #56]	; 0x38
   1929c:	and	r3, r3, #2
   192a0:	cmp	r3, #0
   192a4:	beq	195c4 <snd_pcm_sw_params_set_start_threshold@plt+0x6384>
   192a8:	b	195a4 <snd_pcm_sw_params_set_start_threshold@plt+0x6364>
   192ac:	mov	r1, #0
   192b0:	add	r0, sp, #52	; 0x34
   192b4:	bl	12d48 <gettimeofday@plt>
   192b8:	ldr	r3, [sp, #56]	; 0x38
   192bc:	ldr	r1, [r4, #116]	; 0x74
   192c0:	ldr	r5, [sp, #52]	; 0x34
   192c4:	ldr	r2, [r4, #112]	; 0x70
   192c8:	cmp	r1, r3
   192cc:	str	r3, [r4, #124]	; 0x7c
   192d0:	str	r5, [r4, #120]	; 0x78
   192d4:	suble	r3, r3, r1
   192d8:	sub	r5, r5, r2
   192dc:	bgt	19524 <snd_pcm_sw_params_set_start_threshold@plt+0x62e4>
   192e0:	rsb	r2, r5, r5, lsl #5
   192e4:	ldr	r1, [r7]
   192e8:	rsb	r2, r2, r2, lsl #6
   192ec:	cmp	r1, #13
   192f0:	add	r5, r5, r2, lsl #3
   192f4:	add	r5, r3, r5, lsl #6
   192f8:	bgt	19a60 <snd_pcm_sw_params_set_start_threshold@plt+0x6820>
   192fc:	ldrb	r3, [r4, #128]	; 0x80
   19300:	tst	r3, #1
   19304:	beq	19164 <snd_pcm_sw_params_set_start_threshold@plt+0x5f24>
   19308:	ldr	r3, [r4, #192]	; 0xc0
   1930c:	cmp	r3, r5
   19310:	strlt	r5, [r4, #192]	; 0xc0
   19314:	b	19164 <snd_pcm_sw_params_set_start_threshold@plt+0x5f24>
   19318:	cmp	r0, #0
   1931c:	bne	19764 <snd_pcm_sw_params_set_start_threshold@plt+0x6524>
   19320:	ldrb	r3, [fp, #68]	; 0x44
   19324:	tst	r3, #4
   19328:	beq	1958c <snd_pcm_sw_params_set_start_threshold@plt+0x634c>
   1932c:	ldr	r3, [r4, #12]
   19330:	ldmib	r4, {r5, r8}
   19334:	str	r3, [sp, #24]
   19338:	ldr	r3, [r7]
   1933c:	cmp	r3, #5
   19340:	bgt	193c8 <snd_pcm_sw_params_set_start_threshold@plt+0x6188>
   19344:	ldrb	r3, [r5, #68]	; 0x44
   19348:	tst	r3, #4
   1934c:	bne	19400 <snd_pcm_sw_params_set_start_threshold@plt+0x61c0>
   19350:	mov	r0, r5
   19354:	bl	173f8 <snd_pcm_sw_params_set_start_threshold@plt+0x41b8>
   19358:	cmp	r0, #0
   1935c:	beq	1937c <snd_pcm_sw_params_set_start_threshold@plt+0x613c>
   19360:	ldrd	r2, [r4, #4]
   19364:	ldr	r1, [r3, #76]	; 0x4c
   19368:	ldr	r2, [r2, #76]	; 0x4c
   1936c:	cmp	r1, r2
   19370:	beq	19944 <snd_pcm_sw_params_set_start_threshold@plt+0x6704>
   19374:	mov	r0, r4
   19378:	bl	169e4 <snd_pcm_sw_params_set_start_threshold@plt+0x37a4>
   1937c:	ldrb	r3, [r5, #68]	; 0x44
   19380:	tst	r3, #4
   19384:	bne	19400 <snd_pcm_sw_params_set_start_threshold@plt+0x61c0>
   19388:	add	r1, sp, #52	; 0x34
   1938c:	ldr	r0, [r5, #20]
   19390:	bl	12d78 <snd_pcm_delay@plt>
   19394:	subs	r6, r0, #0
   19398:	bge	197ac <snd_pcm_sw_params_set_start_threshold@plt+0x656c>
   1939c:	cmn	r6, #32
   193a0:	beq	19954 <snd_pcm_sw_params_set_start_threshold@plt+0x6714>
   193a4:	cmn	r6, #86	; 0x56
   193a8:	bne	19c08 <snd_pcm_sw_params_set_start_threshold@plt+0x69c8>
   193ac:	mov	r0, r5
   193b0:	bl	17198 <snd_pcm_sw_params_set_start_threshold@plt+0x3f58>
   193b4:	subs	r6, r0, #0
   193b8:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   193bc:	ldr	r3, [r7]
   193c0:	cmp	r3, #5
   193c4:	ble	19344 <snd_pcm_sw_params_set_start_threshold@plt+0x6104>
   193c8:	ldrb	r0, [r8, #68]	; 0x44
   193cc:	ldrb	r3, [r5, #68]	; 0x44
   193d0:	ldr	r2, [r4]
   193d4:	ldr	r1, [pc, #2792]	; 19ec4 <snd_pcm_sw_params_set_start_threshold@plt+0x6c84>
   193d8:	lsr	r0, r0, #2
   193dc:	and	r0, r0, #1
   193e0:	lsr	r3, r3, #2
   193e4:	str	r0, [sp]
   193e8:	and	r3, r3, #1
   193ec:	ldr	r0, [r4, #40]	; 0x28
   193f0:	bl	129f4 <snd_output_printf@plt>
   193f4:	ldrb	r3, [r5, #68]	; 0x44
   193f8:	tst	r3, #4
   193fc:	beq	19350 <snd_pcm_sw_params_set_start_threshold@plt+0x6110>
   19400:	ldrb	r3, [r5, #68]	; 0x44
   19404:	ldr	r0, [r5, #20]
   19408:	bic	r3, r3, #4
   1940c:	strb	r3, [r5, #68]	; 0x44
   19410:	bl	12b14 <snd_pcm_prepare@plt>
   19414:	subs	r6, r0, #0
   19418:	blt	19b60 <snd_pcm_sw_params_set_start_threshold@plt+0x6920>
   1941c:	ldr	r0, [r5, #20]
   19420:	bl	12aa8 <snd_pcm_start@plt>
   19424:	subs	r6, r0, #0
   19428:	bge	19388 <snd_pcm_sw_params_set_start_threshold@plt+0x6148>
   1942c:	ldr	r2, [pc, #2780]	; 19f10 <snd_pcm_sw_params_set_start_threshold@plt+0x6cd0>
   19430:	ldr	r4, [r5, #12]
   19434:	ldr	r2, [r2]
   19438:	cmp	r2, #0
   1943c:	beq	19cac <snd_pcm_sw_params_set_start_threshold@plt+0x6a6c>
   19440:	bl	12e20 <snd_strerror@plt>
   19444:	mov	r3, r4
   19448:	ldr	r2, [pc, #2680]	; 19ec8 <snd_pcm_sw_params_set_start_threshold@plt+0x6c88>
   1944c:	mov	r1, #1
   19450:	str	r0, [sp]
   19454:	mov	r0, #2
   19458:	bl	12eec <__syslog_chk@plt>
   1945c:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   19460:	add	r3, sp, #42	; 0x2a
   19464:	ldr	r2, [sl, #72]	; 0x48
   19468:	mov	r1, r8
   1946c:	ldr	r0, [sl, #20]
   19470:	bl	12fd0 <snd_pcm_poll_descriptors_revents@plt>
   19474:	subs	r6, r0, #0
   19478:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   1947c:	ldr	r5, [sl, #72]	; 0x48
   19480:	add	r3, sp, #44	; 0x2c
   19484:	ldr	r2, [fp, #72]	; 0x48
   19488:	add	r1, r8, r5, lsl #3
   1948c:	ldr	r0, [fp, #20]
   19490:	bl	12fd0 <snd_pcm_poll_descriptors_revents@plt>
   19494:	subs	r6, r0, #0
   19498:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   1949c:	ldrb	r2, [r4, #128]	; 0x80
   194a0:	ldr	r3, [fp, #72]	; 0x48
   194a4:	tst	r2, #1
   194a8:	add	r5, r5, r3
   194ac:	beq	19080 <snd_pcm_sw_params_set_start_threshold@plt+0x5e40>
   194b0:	ldrh	r3, [sp, #44]	; 0x2c
   194b4:	ldrh	r2, [sp, #42]	; 0x2a
   194b8:	orrs	r3, r2, r3
   194bc:	addne	r3, r4, #140	; 0x8c
   194c0:	addne	r2, r4, #148	; 0x94
   194c4:	ldmne	r3, {r0, r1}
   194c8:	addne	ip, r4, #112	; 0x70
   194cc:	addeq	ip, r4, #112	; 0x70
   194d0:	stmne	r2, {r0, r1}
   194d4:	ldmne	ip, {r0, r1}
   194d8:	add	r2, r4, #164	; 0xa4
   194dc:	stmne	r3, {r0, r1}
   194e0:	add	r3, r4, #156	; 0x9c
   194e4:	ldm	r3, {r0, r1}
   194e8:	stm	r2, {r0, r1}
   194ec:	ldm	ip, {r0, r1}
   194f0:	stm	r3, {r0, r1}
   194f4:	b	19080 <snd_pcm_sw_params_set_start_threshold@plt+0x5e40>
   194f8:	ldrh	r1, [sp, #44]	; 0x2c
   194fc:	ldrh	r3, [sp, #42]	; 0x2a
   19500:	ldr	r2, [r4]
   19504:	str	r1, [sp]
   19508:	ldr	r1, [pc, #2492]	; 19ecc <snd_pcm_sw_params_set_start_threshold@plt+0x6c8c>
   1950c:	ldr	r0, [r4, #40]	; 0x28
   19510:	bl	129f4 <snd_output_printf@plt>
   19514:	ldrb	r3, [r4, #56]	; 0x38
   19518:	tst	r3, #4
   1951c:	beq	1914c <snd_pcm_sw_params_set_start_threshold@plt+0x5f0c>
   19520:	b	19244 <snd_pcm_sw_params_set_start_threshold@plt+0x6004>
   19524:	add	r2, r3, #999424	; 0xf4000
   19528:	add	r2, r2, #576	; 0x240
   1952c:	ldr	r3, [pc, #2460]	; 19ed0 <snd_pcm_sw_params_set_start_threshold@plt+0x6c90>
   19530:	sub	r2, r2, r1
   19534:	sub	r5, r5, #1
   19538:	smull	r3, r1, r3, r2
   1953c:	asr	r3, r2, #31
   19540:	rsb	r3, r3, r1, asr #18
   19544:	rsb	r1, r3, r3, lsl #5
   19548:	rsb	r1, r1, r1, lsl #6
   1954c:	add	r3, r3, r1, lsl #3
   19550:	sub	r3, r2, r3, lsl #6
   19554:	b	192e0 <snd_pcm_sw_params_set_start_threshold@plt+0x60a0>
   19558:	ldr	r5, [r4, #40]	; 0x28
   1955c:	ldr	r6, [sl, #12]
   19560:	bl	12e20 <snd_strerror@plt>
   19564:	ldr	r3, [sl, #84]	; 0x54
   19568:	mov	r2, r6
   1956c:	str	r3, [sp, #4]
   19570:	ldr	r3, [sl, #88]	; 0x58
   19574:	ldr	r1, [pc, #2392]	; 19ed4 <snd_pcm_sw_params_set_start_threshold@plt+0x6c94>
   19578:	str	r3, [sp]
   1957c:	mov	r3, r0
   19580:	mov	r0, r5
   19584:	bl	129f4 <snd_output_printf@plt>
   19588:	b	19208 <snd_pcm_sw_params_set_start_threshold@plt+0x5fc8>
   1958c:	ldrb	r3, [r4, #56]	; 0x38
   19590:	ands	r5, r3, #2
   19594:	beq	19b2c <snd_pcm_sw_params_set_start_threshold@plt+0x68ec>
   19598:	ldrb	r3, [sl, #68]	; 0x44
   1959c:	tst	r3, #4
   195a0:	bne	1932c <snd_pcm_sw_params_set_start_threshold@plt+0x60ec>
   195a4:	mov	r0, r4
   195a8:	bl	18120 <snd_pcm_sw_params_set_start_threshold@plt+0x4ee0>
   195ac:	subs	r6, r0, #0
   195b0:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   195b4:	mov	r0, r4
   195b8:	bl	1833c <snd_pcm_sw_params_set_start_threshold@plt+0x50fc>
   195bc:	subs	r6, r0, #0
   195c0:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   195c4:	ldr	r3, [r4, #64]	; 0x40
   195c8:	cmp	r3, #0
   195cc:	beq	196e4 <snd_pcm_sw_params_set_start_threshold@plt+0x64a4>
   195d0:	ldrd	r2, [sl, #104]	; 0x68
   195d4:	ldr	r0, [sl, #112]	; 0x70
   195d8:	mov	r1, #0
   195dc:	cmp	r3, r1
   195e0:	cmpeq	r2, r0
   195e4:	bcc	19a88 <snd_pcm_sw_params_set_start_threshold@plt+0x6848>
   195e8:	ldrd	r2, [fp, #104]	; 0x68
   195ec:	cmp	r1, r3
   195f0:	cmpeq	r0, r2
   195f4:	bhi	19a88 <snd_pcm_sw_params_set_start_threshold@plt+0x6848>
   195f8:	vldr	s15, [fp, #128]	; 0x80
   195fc:	vldr	d3, [fp, #120]	; 0x78
   19600:	vldr	s11, [sl, #128]	; 0x80
   19604:	vldr	d6, [sl, #120]	; 0x78
   19608:	vcvt.f64.u32	d7, s15
   1960c:	ldr	r3, [r7]
   19610:	vcvt.f64.u32	d2, s11
   19614:	vldr	s11, [r4, #108]	; 0x6c
   19618:	cmp	r3, #3
   1961c:	vcvt.f64.u32	d4, s11
   19620:	vmul.f64	d7, d7, d3
   19624:	vldr	s11, [r4, #12]
   19628:	vcvt.f64.s32	d5, s11
   1962c:	vmla.f64	d7, d2, d6
   19630:	vdiv.f64	d6, d7, d4
   19634:	vsub.f64	d6, d6, d5
   19638:	vcvt.s32.f64	s15, d6
   1963c:	vmov	r5, s15
   19640:	bgt	1a124 <snd_pcm_sw_params_set_start_threshold@plt+0x6ee4>
   19644:	cmp	r5, #0
   19648:	ble	1a0e4 <snd_pcm_sw_params_set_start_threshold@plt+0x6ea4>
   1964c:	ldr	r3, [r4, #96]	; 0x60
   19650:	cmp	r3, r5
   19654:	beq	1a258 <snd_pcm_sw_params_set_start_threshold@plt+0x7018>
   19658:	bge	19670 <snd_pcm_sw_params_set_start_threshold@plt+0x6430>
   1965c:	vldr	d7, [r4, #88]	; 0x58
   19660:	vldr	d6, [r4, #80]	; 0x50
   19664:	vadd.f64	d7, d7, d7
   19668:	vadd.f64	d7, d6, d7
   1966c:	vstr	d7, [r4, #80]	; 0x50
   19670:	ldr	r3, [r4, #100]	; 0x64
   19674:	mov	r0, r4
   19678:	cmp	r3, r5
   1967c:	ldr	r3, [r4, #104]	; 0x68
   19680:	strgt	r5, [r4, #100]	; 0x64
   19684:	cmp	r3, r5
   19688:	strlt	r5, [r4, #104]	; 0x68
   1968c:	str	r5, [r4, #96]	; 0x60
   19690:	bl	17c38 <snd_pcm_sw_params_set_start_threshold@plt+0x49f8>
   19694:	ldr	r3, [sl, #112]	; 0x70
   19698:	ldr	r2, [sl, #104]	; 0x68
   1969c:	ldr	r0, [sl, #108]	; 0x6c
   196a0:	mov	ip, #0
   196a4:	subs	r2, r2, r3
   196a8:	sbc	r0, r0, ip
   196ac:	str	r2, [sl, #104]	; 0x68
   196b0:	str	r0, [sl, #108]	; 0x6c
   196b4:	ldr	r2, [fp, #104]	; 0x68
   196b8:	ldr	r1, [fp, #108]	; 0x6c
   196bc:	subs	r3, r2, r3
   196c0:	ldr	r2, [r4, #64]	; 0x40
   196c4:	sbc	r1, r1, ip
   196c8:	cmp	r2, ip
   196cc:	str	r3, [fp, #104]	; 0x68
   196d0:	str	r1, [fp, #108]	; 0x6c
   196d4:	str	ip, [sl, #128]	; 0x80
   196d8:	str	ip, [fp, #128]	; 0x80
   196dc:	str	ip, [r4, #108]	; 0x6c
   196e0:	bne	19a88 <snd_pcm_sw_params_set_start_threshold@plt+0x6848>
   196e4:	ldr	r3, [r7]
   196e8:	cmp	r3, #12
   196ec:	ble	19158 <snd_pcm_sw_params_set_start_threshold@plt+0x5f18>
   196f0:	add	r1, sp, #48	; 0x30
   196f4:	ldr	r0, [sl, #20]
   196f8:	bl	12d78 <snd_pcm_delay@plt>
   196fc:	cmp	r0, #0
   19700:	blt	19bd4 <snd_pcm_sw_params_set_start_threshold@plt+0x6994>
   19704:	ldr	r3, [sl, #84]	; 0x54
   19708:	ldr	r2, [sl, #12]
   1970c:	str	r3, [sp, #4]
   19710:	ldr	r3, [sl, #88]	; 0x58
   19714:	ldr	r1, [pc, #1980]	; 19ed8 <snd_pcm_sw_params_set_start_threshold@plt+0x6c98>
   19718:	str	r3, [sp]
   1971c:	ldr	r3, [sp, #48]	; 0x30
   19720:	ldr	r0, [r4, #40]	; 0x28
   19724:	bl	129f4 <snd_output_printf@plt>
   19728:	add	r1, sp, #52	; 0x34
   1972c:	ldr	r0, [fp, #20]
   19730:	bl	12d78 <snd_pcm_delay@plt>
   19734:	cmp	r0, #0
   19738:	blt	19ba0 <snd_pcm_sw_params_set_start_threshold@plt+0x6960>
   1973c:	ldr	r3, [fp, #84]	; 0x54
   19740:	ldr	r2, [fp, #12]
   19744:	str	r3, [sp, #4]
   19748:	ldr	r3, [fp, #88]	; 0x58
   1974c:	ldr	r1, [pc, #1924]	; 19ed8 <snd_pcm_sw_params_set_start_threshold@plt+0x6c98>
   19750:	str	r3, [sp]
   19754:	ldr	r3, [sp, #52]	; 0x34
   19758:	ldr	r0, [r4, #40]	; 0x28
   1975c:	bl	129f4 <snd_output_printf@plt>
   19760:	b	1914c <snd_pcm_sw_params_set_start_threshold@plt+0x5f0c>
   19764:	ldrd	r2, [r4, #4]
   19768:	mov	ip, #0
   1976c:	ldr	r1, [r3, #76]	; 0x4c
   19770:	ldr	r2, [r2, #76]	; 0x4c
   19774:	str	ip, [sl, #96]	; 0x60
   19778:	cmp	r1, r2
   1977c:	beq	19a78 <snd_pcm_sw_params_set_start_threshold@plt+0x6838>
   19780:	mov	r0, r4
   19784:	bl	169e4 <snd_pcm_sw_params_set_start_threshold@plt+0x37a4>
   19788:	b	19320 <snd_pcm_sw_params_set_start_threshold@plt+0x60e0>
   1978c:	mov	r0, sl
   19790:	bl	18ce0 <snd_pcm_sw_params_set_start_threshold@plt+0x5aa0>
   19794:	cmp	r0, #1
   19798:	mov	r6, r0
   1979c:	beq	19164 <snd_pcm_sw_params_set_start_threshold@plt+0x5f24>
   197a0:	cmp	r0, #0
   197a4:	bge	190c8 <snd_pcm_sw_params_set_start_threshold@plt+0x5e88>
   197a8:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   197ac:	add	r1, sp, #48	; 0x30
   197b0:	ldr	r0, [r8, #20]
   197b4:	bl	12d78 <snd_pcm_delay@plt>
   197b8:	subs	r6, r0, #0
   197bc:	blt	19920 <snd_pcm_sw_params_set_start_threshold@plt+0x66e0>
   197c0:	ldr	lr, [sp, #48]	; 0x30
   197c4:	mov	r2, lr
   197c8:	asr	r3, lr, #31
   197cc:	ldr	ip, [sp, #52]	; 0x34
   197d0:	ldr	r9, [r8, #76]	; 0x4c
   197d4:	ldr	r6, [r5, #76]	; 0x4c
   197d8:	asr	r1, ip, #31
   197dc:	cmp	r9, r6
   197e0:	mov	r0, ip
   197e4:	vldr	d5, [r8, #120]	; 0x78
   197e8:	strd	r0, [r5, #104]	; 0x68
   197ec:	strd	r2, [r8, #104]	; 0x68
   197f0:	ldrne	r3, [r5, #84]	; 0x54
   197f4:	ldr	r1, [r4, #272]	; 0x110
   197f8:	addne	ip, ip, r3
   197fc:	strne	ip, [sp, #52]	; 0x34
   19800:	ldr	r3, [r8, #84]	; 0x54
   19804:	vmov	s13, ip
   19808:	add	r3, r1, r3
   1980c:	add	r3, r3, lr
   19810:	vldr	d4, [r5, #120]	; 0x78
   19814:	vmov	s15, r3
   19818:	vcvt.f64.s32	d6, s13
   1981c:	mov	r2, #0
   19820:	str	r3, [sp, #48]	; 0x30
   19824:	vcvt.f64.s32	d7, s15
   19828:	str	r2, [r5, #128]	; 0x80
   1982c:	str	r2, [r8, #128]	; 0x80
   19830:	str	r2, [r4, #108]	; 0x6c
   19834:	str	r2, [r4, #104]	; 0x68
   19838:	vmul.f64	d6, d6, d4
   1983c:	str	r2, [r4, #100]	; 0x64
   19840:	str	r2, [r4, #96]	; 0x60
   19844:	vmul.f64	d7, d7, d5
   19848:	ldr	r2, [r7]
   1984c:	cmp	r2, #6
   19850:	vcvt.s32.f64	s13, d6
   19854:	vcvt.s32.f64	s15, d7
   19858:	vmov	r6, s13
   1985c:	vmov	r2, s15
   19860:	add	r9, r6, r2
   19864:	bgt	19968 <snd_pcm_sw_params_set_start_threshold@plt+0x6728>
   19868:	ldr	r3, [sp, #24]
   1986c:	cmp	r3, r9
   19870:	bcs	19cd4 <snd_pcm_sw_params_set_start_threshold@plt+0x6a94>
   19874:	ldrd	r2, [r5, #104]	; 0x68
   19878:	orrs	r2, r2, r3
   1987c:	beq	19f38 <snd_pcm_sw_params_set_start_threshold@plt+0x6cf8>
   19880:	ldr	r0, [r5, #20]
   19884:	bl	12f1c <snd_pcm_drop@plt>
   19888:	subs	r6, r0, #0
   1988c:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   19890:	ldr	r0, [r5, #20]
   19894:	bl	12b14 <snd_pcm_prepare@plt>
   19898:	subs	r6, r0, #0
   1989c:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   198a0:	ldr	r0, [r5, #20]
   198a4:	bl	12aa8 <snd_pcm_start@plt>
   198a8:	subs	r6, r0, #0
   198ac:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   198b0:	ldr	r3, [sp, #24]
   198b4:	vldr	d5, [r5, #120]	; 0x78
   198b8:	sub	r9, r9, r3
   198bc:	vmov	s15, r9
   198c0:	ldmib	r4, {r1, r9}
   198c4:	vcvt.f64.u32	d7, s15
   198c8:	ldr	r2, [r1, #76]	; 0x4c
   198cc:	ldr	r0, [r9, #76]	; 0x4c
   198d0:	ldr	r3, [r1, #84]	; 0x54
   198d4:	cmp	r0, r2
   198d8:	vdiv.f64	d6, d7, d5
   198dc:	vcvt.s32.f64	s15, d6
   198e0:	vmov	r6, s15
   198e4:	beq	19a04 <snd_pcm_sw_params_set_start_threshold@plt+0x67c4>
   198e8:	cmp	r6, r3
   198ec:	subls	r3, r3, r6
   198f0:	movhi	r6, r3
   198f4:	movhi	r3, #0
   198f8:	str	r3, [r1, #84]	; 0x54
   198fc:	ldr	r3, [r7]
   19900:	cmp	r3, #6
   19904:	ble	1933c <snd_pcm_sw_params_set_start_threshold@plt+0x60fc>
   19908:	mov	r2, r6
   1990c:	ldr	r1, [pc, #1480]	; 19edc <snd_pcm_sw_params_set_start_threshold@plt+0x6c9c>
   19910:	ldr	r0, [r4, #40]	; 0x28
   19914:	bl	129f4 <snd_output_printf@plt>
   19918:	ldr	r3, [r7]
   1991c:	b	1933c <snd_pcm_sw_params_set_start_threshold@plt+0x60fc>
   19920:	cmn	r6, #32
   19924:	beq	199ac <snd_pcm_sw_params_set_start_threshold@plt+0x676c>
   19928:	cmn	r6, #86	; 0x56
   1992c:	bne	1a20c <snd_pcm_sw_params_set_start_threshold@plt+0x6fcc>
   19930:	mov	r0, r8
   19934:	bl	17198 <snd_pcm_sw_params_set_start_threshold@plt+0x3f58>
   19938:	subs	r6, r0, #0
   1993c:	bge	193bc <snd_pcm_sw_params_set_start_threshold@plt+0x617c>
   19940:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   19944:	ldr	r2, [r3, #84]	; 0x54
   19948:	add	r2, r2, r0
   1994c:	str	r2, [r3, #84]	; 0x54
   19950:	b	1937c <snd_pcm_sw_params_set_start_threshold@plt+0x613c>
   19954:	ldrb	r2, [r5, #68]	; 0x44
   19958:	ldr	r3, [r7]
   1995c:	orr	r2, r2, #4
   19960:	strb	r2, [r5, #68]	; 0x44
   19964:	b	1933c <snd_pcm_sw_params_set_start_threshold@plt+0x60fc>
   19968:	vstr	s15, [sp, #4]
   1996c:	str	r1, [sp, #16]
   19970:	ldr	r1, [sp, #24]
   19974:	str	r3, [sp]
   19978:	str	r1, [sp, #8]
   1997c:	str	r9, [sp, #12]
   19980:	mov	r2, ip
   19984:	vmov	r3, s13
   19988:	ldr	r1, [pc, #1360]	; 19ee0 <snd_pcm_sw_params_set_start_threshold@plt+0x6ca0>
   1998c:	ldr	r0, [r4, #40]	; 0x28
   19990:	bl	129f4 <snd_output_printf@plt>
   19994:	ldr	r3, [r8, #84]	; 0x54
   19998:	ldr	r2, [r5, #84]	; 0x54
   1999c:	ldr	r1, [pc, #1344]	; 19ee4 <snd_pcm_sw_params_set_start_threshold@plt+0x6ca4>
   199a0:	ldr	r0, [r4, #40]	; 0x28
   199a4:	bl	129f4 <snd_output_printf@plt>
   199a8:	b	19868 <snd_pcm_sw_params_set_start_threshold@plt+0x6628>
   199ac:	mov	r3, #0
   199b0:	str	r3, [sp, #48]	; 0x30
   199b4:	ldrb	r1, [r8, #68]	; 0x44
   199b8:	mov	lr, r3
   199bc:	mov	r2, #0
   199c0:	orr	r1, r1, #4
   199c4:	mov	r3, #0
   199c8:	strb	r1, [r8, #68]	; 0x44
   199cc:	b	197cc <snd_pcm_sw_params_set_start_threshold@plt+0x658c>
   199d0:	ldr	r5, [r4, #40]	; 0x28
   199d4:	ldr	r6, [fp, #12]
   199d8:	bl	12e20 <snd_strerror@plt>
   199dc:	ldr	r3, [fp, #84]	; 0x54
   199e0:	mov	r2, r6
   199e4:	str	r3, [sp, #4]
   199e8:	ldr	r3, [fp, #88]	; 0x58
   199ec:	ldr	r1, [pc, #1248]	; 19ed4 <snd_pcm_sw_params_set_start_threshold@plt+0x6c94>
   199f0:	str	r3, [sp]
   199f4:	mov	r3, r0
   199f8:	mov	r0, r5
   199fc:	bl	129f4 <snd_output_printf@plt>
   19a00:	b	19068 <snd_pcm_sw_params_set_start_threshold@plt+0x5e28>
   19a04:	ldr	r0, [r9, #84]	; 0x54
   19a08:	cmp	r6, r0
   19a0c:	movls	r2, r6
   19a10:	movhi	r2, r0
   19a14:	movls	r0, r6
   19a18:	cmp	r3, r2
   19a1c:	mov	r6, r0
   19a20:	movcc	r6, r3
   19a24:	ldr	r0, [r9, #80]	; 0x50
   19a28:	subcs	r3, r3, r2
   19a2c:	movcc	r2, r6
   19a30:	movcc	r3, #0
   19a34:	str	r3, [r1, #84]	; 0x54
   19a38:	add	r0, r2, r0
   19a3c:	ldr	r1, [r9, #88]	; 0x58
   19a40:	str	r2, [sp, #28]
   19a44:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   19a48:	ldr	r3, [r9, #84]	; 0x54
   19a4c:	ldr	r2, [sp, #28]
   19a50:	sub	r2, r3, r2
   19a54:	str	r2, [r9, #84]	; 0x54
   19a58:	str	r1, [r9, #80]	; 0x50
   19a5c:	b	198fc <snd_pcm_sw_params_set_start_threshold@plt+0x66bc>
   19a60:	mov	r3, r5
   19a64:	ldr	r2, [r4]
   19a68:	ldr	r1, [pc, #1144]	; 19ee8 <snd_pcm_sw_params_set_start_threshold@plt+0x6ca8>
   19a6c:	ldr	r0, [r4, #40]	; 0x28
   19a70:	bl	129f4 <snd_output_printf@plt>
   19a74:	b	192fc <snd_pcm_sw_params_set_start_threshold@plt+0x60bc>
   19a78:	ldr	r2, [r3, #84]	; 0x54
   19a7c:	add	r0, r2, r0
   19a80:	str	r0, [r3, #84]	; 0x54
   19a84:	b	19320 <snd_pcm_sw_params_set_start_threshold@plt+0x60e0>
   19a88:	ldr	r3, [r4, #8]
   19a8c:	add	r1, sp, #52	; 0x34
   19a90:	ldr	r0, [r3, #20]
   19a94:	bl	12d78 <snd_pcm_delay@plt>
   19a98:	cmp	r0, #0
   19a9c:	movlt	r5, #0
   19aa0:	ldrge	r3, [r4, #8]
   19aa4:	ldrge	r2, [sp, #52]	; 0x34
   19aa8:	ldrge	r5, [r4, #272]	; 0x110
   19aac:	ldrge	r1, [r3, #84]	; 0x54
   19ab0:	strge	r2, [r3, #116]	; 0x74
   19ab4:	ldr	r3, [r4, #4]
   19ab8:	addge	r5, r2, r5
   19abc:	addge	r5, r5, r1
   19ac0:	ldr	r0, [r3, #20]
   19ac4:	add	r1, sp, #52	; 0x34
   19ac8:	bl	12d78 <snd_pcm_delay@plt>
   19acc:	cmp	r0, #0
   19ad0:	movlt	r6, #0
   19ad4:	ldrge	r3, [r4, #4]
   19ad8:	ldrge	r6, [sp, #52]	; 0x34
   19adc:	ldrge	r2, [r3, #84]	; 0x54
   19ae0:	strge	r6, [r3, #116]	; 0x74
   19ae4:	ldr	r3, [r7]
   19ae8:	addge	r6, r6, r2
   19aec:	cmp	r3, #4
   19af0:	bgt	19c3c <snd_pcm_sw_params_set_start_threshold@plt+0x69fc>
   19af4:	cmp	r5, #0
   19af8:	ble	19b94 <snd_pcm_sw_params_set_start_threshold@plt+0x6954>
   19afc:	ldr	r2, [sl, #128]	; 0x80
   19b00:	cmp	r6, #0
   19b04:	add	r5, r2, r5
   19b08:	str	r5, [sl, #128]	; 0x80
   19b0c:	ble	19b1c <snd_pcm_sw_params_set_start_threshold@plt+0x68dc>
   19b10:	ldr	r2, [fp, #128]	; 0x80
   19b14:	add	r6, r2, r6
   19b18:	str	r6, [fp, #128]	; 0x80
   19b1c:	ldr	r2, [r4, #108]	; 0x6c
   19b20:	add	r2, r2, #1
   19b24:	str	r2, [r4, #108]	; 0x6c
   19b28:	b	196e8 <snd_pcm_sw_params_set_start_threshold@plt+0x64a8>
   19b2c:	mov	r0, sl
   19b30:	bl	171dc <snd_pcm_sw_params_set_start_threshold@plt+0x3f9c>
   19b34:	cmp	r0, #0
   19b38:	beq	19280 <snd_pcm_sw_params_set_start_threshold@plt+0x6040>
   19b3c:	ldr	r3, [r4, #4]
   19b40:	ldr	r1, [r4, #8]
   19b44:	ldr	r2, [r3, #76]	; 0x4c
   19b48:	ldr	r1, [r1, #76]	; 0x4c
   19b4c:	cmp	r1, r2
   19b50:	beq	1a10c <snd_pcm_sw_params_set_start_threshold@plt+0x6ecc>
   19b54:	mov	r3, #0
   19b58:	str	r3, [sl, #96]	; 0x60
   19b5c:	b	19280 <snd_pcm_sw_params_set_start_threshold@plt+0x6040>
   19b60:	ldr	r3, [pc, #936]	; 19f10 <snd_pcm_sw_params_set_start_threshold@plt+0x6cd0>
   19b64:	ldr	r4, [r5, #12]
   19b68:	ldr	r3, [r3]
   19b6c:	cmp	r3, #0
   19b70:	beq	19c70 <snd_pcm_sw_params_set_start_threshold@plt+0x6a30>
   19b74:	bl	12e20 <snd_strerror@plt>
   19b78:	mov	r3, r4
   19b7c:	ldr	r2, [pc, #872]	; 19eec <snd_pcm_sw_params_set_start_threshold@plt+0x6cac>
   19b80:	mov	r1, #1
   19b84:	str	r0, [sp]
   19b88:	mov	r0, #2
   19b8c:	bl	12eec <__syslog_chk@plt>
   19b90:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   19b94:	cmp	r6, #0
   19b98:	ble	196e8 <snd_pcm_sw_params_set_start_threshold@plt+0x64a8>
   19b9c:	b	19b10 <snd_pcm_sw_params_set_start_threshold@plt+0x68d0>
   19ba0:	ldr	r5, [r4, #40]	; 0x28
   19ba4:	ldr	r6, [fp, #12]
   19ba8:	bl	12e20 <snd_strerror@plt>
   19bac:	ldr	r3, [fp, #84]	; 0x54
   19bb0:	mov	r2, r6
   19bb4:	str	r3, [sp, #4]
   19bb8:	ldr	r3, [fp, #88]	; 0x58
   19bbc:	ldr	r1, [pc, #812]	; 19ef0 <snd_pcm_sw_params_set_start_threshold@plt+0x6cb0>
   19bc0:	str	r3, [sp]
   19bc4:	mov	r3, r0
   19bc8:	mov	r0, r5
   19bcc:	bl	129f4 <snd_output_printf@plt>
   19bd0:	b	1914c <snd_pcm_sw_params_set_start_threshold@plt+0x5f0c>
   19bd4:	ldr	r5, [r4, #40]	; 0x28
   19bd8:	ldr	r6, [sl, #12]
   19bdc:	bl	12e20 <snd_strerror@plt>
   19be0:	ldr	r3, [sl, #84]	; 0x54
   19be4:	mov	r2, r6
   19be8:	str	r3, [sp, #4]
   19bec:	ldr	r3, [sl, #88]	; 0x58
   19bf0:	ldr	r1, [pc, #760]	; 19ef0 <snd_pcm_sw_params_set_start_threshold@plt+0x6cb0>
   19bf4:	str	r3, [sp]
   19bf8:	mov	r3, r0
   19bfc:	mov	r0, r5
   19c00:	bl	129f4 <snd_output_printf@plt>
   19c04:	b	19728 <snd_pcm_sw_params_set_start_threshold@plt+0x64e8>
   19c08:	ldr	r3, [pc, #768]	; 19f10 <snd_pcm_sw_params_set_start_threshold@plt+0x6cd0>
   19c0c:	ldr	r4, [r5, #12]
   19c10:	ldr	r3, [r3]
   19c14:	cmp	r3, #0
   19c18:	beq	1a0bc <snd_pcm_sw_params_set_start_threshold@plt+0x6e7c>
   19c1c:	bl	12e20 <snd_strerror@plt>
   19c20:	mov	r3, r4
   19c24:	ldr	r2, [pc, #724]	; 19f00 <snd_pcm_sw_params_set_start_threshold@plt+0x6cc0>
   19c28:	mov	r1, #1
   19c2c:	str	r0, [sp]
   19c30:	mov	r0, #2
   19c34:	bl	12eec <__syslog_chk@plt>
   19c38:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   19c3c:	str	r6, [sp]
   19c40:	mov	r3, r5
   19c44:	ldr	r2, [r4]
   19c48:	ldr	r1, [pc, #676]	; 19ef4 <snd_pcm_sw_params_set_start_threshold@plt+0x6cb4>
   19c4c:	ldr	r0, [r4, #40]	; 0x28
   19c50:	bl	129f4 <snd_output_printf@plt>
   19c54:	ldr	r3, [r7]
   19c58:	b	19af4 <snd_pcm_sw_params_set_start_threshold@plt+0x68b4>
   19c5c:	ldr	r2, [pc, #684]	; 19f10 <snd_pcm_sw_params_set_start_threshold@plt+0x6cd0>
   19c60:	ldr	r4, [r8, #12]
   19c64:	ldr	r2, [r2]
   19c68:	cmp	r2, #0
   19c6c:	bne	19b74 <snd_pcm_sw_params_set_start_threshold@plt+0x6934>
   19c70:	ldr	r3, [pc, #684]	; 19f24 <snd_pcm_sw_params_set_start_threshold@plt+0x6ce4>
   19c74:	ldr	r5, [r3]
   19c78:	bl	12e20 <snd_strerror@plt>
   19c7c:	mov	r3, r4
   19c80:	ldr	r2, [pc, #612]	; 19eec <snd_pcm_sw_params_set_start_threshold@plt+0x6cac>
   19c84:	mov	r1, #1
   19c88:	str	r0, [sp]
   19c8c:	mov	r0, r5
   19c90:	bl	12ff4 <__fprintf_chk@plt>
   19c94:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   19c98:	ldr	r3, [pc, #624]	; 19f10 <snd_pcm_sw_params_set_start_threshold@plt+0x6cd0>
   19c9c:	ldr	r4, [r8, #12]
   19ca0:	ldr	r3, [r3]
   19ca4:	cmp	r3, #0
   19ca8:	bne	19440 <snd_pcm_sw_params_set_start_threshold@plt+0x6200>
   19cac:	ldr	r3, [pc, #624]	; 19f24 <snd_pcm_sw_params_set_start_threshold@plt+0x6ce4>
   19cb0:	ldr	r5, [r3]
   19cb4:	bl	12e20 <snd_strerror@plt>
   19cb8:	mov	r3, r4
   19cbc:	ldr	r2, [pc, #516]	; 19ec8 <snd_pcm_sw_params_set_start_threshold@plt+0x6c88>
   19cc0:	mov	r1, #1
   19cc4:	str	r0, [sp]
   19cc8:	mov	r0, r5
   19ccc:	bl	12ff4 <__fprintf_chk@plt>
   19cd0:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   19cd4:	mov	r6, r9
   19cd8:	ldrb	r3, [r8, #68]	; 0x44
   19cdc:	tst	r3, #4
   19ce0:	beq	19de8 <snd_pcm_sw_params_set_start_threshold@plt+0x6ba8>
   19ce4:	ldr	r2, [sp, #24]
   19ce8:	vldr	d5, [r8, #120]	; 0x78
   19cec:	sub	r2, r2, r6
   19cf0:	bic	r3, r3, #4
   19cf4:	vmov	s15, r2
   19cf8:	ldr	r2, [r7]
   19cfc:	strb	r3, [r8, #68]	; 0x44
   19d00:	cmp	r2, #6
   19d04:	vcvt.f64.u32	d7, s15
   19d08:	vdiv.f64	d6, d7, d5
   19d0c:	vcvt.s32.f64	s15, d6
   19d10:	vmov	r9, s15
   19d14:	bgt	1a240 <snd_pcm_sw_params_set_start_threshold@plt+0x7000>
   19d18:	ldr	r3, [sp, #24]
   19d1c:	cmp	r3, r6
   19d20:	bls	19d88 <snd_pcm_sw_params_set_start_threshold@plt+0x6b48>
   19d24:	ldr	r6, [r8, #84]	; 0x54
   19d28:	mov	r3, r9
   19d2c:	cmp	r6, r9
   19d30:	bcs	19d88 <snd_pcm_sw_params_set_start_threshold@plt+0x6b48>
   19d34:	ldr	r2, [r7]
   19d38:	sub	r9, r9, r6
   19d3c:	cmp	r2, #6
   19d40:	bgt	1a418 <snd_pcm_sw_params_set_start_threshold@plt+0x71d8>
   19d44:	ldr	r0, [r8, #80]	; 0x50
   19d48:	ldr	r1, [r8, #88]	; 0x58
   19d4c:	add	r0, r6, r0
   19d50:	sub	r0, r0, r3
   19d54:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   19d58:	ldr	r2, [r8, #40]	; 0x28
   19d5c:	ldr	r3, [r8, #76]	; 0x4c
   19d60:	ldr	r0, [r8, #28]
   19d64:	str	r1, [r8, #80]	; 0x50
   19d68:	mla	r1, r2, r1, r3
   19d6c:	mov	r2, r9
   19d70:	bl	13090 <snd_pcm_format_set_silence@plt>
   19d74:	subs	r6, r0, #0
   19d78:	blt	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   19d7c:	ldr	r3, [r8, #84]	; 0x54
   19d80:	add	r3, r3, r9
   19d84:	str	r3, [r8, #84]	; 0x54
   19d88:	ldr	r0, [r8, #20]
   19d8c:	bl	12b14 <snd_pcm_prepare@plt>
   19d90:	subs	r6, r0, #0
   19d94:	blt	19c5c <snd_pcm_sw_params_set_start_threshold@plt+0x6a1c>
   19d98:	mov	r0, r8
   19d9c:	bl	171dc <snd_pcm_sw_params_set_start_threshold@plt+0x3f9c>
   19da0:	ldr	r3, [r7]
   19da4:	cmp	r3, #6
   19da8:	mov	r6, r0
   19dac:	bgt	1a3cc <snd_pcm_sw_params_set_start_threshold@plt+0x718c>
   19db0:	cmp	r6, r9
   19db4:	bgt	1a3e0 <snd_pcm_sw_params_set_start_threshold@plt+0x71a0>
   19db8:	ldr	r0, [r8, #20]
   19dbc:	bl	12aa8 <snd_pcm_start@plt>
   19dc0:	subs	r6, r0, #0
   19dc4:	blt	19c98 <snd_pcm_sw_params_set_start_threshold@plt+0x6a58>
   19dc8:	ldr	r3, [r7]
   19dcc:	cmp	r3, #5
   19dd0:	bgt	1a144 <snd_pcm_sw_params_set_start_threshold@plt+0x6f04>
   19dd4:	ldrb	r3, [r4, #56]	; 0x38
   19dd8:	mov	r2, #0
   19ddc:	str	r2, [r4, #192]	; 0xc0
   19de0:	and	r3, r3, #2
   19de4:	b	192a0 <snd_pcm_sw_params_set_start_threshold@plt+0x6060>
   19de8:	ldr	r3, [sp, #24]
   19dec:	cmp	r3, r6
   19df0:	bls	19dc8 <snd_pcm_sw_params_set_start_threshold@plt+0x6b88>
   19df4:	sub	r6, r3, r6
   19df8:	vldr	d5, [r8, #120]	; 0x78
   19dfc:	vmov	s15, r6
   19e00:	vcvt.f64.u32	d7, s15
   19e04:	vdiv.f64	d6, d7, d5
   19e08:	vcvt.s32.f64	s15, d6
   19e0c:	vmov	r9, s15
   19e10:	cmp	r9, #0
   19e14:	ble	1a2c8 <snd_pcm_sw_params_set_start_threshold@plt+0x7088>
   19e18:	str	r5, [sp, #24]
   19e1c:	ldr	r6, [r8, #88]	; 0x58
   19e20:	mov	r5, r4
   19e24:	ldr	r1, [r8, #80]	; 0x50
   19e28:	vmov	r4, s15
   19e2c:	b	19e88 <snd_pcm_sw_params_set_start_threshold@plt+0x6c48>
   19e30:	ldr	r0, [r8, #40]	; 0x28
   19e34:	cmp	r9, r4
   19e38:	ldr	r3, [r8, #76]	; 0x4c
   19e3c:	movge	r9, r4
   19e40:	mla	r1, r0, r1, r3
   19e44:	mov	r2, r9
   19e48:	ldr	r0, [r8, #28]
   19e4c:	bl	13090 <snd_pcm_format_set_silence@plt>
   19e50:	cmp	r0, #0
   19e54:	blt	1a2d4 <snd_pcm_sw_params_set_start_threshold@plt+0x7094>
   19e58:	ldr	r0, [r8, #80]	; 0x50
   19e5c:	ldr	r6, [r8, #88]	; 0x58
   19e60:	add	r0, r9, r0
   19e64:	mov	r1, r6
   19e68:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   19e6c:	ldr	r2, [r8, #84]	; 0x54
   19e70:	sub	r4, r4, r9
   19e74:	cmp	r4, #0
   19e78:	add	r9, r2, r9
   19e7c:	str	r9, [r8, #84]	; 0x54
   19e80:	str	r1, [r8, #80]	; 0x50
   19e84:	ble	1a2c0 <snd_pcm_sw_params_set_start_threshold@plt+0x7080>
   19e88:	ldr	r2, [r7]
   19e8c:	sub	r9, r6, r1
   19e90:	cmp	r2, #6
   19e94:	ble	19e30 <snd_pcm_sw_params_set_start_threshold@plt+0x6bf0>
   19e98:	ldr	r1, [pc, #88]	; 19ef8 <snd_pcm_sw_params_set_start_threshold@plt+0x6cb8>
   19e9c:	ldr	r3, [r8, #84]	; 0x54
   19ea0:	mov	r2, r9
   19ea4:	ldr	r0, [r5, #40]	; 0x28
   19ea8:	bl	129f4 <snd_output_printf@plt>
   19eac:	ldr	r1, [r8, #80]	; 0x50
   19eb0:	b	19e30 <snd_pcm_sw_params_set_start_threshold@plt+0x6bf0>
   19eb4:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   19eb8:	strdeq	lr, [r2], -r8
   19ebc:	andeq	sp, r1, ip, lsl #21
   19ec0:	andeq	sp, r1, r4, asr #21
   19ec4:	andeq	sp, r1, r8, lsl #22
   19ec8:	andeq	sp, r1, r8, lsr fp
   19ecc:	andeq	sp, r1, r0, ror #21
   19ed0:	tstmi	fp, #2096	; 0x830
   19ed4:	andeq	sp, r1, r0, lsr #21
   19ed8:	andeq	sp, r1, r0, ror lr
   19edc:	andeq	sp, r1, r0, lsl #24
   19ee0:	muleq	r1, r0, fp
   19ee4:	ldrdeq	sp, [r1], -ip
   19ee8:	muleq	r1, r0, lr
   19eec:	andeq	sp, r1, r0, lsr #22
   19ef0:	andeq	sp, r1, r8, asr #28
   19ef4:	andeq	sp, r1, ip, lsr #28
   19ef8:	andeq	sp, r1, r4, lsr #27
   19efc:	andeq	sp, r1, r0, asr #25
   19f00:	andeq	sp, r1, r0, asr fp
   19f04:	andeq	sp, r1, ip, lsl #28
   19f08:	andeq	sp, r1, r0, ror #27
   19f0c:	strdeq	sp, [r1], -r4
   19f10:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   19f14:	strdeq	sp, [r1], -r0
   19f18:	andeq	sp, r1, ip, lsl #25
   19f1c:	andeq	sp, r1, ip, asr ip
   19f20:	andeq	sp, r1, r8, lsr #24
   19f24:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   19f28:	andeq	sp, r1, r0, ror fp
   19f2c:	andeq	sp, r1, r8, asr sp
   19f30:	andeq	sp, r1, ip, ror sp
   19f34:	andeq	sp, r1, ip, lsr #26
   19f38:	ldr	r3, [sp, #24]
   19f3c:	vldr	d9, [r8, #120]	; 0x78
   19f40:	sub	r3, r9, r3
   19f44:	vmov	s16, r6
   19f48:	vmov	s15, r3
   19f4c:	ldr	r6, [r8, #84]	; 0x54
   19f50:	ldr	r3, [r7]
   19f54:	vcvt.f64.u32	d7, s15
   19f58:	vdiv.f64	d6, d7, d9
   19f5c:	vcvt.s32.f64	s15, d6
   19f60:	vmov	r2, s15
   19f64:	cmp	r6, r2
   19f68:	movcs	r6, r2
   19f6c:	movcc	r2, r6
   19f70:	cmp	r3, #6
   19f74:	str	r2, [sp, #32]
   19f78:	str	r6, [sp, #28]
   19f7c:	bgt	1a2a0 <snd_pcm_sw_params_set_start_threshold@plt+0x7060>
   19f80:	ldmib	r4, {r1, r9}
   19f84:	ldr	r0, [r1, #76]	; 0x4c
   19f88:	ldr	ip, [r9, #76]	; 0x4c
   19f8c:	ldr	r2, [r9, #84]	; 0x54
   19f90:	cmp	ip, r0
   19f94:	beq	1a370 <snd_pcm_sw_params_set_start_threshold@plt+0x7130>
   19f98:	ldr	r1, [sp, #32]
   19f9c:	cmp	r1, r2
   19fa0:	subls	r2, r2, r1
   19fa4:	strhi	r2, [sp, #28]
   19fa8:	movhi	r2, #0
   19fac:	str	r2, [r9, #84]	; 0x54
   19fb0:	ldr	r2, [sp, #48]	; 0x30
   19fb4:	cmp	r3, #6
   19fb8:	ldr	r3, [sp, #28]
   19fbc:	sub	r2, r2, r3
   19fc0:	str	r2, [sp, #48]	; 0x30
   19fc4:	vmov	s15, r2
   19fc8:	vmov	r3, s16
   19fcc:	vcvt.f64.s32	d7, s15
   19fd0:	vmul.f64	d7, d7, d9
   19fd4:	vcvt.s32.f64	s17, d7
   19fd8:	vmov	r2, s17
   19fdc:	add	r9, r3, r2
   19fe0:	bgt	1a288 <snd_pcm_sw_params_set_start_threshold@plt+0x7048>
   19fe4:	ldr	r3, [sp, #24]
   19fe8:	mov	r6, r9
   19fec:	cmp	r3, r9
   19ff0:	bcs	19cd8 <snd_pcm_sw_params_set_start_threshold@plt+0x6a98>
   19ff4:	sub	r3, r9, r3
   19ff8:	vldr	d9, [r5, #120]	; 0x78
   19ffc:	vmov	s15, r3
   1a000:	ldr	r2, [r5, #84]	; 0x54
   1a004:	ldr	r3, [r7]
   1a008:	vcvt.f64.u32	d6, s15
   1a00c:	vdiv.f64	d7, d6, d9
   1a010:	vcvt.s32.f64	s15, d7
   1a014:	vmov	r6, s15
   1a018:	cmp	r2, r6
   1a01c:	movcs	r2, r6
   1a020:	movcc	r6, r2
   1a024:	cmp	r3, #6
   1a028:	str	r2, [sp, #28]
   1a02c:	str	r6, [sp, #32]
   1a030:	bgt	1a26c <snd_pcm_sw_params_set_start_threshold@plt+0x702c>
   1a034:	ldmib	r4, {r1, r9}
   1a038:	ldr	r0, [r1, #76]	; 0x4c
   1a03c:	ldr	ip, [r9, #76]	; 0x4c
   1a040:	ldr	r2, [r1, #84]	; 0x54
   1a044:	cmp	ip, r0
   1a048:	beq	1a304 <snd_pcm_sw_params_set_start_threshold@plt+0x70c4>
   1a04c:	cmp	r2, r6
   1a050:	subcs	r6, r2, r6
   1a054:	ldrcc	r0, [sp, #28]
   1a058:	movcs	r2, #0
   1a05c:	subcc	r2, r0, r2
   1a060:	movcc	r6, #0
   1a064:	str	r6, [r1, #84]	; 0x54
   1a068:	ldr	r1, [sp, #52]	; 0x34
   1a06c:	cmp	r3, #6
   1a070:	sub	r1, r1, r2
   1a074:	vmov	r3, s17
   1a078:	vmov	s15, r1
   1a07c:	str	r1, [sp, #52]	; 0x34
   1a080:	vcvt.f64.s32	d7, s15
   1a084:	vmul.f64	d7, d7, d9
   1a088:	vcvt.s32.f64	s15, d7
   1a08c:	vmov	r6, s15
   1a090:	add	r6, r6, r3
   1a094:	ble	19cd8 <snd_pcm_sw_params_set_start_threshold@plt+0x6a98>
   1a098:	mov	r3, r6
   1a09c:	ldr	r1, [pc, #-424]	; 19efc <snd_pcm_sw_params_set_start_threshold@plt+0x6cbc>
   1a0a0:	ldr	r0, [r4, #40]	; 0x28
   1a0a4:	bl	129f4 <snd_output_printf@plt>
   1a0a8:	b	19cd8 <snd_pcm_sw_params_set_start_threshold@plt+0x6a98>
   1a0ac:	str	r0, [sl, #96]	; 0x60
   1a0b0:	mov	r0, sl
   1a0b4:	bl	175c0 <snd_pcm_sw_params_set_start_threshold@plt+0x4380>
   1a0b8:	b	19280 <snd_pcm_sw_params_set_start_threshold@plt+0x6040>
   1a0bc:	ldr	r3, [pc, #-416]	; 19f24 <snd_pcm_sw_params_set_start_threshold@plt+0x6ce4>
   1a0c0:	ldr	r5, [r3]
   1a0c4:	bl	12e20 <snd_strerror@plt>
   1a0c8:	mov	r3, r4
   1a0cc:	ldr	r2, [pc, #-468]	; 19f00 <snd_pcm_sw_params_set_start_threshold@plt+0x6cc0>
   1a0d0:	mov	r1, #1
   1a0d4:	str	r0, [sp]
   1a0d8:	mov	r0, r5
   1a0dc:	bl	12ff4 <__fprintf_chk@plt>
   1a0e0:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   1a0e4:	beq	19670 <snd_pcm_sw_params_set_start_threshold@plt+0x6430>
   1a0e8:	ldr	r3, [r4, #96]	; 0x60
   1a0ec:	cmp	r3, r5
   1a0f0:	beq	1a434 <snd_pcm_sw_params_set_start_threshold@plt+0x71f4>
   1a0f4:	vldrgt	d7, [r4, #88]	; 0x58
   1a0f8:	vldrgt	d6, [r4, #80]	; 0x50
   1a0fc:	vaddgt.f64	d7, d7, d7
   1a100:	vsubgt.f64	d7, d6, d7
   1a104:	vstrgt	d7, [r4, #80]	; 0x50
   1a108:	b	19670 <snd_pcm_sw_params_set_start_threshold@plt+0x6430>
   1a10c:	ldr	r2, [r3, #84]	; 0x54
   1a110:	cmp	r0, r2
   1a114:	subcc	r2, r2, r0
   1a118:	strcc	r2, [r3, #84]	; 0x54
   1a11c:	strcs	r5, [r3, #84]	; 0x54
   1a120:	b	19b54 <snd_pcm_sw_params_set_start_threshold@plt+0x6914>
   1a124:	ldr	r2, [r4, #96]	; 0x60
   1a128:	vmov	r3, s15
   1a12c:	str	r2, [sp]
   1a130:	ldr	r1, [pc, #-564]	; 19f04 <snd_pcm_sw_params_set_start_threshold@plt+0x6cc4>
   1a134:	ldr	r2, [r4]
   1a138:	ldr	r0, [r4, #40]	; 0x28
   1a13c:	bl	129f4 <snd_output_printf@plt>
   1a140:	b	19644 <snd_pcm_sw_params_set_start_threshold@plt+0x6404>
   1a144:	ldr	r2, [r4]
   1a148:	ldr	r1, [pc, #-584]	; 19f08 <snd_pcm_sw_params_set_start_threshold@plt+0x6cc8>
   1a14c:	ldr	r0, [r4, #40]	; 0x28
   1a150:	bl	129f4 <snd_output_printf@plt>
   1a154:	ldr	r3, [r7]
   1a158:	cmp	r3, #6
   1a15c:	ble	19dd4 <snd_pcm_sw_params_set_start_threshold@plt+0x6b94>
   1a160:	add	r1, sp, #52	; 0x34
   1a164:	ldr	r0, [r5, #20]
   1a168:	bl	12d78 <snd_pcm_delay@plt>
   1a16c:	add	r1, sp, #48	; 0x30
   1a170:	cmp	r0, #0
   1a174:	mvnlt	r3, #0
   1a178:	ldr	r0, [r8, #20]
   1a17c:	strlt	r3, [sp, #52]	; 0x34
   1a180:	bl	12d78 <snd_pcm_delay@plt>
   1a184:	ldr	r2, [r5, #76]	; 0x4c
   1a188:	ldr	r1, [r8, #76]	; 0x4c
   1a18c:	vldr	d5, [r8, #120]	; 0x78
   1a190:	vldr	d4, [r5, #120]	; 0x78
   1a194:	cmp	r0, #0
   1a198:	mvnlt	r3, #0
   1a19c:	strlt	r3, [sp, #48]	; 0x30
   1a1a0:	cmp	r1, r2
   1a1a4:	ldr	r3, [sp, #52]	; 0x34
   1a1a8:	ldrne	r2, [r5, #84]	; 0x54
   1a1ac:	ldr	ip, [sp, #48]	; 0x30
   1a1b0:	addne	r3, r3, r2
   1a1b4:	ldr	r1, [r4, #272]	; 0x110
   1a1b8:	strne	r3, [sp, #52]	; 0x34
   1a1bc:	ldr	r2, [r8, #84]	; 0x54
   1a1c0:	add	ip, ip, r1
   1a1c4:	add	ip, ip, r2
   1a1c8:	vmov	s15, r3
   1a1cc:	vmov	s13, ip
   1a1d0:	str	ip, [sp, #48]	; 0x30
   1a1d4:	ldr	r2, [r4]
   1a1d8:	vcvt.f64.s32	d7, s15
   1a1dc:	vcvt.f64.s32	d6, s13
   1a1e0:	ldr	r1, [pc, #-732]	; 19f0c <snd_pcm_sw_params_set_start_threshold@plt+0x6ccc>
   1a1e4:	ldr	r0, [r4, #40]	; 0x28
   1a1e8:	vmul.f64	d7, d7, d4
   1a1ec:	vmul.f64	d6, d6, d5
   1a1f0:	vcvt.s32.f64	s14, d7
   1a1f4:	vcvt.s32.f64	s15, d6
   1a1f8:	vmov	ip, s14
   1a1fc:	vmov	r3, s15
   1a200:	add	r3, ip, r3
   1a204:	bl	129f4 <snd_output_printf@plt>
   1a208:	b	19dd4 <snd_pcm_sw_params_set_start_threshold@plt+0x6b94>
   1a20c:	ldr	r2, [pc, #-772]	; 19f10 <snd_pcm_sw_params_set_start_threshold@plt+0x6cd0>
   1a210:	ldr	r4, [r8, #12]
   1a214:	ldr	r2, [r2]
   1a218:	cmp	r2, #0
   1a21c:	beq	1a2dc <snd_pcm_sw_params_set_start_threshold@plt+0x709c>
   1a220:	bl	12e20 <snd_strerror@plt>
   1a224:	mov	r3, r4
   1a228:	ldr	r2, [pc, #-776]	; 19f28 <snd_pcm_sw_params_set_start_threshold@plt+0x6ce8>
   1a22c:	mov	r1, #1
   1a230:	str	r0, [sp]
   1a234:	mov	r0, #2
   1a238:	bl	12eec <__syslog_chk@plt>
   1a23c:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   1a240:	ldr	r3, [r8, #84]	; 0x54
   1a244:	vmov	r2, s15
   1a248:	ldr	r1, [pc, #-828]	; 19f14 <snd_pcm_sw_params_set_start_threshold@plt+0x6cd4>
   1a24c:	ldr	r0, [r4, #40]	; 0x28
   1a250:	bl	129f4 <snd_output_printf@plt>
   1a254:	b	19d18 <snd_pcm_sw_params_set_start_threshold@plt+0x6ad8>
   1a258:	vldr	d7, [r4, #80]	; 0x50
   1a25c:	vldr	d6, [r4, #88]	; 0x58
   1a260:	vadd.f64	d7, d7, d6
   1a264:	vstr	d7, [r4, #80]	; 0x50
   1a268:	b	19670 <snd_pcm_sw_params_set_start_threshold@plt+0x6430>
   1a26c:	mov	r3, r9
   1a270:	ldr	r1, [pc, #-864]	; 19f18 <snd_pcm_sw_params_set_start_threshold@plt+0x6cd8>
   1a274:	ldr	r0, [r4, #40]	; 0x28
   1a278:	bl	129f4 <snd_output_printf@plt>
   1a27c:	vldr	d9, [r5, #120]	; 0x78
   1a280:	ldr	r3, [r7]
   1a284:	b	1a034 <snd_pcm_sw_params_set_start_threshold@plt+0x6df4>
   1a288:	ldr	r2, [sp, #28]
   1a28c:	mov	r3, r9
   1a290:	ldr	r1, [pc, #-892]	; 19f1c <snd_pcm_sw_params_set_start_threshold@plt+0x6cdc>
   1a294:	ldr	r0, [r4, #40]	; 0x28
   1a298:	bl	129f4 <snd_output_printf@plt>
   1a29c:	b	19fe4 <snd_pcm_sw_params_set_start_threshold@plt+0x6da4>
   1a2a0:	mov	r3, r9
   1a2a4:	mov	r2, r6
   1a2a8:	ldr	r1, [pc, #-912]	; 19f20 <snd_pcm_sw_params_set_start_threshold@plt+0x6ce0>
   1a2ac:	ldr	r0, [r4, #40]	; 0x28
   1a2b0:	bl	129f4 <snd_output_printf@plt>
   1a2b4:	vldr	d9, [r8, #120]	; 0x78
   1a2b8:	ldr	r3, [r7]
   1a2bc:	b	19f80 <snd_pcm_sw_params_set_start_threshold@plt+0x6d40>
   1a2c0:	mov	r4, r5
   1a2c4:	ldr	r5, [sp, #24]
   1a2c8:	mov	r0, r8
   1a2cc:	bl	171dc <snd_pcm_sw_params_set_start_threshold@plt+0x3f9c>
   1a2d0:	b	19dc8 <snd_pcm_sw_params_set_start_threshold@plt+0x6b88>
   1a2d4:	mov	r6, r0
   1a2d8:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   1a2dc:	ldr	r3, [pc, #-960]	; 19f24 <snd_pcm_sw_params_set_start_threshold@plt+0x6ce4>
   1a2e0:	ldr	r5, [r3]
   1a2e4:	bl	12e20 <snd_strerror@plt>
   1a2e8:	mov	r3, r4
   1a2ec:	ldr	r2, [pc, #-972]	; 19f28 <snd_pcm_sw_params_set_start_threshold@plt+0x6ce8>
   1a2f0:	mov	r1, #1
   1a2f4:	str	r0, [sp]
   1a2f8:	mov	r0, r5
   1a2fc:	bl	12ff4 <__fprintf_chk@plt>
   1a300:	b	19168 <snd_pcm_sw_params_set_start_threshold@plt+0x5f28>
   1a304:	ldr	r0, [r9, #84]	; 0x54
   1a308:	str	r3, [sp, #36]	; 0x24
   1a30c:	cmp	r0, r6
   1a310:	strcc	r0, [sp, #32]
   1a314:	movcc	r6, r0
   1a318:	ldr	r0, [sp, #32]
   1a31c:	ldrcs	r6, [sp, #28]
   1a320:	cmp	r2, r0
   1a324:	movcc	r6, r2
   1a328:	subcs	r2, r2, r0
   1a32c:	strcc	r6, [sp, #32]
   1a330:	ldr	r0, [r9, #80]	; 0x50
   1a334:	ldr	r3, [sp, #32]
   1a338:	movcc	r2, #0
   1a33c:	str	r2, [r1, #84]	; 0x54
   1a340:	add	r0, r3, r0
   1a344:	ldr	r1, [r9, #88]	; 0x58
   1a348:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   1a34c:	ldr	r0, [r9, #84]	; 0x54
   1a350:	ldr	r3, [sp, #32]
   1a354:	ldr	r2, [sp, #28]
   1a358:	sub	r0, r0, r3
   1a35c:	sub	r2, r2, r6
   1a360:	str	r0, [r9, #84]	; 0x54
   1a364:	ldr	r3, [sp, #36]	; 0x24
   1a368:	str	r1, [r9, #80]	; 0x50
   1a36c:	b	1a068 <snd_pcm_sw_params_set_start_threshold@plt+0x6e28>
   1a370:	ldr	r0, [sp, #32]
   1a374:	str	r3, [sp, #32]
   1a378:	cmp	r0, r2
   1a37c:	movls	r2, r6
   1a380:	ldr	r6, [r1, #84]	; 0x54
   1a384:	movhi	r0, r2
   1a388:	cmp	r0, r6
   1a38c:	str	r2, [sp, #28]
   1a390:	subls	r2, r6, r0
   1a394:	movls	r6, r0
   1a398:	ldr	r0, [r9, #80]	; 0x50
   1a39c:	movhi	r2, #0
   1a3a0:	str	r2, [r1, #84]	; 0x54
   1a3a4:	add	r0, r6, r0
   1a3a8:	ldr	r1, [r9, #88]	; 0x58
   1a3ac:	strhi	r6, [sp, #28]
   1a3b0:	bl	1bd20 <snd_pcm_sw_params_set_start_threshold@plt+0x8ae0>
   1a3b4:	ldr	r2, [r9, #84]	; 0x54
   1a3b8:	ldr	r3, [sp, #32]
   1a3bc:	sub	r6, r2, r6
   1a3c0:	str	r6, [r9, #84]	; 0x54
   1a3c4:	str	r1, [r9, #80]	; 0x50
   1a3c8:	b	19fb0 <snd_pcm_sw_params_set_start_threshold@plt+0x6d70>
   1a3cc:	mov	r2, r0
   1a3d0:	ldr	r1, [pc, #-1196]	; 19f2c <snd_pcm_sw_params_set_start_threshold@plt+0x6cec>
   1a3d4:	ldr	r0, [r4, #40]	; 0x28
   1a3d8:	bl	129f4 <snd_output_printf@plt>
   1a3dc:	b	19db0 <snd_pcm_sw_params_set_start_threshold@plt+0x6b70>
   1a3e0:	ldr	r3, [r4, #4]
   1a3e4:	ldr	r0, [r4, #8]
   1a3e8:	sub	r2, r6, r9
   1a3ec:	ldr	r1, [r3, #76]	; 0x4c
   1a3f0:	ldr	r0, [r0, #76]	; 0x4c
   1a3f4:	cmp	r0, r1
   1a3f8:	beq	1a448 <snd_pcm_sw_params_set_start_threshold@plt+0x7208>
   1a3fc:	ldr	r3, [r7]
   1a400:	cmp	r3, #6
   1a404:	ble	19db8 <snd_pcm_sw_params_set_start_threshold@plt+0x6b78>
   1a408:	ldr	r1, [pc, #-1248]	; 19f30 <snd_pcm_sw_params_set_start_threshold@plt+0x6cf0>
   1a40c:	ldr	r0, [r4, #40]	; 0x28
   1a410:	bl	129f4 <snd_output_printf@plt>
   1a414:	b	19db8 <snd_pcm_sw_params_set_start_threshold@plt+0x6b78>
   1a418:	mov	r2, r9
   1a41c:	ldr	r1, [pc, #-1264]	; 19f34 <snd_pcm_sw_params_set_start_threshold@plt+0x6cf4>
   1a420:	ldr	r0, [r4, #40]	; 0x28
   1a424:	str	r3, [sp, #24]
   1a428:	bl	129f4 <snd_output_printf@plt>
   1a42c:	ldr	r3, [sp, #24]
   1a430:	b	19d44 <snd_pcm_sw_params_set_start_threshold@plt+0x6b04>
   1a434:	vldr	d7, [r4, #80]	; 0x50
   1a438:	vldr	d6, [r4, #88]	; 0x58
   1a43c:	vsub.f64	d7, d7, d6
   1a440:	vstr	d7, [r4, #80]	; 0x50
   1a444:	b	19670 <snd_pcm_sw_params_set_start_threshold@plt+0x6430>
   1a448:	ldr	r1, [r3, #84]	; 0x54
   1a44c:	cmp	r2, r1
   1a450:	subcc	r1, r1, r2
   1a454:	movcs	r1, #0
   1a458:	str	r1, [r3, #84]	; 0x54
   1a45c:	b	1a3fc <snd_pcm_sw_params_set_start_threshold@plt+0x71bc>
   1a460:	bl	12fc4 <__stack_chk_fail@plt>
   1a464:	push	{r4, r5, r6, r7, lr}
   1a468:	sub	sp, sp, #28
   1a46c:	mov	r4, r0
   1a470:	bl	131e0 <pthread_self@plt>
   1a474:	mov	r5, r0
   1a478:	ldr	r0, [pc, #220]	; 1a55c <snd_pcm_sw_params_set_start_threshold@plt+0x731c>
   1a47c:	bl	12dcc <pthread_mutex_lock@plt>
   1a480:	ldr	r3, [r4]
   1a484:	mov	r2, r5
   1a488:	str	r3, [sp]
   1a48c:	ldr	r1, [pc, #204]	; 1a560 <snd_pcm_sw_params_set_start_threshold@plt+0x7320>
   1a490:	ldr	r3, [r4, #72]	; 0x48
   1a494:	ldr	r0, [r4, #44]	; 0x2c
   1a498:	bl	129f4 <snd_output_printf@plt>
   1a49c:	ldrb	r2, [r4, #56]	; 0x38
   1a4a0:	ldr	r1, [pc, #188]	; 1a564 <snd_pcm_sw_params_set_start_threshold@plt+0x7324>
   1a4a4:	ldr	r0, [r4, #44]	; 0x2c
   1a4a8:	lsr	r2, r2, #2
   1a4ac:	and	r2, r2, #1
   1a4b0:	bl	129f4 <snd_output_printf@plt>
   1a4b4:	ldr	r2, [r4, #64]	; 0x40
   1a4b8:	ldr	r1, [pc, #168]	; 1a568 <snd_pcm_sw_params_set_start_threshold@plt+0x7328>
   1a4bc:	ldr	r0, [r4, #44]	; 0x2c
   1a4c0:	bl	129f4 <snd_output_printf@plt>
   1a4c4:	ldr	r2, [r4, #68]	; 0x44
   1a4c8:	ldr	r0, [r4, #44]	; 0x2c
   1a4cc:	ldr	r1, [pc, #152]	; 1a56c <snd_pcm_sw_params_set_start_threshold@plt+0x732c>
   1a4d0:	bl	129f4 <snd_output_printf@plt>
   1a4d4:	ldrb	r3, [r4, #56]	; 0x38
   1a4d8:	tst	r3, #4
   1a4dc:	beq	1a534 <snd_pcm_sw_params_set_start_threshold@plt+0x72f4>
   1a4e0:	ldr	r2, [r4, #48]	; 0x30
   1a4e4:	ldr	r1, [pc, #132]	; 1a570 <snd_pcm_sw_params_set_start_threshold@plt+0x7330>
   1a4e8:	ldr	r0, [r4, #44]	; 0x2c
   1a4ec:	bl	129f4 <snd_output_printf@plt>
   1a4f0:	ldrd	r6, [r4, #88]	; 0x58
   1a4f4:	ldr	r1, [r4, #104]	; 0x68
   1a4f8:	ldr	r2, [r4, #100]	; 0x64
   1a4fc:	ldr	r3, [r4, #96]	; 0x60
   1a500:	str	r1, [sp, #16]
   1a504:	strd	r6, [sp]
   1a508:	str	r2, [sp, #12]
   1a50c:	str	r3, [sp, #8]
   1a510:	ldr	r1, [pc, #92]	; 1a574 <snd_pcm_sw_params_set_start_threshold@plt+0x7334>
   1a514:	ldrd	r2, [r4, #80]	; 0x50
   1a518:	ldr	r0, [r4, #44]	; 0x2c
   1a51c:	bl	129f4 <snd_output_printf@plt>
   1a520:	ldrb	r2, [r4, #216]	; 0xd8
   1a524:	ldr	r1, [pc, #76]	; 1a578 <snd_pcm_sw_params_set_start_threshold@plt+0x7338>
   1a528:	ldr	r0, [r4, #44]	; 0x2c
   1a52c:	and	r2, r2, #1
   1a530:	bl	129f4 <snd_output_printf@plt>
   1a534:	ldr	r0, [r4, #8]
   1a538:	ldr	r1, [pc, #60]	; 1a57c <snd_pcm_sw_params_set_start_threshold@plt+0x733c>
   1a53c:	bl	16c08 <snd_pcm_sw_params_set_start_threshold@plt+0x39c8>
   1a540:	ldr	r0, [r4, #4]
   1a544:	ldr	r1, [pc, #52]	; 1a580 <snd_pcm_sw_params_set_start_threshold@plt+0x7340>
   1a548:	bl	16c08 <snd_pcm_sw_params_set_start_threshold@plt+0x39c8>
   1a54c:	ldr	r0, [pc, #8]	; 1a55c <snd_pcm_sw_params_set_start_threshold@plt+0x731c>
   1a550:	add	sp, sp, #28
   1a554:	pop	{r4, r5, r6, r7, lr}
   1a558:	b	12d6c <pthread_mutex_unlock@plt>
   1a55c:	andeq	pc, r2, r8, ror r0	; <UNPREDICTABLE>
   1a560:	andeq	sp, r1, ip, lsr #29
   1a564:	ldrdeq	sp, [r1], -r4
   1a568:	andeq	sp, r1, r4, ror #29
   1a56c:	strdeq	sp, [r1], -r4
   1a570:	andeq	sp, r1, r4, lsl #30
   1a574:	andeq	sp, r1, ip, lsl pc
   1a578:	andeq	sp, r1, ip, asr pc
   1a57c:	andeq	ip, r1, r4, lsl #26
   1a580:	andeq	ip, r1, r4, lsr sp
   1a584:	push	{r4, r5, r6, r7, r8, r9, lr}
   1a588:	sub	sp, sp, #28
   1a58c:	mov	r4, r0
   1a590:	bl	130a8 <snd_ctl_elem_id_get_numid@plt>
   1a594:	mov	r9, r0
   1a598:	mov	r0, r4
   1a59c:	bl	13174 <snd_ctl_elem_id_get_interface@plt>
   1a5a0:	bl	12bb0 <snd_ctl_elem_iface_name@plt>
   1a5a4:	mov	r5, r0
   1a5a8:	mov	r0, r4
   1a5ac:	bl	12fdc <snd_ctl_elem_id_get_device@plt>
   1a5b0:	mov	r6, r0
   1a5b4:	mov	r0, r4
   1a5b8:	bl	12fe8 <snd_ctl_elem_id_get_subdevice@plt>
   1a5bc:	mov	r7, r0
   1a5c0:	mov	r0, r4
   1a5c4:	bl	12d18 <snd_ctl_elem_id_get_name@plt>
   1a5c8:	mov	r8, r0
   1a5cc:	mov	r0, r4
   1a5d0:	bl	12d90 <snd_ctl_elem_id_get_index@plt>
   1a5d4:	ldr	r4, [pc, #40]	; 1a604 <snd_pcm_sw_params_set_start_threshold@plt+0x73c4>
   1a5d8:	str	r9, [sp]
   1a5dc:	stmib	sp, {r5, r6, r7, r8}
   1a5e0:	mov	r2, #128	; 0x80
   1a5e4:	ldr	r3, [pc, #28]	; 1a608 <snd_pcm_sw_params_set_start_threshold@plt+0x73c8>
   1a5e8:	mov	r1, #1
   1a5ec:	str	r0, [sp, #20]
   1a5f0:	mov	r0, r4
   1a5f4:	bl	13114 <__sprintf_chk@plt>
   1a5f8:	mov	r0, r4
   1a5fc:	add	sp, sp, #28
   1a600:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a604:	muleq	r2, r0, r0
   1a608:	andeq	lr, r1, ip, lsl r0
   1a60c:	ldr	r3, [r0, #4]
   1a610:	push	{r4, r5, r6, r7, r8, r9, lr}
   1a614:	mov	r5, r1
   1a618:	ldr	r6, [pc, #388]	; 1a7a4 <snd_pcm_sw_params_set_start_threshold@plt+0x7564>
   1a61c:	ldr	r1, [r3, #16]
   1a620:	sub	sp, sp, #284	; 0x11c
   1a624:	ldr	r3, [r6]
   1a628:	cmp	r1, #0
   1a62c:	str	r3, [sp, #276]	; 0x114
   1a630:	movlt	r0, #0
   1a634:	blt	1a6e8 <snd_pcm_sw_params_set_start_threshold@plt+0x74a8>
   1a638:	cmp	r2, #0
   1a63c:	mov	r4, r0
   1a640:	ldr	r3, [r5, #12]
   1a644:	beq	1a700 <snd_pcm_sw_params_set_start_threshold@plt+0x74c0>
   1a648:	ldr	r1, [r5, #8]
   1a64c:	ldr	r2, [r5, #4]
   1a650:	add	r7, sp, #20
   1a654:	str	r3, [sp]
   1a658:	str	r1, [sp, #8]
   1a65c:	str	r2, [sp, #4]
   1a660:	mov	r0, r7
   1a664:	ldr	r3, [pc, #316]	; 1a7a8 <snd_pcm_sw_params_set_start_threshold@plt+0x7568>
   1a668:	mov	r2, #128	; 0x80
   1a66c:	mov	r1, #1
   1a670:	bl	13114 <__sprintf_chk@plt>
   1a674:	ldr	r3, [r4, #4]
   1a678:	add	r0, sp, #148	; 0x94
   1a67c:	mov	r1, #1
   1a680:	ldr	r2, [r3, #16]
   1a684:	ldr	r3, [pc, #288]	; 1a7ac <snd_pcm_sw_params_set_start_threshold@plt+0x756c>
   1a688:	str	r2, [sp]
   1a68c:	mov	r2, #128	; 0x80
   1a690:	bl	13114 <__sprintf_chk@plt>
   1a694:	ldr	r3, [pc, #276]	; 1a7b0 <snd_pcm_sw_params_set_start_threshold@plt+0x7570>
   1a698:	ldr	r3, [r3]
   1a69c:	cmp	r3, #0
   1a6a0:	bne	1a778 <snd_pcm_sw_params_set_start_threshold@plt+0x7538>
   1a6a4:	add	r0, sp, #148	; 0x94
   1a6a8:	mov	r1, #1
   1a6ac:	bl	12a00 <open@plt>
   1a6b0:	subs	r8, r0, #0
   1a6b4:	bge	1a740 <snd_pcm_sw_params_set_start_threshold@plt+0x7500>
   1a6b8:	ldr	r2, [pc, #244]	; 1a7b4 <snd_pcm_sw_params_set_start_threshold@plt+0x7574>
   1a6bc:	ldr	r3, [r4]
   1a6c0:	ldr	r1, [r5, #12]
   1a6c4:	ldr	r2, [r2]
   1a6c8:	cmp	r2, #0
   1a6cc:	beq	1a720 <snd_pcm_sw_params_set_start_threshold@plt+0x74e0>
   1a6d0:	str	r1, [sp]
   1a6d4:	mov	r0, #6
   1a6d8:	ldr	r2, [pc, #216]	; 1a7b8 <snd_pcm_sw_params_set_start_threshold@plt+0x7578>
   1a6dc:	mov	r1, #1
   1a6e0:	bl	12eec <__syslog_chk@plt>
   1a6e4:	mvn	r0, #0
   1a6e8:	ldr	r2, [sp, #276]	; 0x114
   1a6ec:	ldr	r3, [r6]
   1a6f0:	cmp	r2, r3
   1a6f4:	bne	1a7a0 <snd_pcm_sw_params_set_start_threshold@plt+0x7560>
   1a6f8:	add	sp, sp, #284	; 0x11c
   1a6fc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a700:	add	r7, sp, #20
   1a704:	str	r3, [sp]
   1a708:	mov	r0, r7
   1a70c:	ldr	r3, [pc, #168]	; 1a7bc <snd_pcm_sw_params_set_start_threshold@plt+0x757c>
   1a710:	mov	r2, #128	; 0x80
   1a714:	mov	r1, #1
   1a718:	bl	13114 <__sprintf_chk@plt>
   1a71c:	b	1a674 <snd_pcm_sw_params_set_start_threshold@plt+0x7434>
   1a720:	ldr	r2, [pc, #152]	; 1a7c0 <snd_pcm_sw_params_set_start_threshold@plt+0x7580>
   1a724:	str	r1, [sp]
   1a728:	mov	r1, #1
   1a72c:	ldr	r0, [r2]
   1a730:	ldr	r2, [pc, #128]	; 1a7b8 <snd_pcm_sw_params_set_start_threshold@plt+0x7578>
   1a734:	bl	12ff4 <__fprintf_chk@plt>
   1a738:	mvn	r0, #0
   1a73c:	b	1a6e8 <snd_pcm_sw_params_set_start_threshold@plt+0x74a8>
   1a740:	mov	r0, r7
   1a744:	bl	12dd8 <strlen@plt>
   1a748:	mov	r1, r7
   1a74c:	mov	r2, r0
   1a750:	mov	r0, r8
   1a754:	bl	12cf4 <write@plt>
   1a758:	mov	r9, r0
   1a75c:	mov	r0, r7
   1a760:	bl	12dd8 <strlen@plt>
   1a764:	cmp	r9, r0
   1a768:	mov	r0, r8
   1a76c:	beq	1a794 <snd_pcm_sw_params_set_start_threshold@plt+0x7554>
   1a770:	bl	12f10 <close@plt>
   1a774:	b	1a6b8 <snd_pcm_sw_params_set_start_threshold@plt+0x7478>
   1a778:	str	r7, [sp]
   1a77c:	add	r3, sp, #148	; 0x94
   1a780:	ldr	r2, [r4]
   1a784:	ldr	r1, [pc, #56]	; 1a7c4 <snd_pcm_sw_params_set_start_threshold@plt+0x7584>
   1a788:	ldr	r0, [r4, #40]	; 0x28
   1a78c:	bl	129f4 <snd_output_printf@plt>
   1a790:	b	1a6a4 <snd_pcm_sw_params_set_start_threshold@plt+0x7464>
   1a794:	bl	12f10 <close@plt>
   1a798:	mov	r0, #0
   1a79c:	b	1a6e8 <snd_pcm_sw_params_set_start_threshold@plt+0x74a8>
   1a7a0:	bl	12fc4 <__stack_chk_fail@plt>
   1a7a4:	strdeq	lr, [r2], -r8
   1a7a8:	andeq	lr, r1, ip, lsr r0
   1a7ac:	andeq	lr, r1, r8, asr #32
   1a7b0:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   1a7b4:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   1a7b8:	andeq	lr, r1, ip, lsl #1
   1a7bc:	andeq	lr, r1, r0, lsr r0
   1a7c0:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   1a7c4:	andeq	lr, r1, r8, rrx
   1a7c8:	push	{r4, r5, r6, r7, r8, lr}
   1a7cc:	mov	r5, r0
   1a7d0:	ldr	r0, [r0]
   1a7d4:	mov	r6, r1
   1a7d8:	mov	r7, r2
   1a7dc:	bl	12f64 <snd_ctl_elem_info_get_type@plt>
   1a7e0:	mov	r4, r0
   1a7e4:	ldr	r0, [r5]
   1a7e8:	bl	12f94 <snd_ctl_elem_info_get_count@plt>
   1a7ec:	cmp	r4, #1
   1a7f0:	mov	r5, r0
   1a7f4:	beq	1a874 <snd_pcm_sw_params_set_start_threshold@plt+0x7634>
   1a7f8:	cmp	r4, #2
   1a7fc:	bne	1a840 <snd_pcm_sw_params_set_start_threshold@plt+0x7600>
   1a800:	cmp	r0, #0
   1a804:	movne	r4, #0
   1a808:	beq	1a838 <snd_pcm_sw_params_set_start_threshold@plt+0x75f8>
   1a80c:	mov	r1, r4
   1a810:	ldr	r0, [r7]
   1a814:	ldr	r8, [r6]
   1a818:	bl	12cd0 <snd_ctl_elem_value_get_integer@plt>
   1a81c:	mov	r1, r4
   1a820:	add	r4, r4, #1
   1a824:	mov	r2, r0
   1a828:	mov	r0, r8
   1a82c:	bl	12b98 <snd_ctl_elem_value_set_integer@plt>
   1a830:	cmp	r4, r5
   1a834:	bne	1a80c <snd_pcm_sw_params_set_start_threshold@plt+0x75cc>
   1a838:	mov	r0, #0
   1a83c:	pop	{r4, r5, r6, r7, r8, pc}
   1a840:	ldr	r3, [pc, #152]	; 1a8e0 <snd_pcm_sw_params_set_start_threshold@plt+0x76a0>
   1a844:	ldr	r3, [r3]
   1a848:	cmp	r3, #0
   1a84c:	beq	1a8b4 <snd_pcm_sw_params_set_start_threshold@plt+0x7674>
   1a850:	mov	r0, r4
   1a854:	bl	12eb0 <snd_ctl_elem_type_name@plt>
   1a858:	ldr	r2, [pc, #132]	; 1a8e4 <snd_pcm_sw_params_set_start_threshold@plt+0x76a4>
   1a85c:	mov	r1, #1
   1a860:	mov	r3, r0
   1a864:	mov	r0, #2
   1a868:	bl	12eec <__syslog_chk@plt>
   1a86c:	mvn	r0, #21
   1a870:	pop	{r4, r5, r6, r7, r8, pc}
   1a874:	cmp	r0, #0
   1a878:	beq	1a838 <snd_pcm_sw_params_set_start_threshold@plt+0x75f8>
   1a87c:	mov	r4, #0
   1a880:	mov	r1, r4
   1a884:	ldr	r0, [r7]
   1a888:	ldr	r8, [r6]
   1a88c:	bl	12a9c <snd_ctl_elem_value_get_boolean@plt>
   1a890:	mov	r1, r4
   1a894:	add	r4, r4, #1
   1a898:	mov	r2, r0
   1a89c:	mov	r0, r8
   1a8a0:	bl	131c8 <snd_ctl_elem_value_set_boolean@plt>
   1a8a4:	cmp	r4, r5
   1a8a8:	bne	1a880 <snd_pcm_sw_params_set_start_threshold@plt+0x7640>
   1a8ac:	mov	r0, #0
   1a8b0:	pop	{r4, r5, r6, r7, r8, pc}
   1a8b4:	ldr	r3, [pc, #44]	; 1a8e8 <snd_pcm_sw_params_set_start_threshold@plt+0x76a8>
   1a8b8:	mov	r0, r4
   1a8bc:	ldr	r4, [r3]
   1a8c0:	bl	12eb0 <snd_ctl_elem_type_name@plt>
   1a8c4:	ldr	r2, [pc, #24]	; 1a8e4 <snd_pcm_sw_params_set_start_threshold@plt+0x76a4>
   1a8c8:	mov	r1, #1
   1a8cc:	mov	r3, r0
   1a8d0:	mov	r0, r4
   1a8d4:	bl	12ff4 <__fprintf_chk@plt>
   1a8d8:	mvn	r0, #21
   1a8dc:	pop	{r4, r5, r6, r7, r8, pc}
   1a8e0:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   1a8e4:	strheq	lr, [r1], -r8
   1a8e8:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   1a8ec:	ldr	r2, [pc, #1156]	; 1ad78 <snd_pcm_sw_params_set_start_threshold@plt+0x7b38>
   1a8f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a8f4:	sub	sp, sp, #76	; 0x4c
   1a8f8:	ldrb	r3, [r0]
   1a8fc:	ldr	r2, [r2]
   1a900:	mov	r4, r0
   1a904:	cmp	r3, #32
   1a908:	cmpne	r3, #9
   1a90c:	mov	r7, r1
   1a910:	str	r2, [sp, #68]	; 0x44
   1a914:	bne	1a928 <snd_pcm_sw_params_set_start_threshold@plt+0x76e8>
   1a918:	ldrb	r3, [r4, #1]!
   1a91c:	cmp	r3, #9
   1a920:	cmpne	r3, #32
   1a924:	beq	1a918 <snd_pcm_sw_params_set_start_threshold@plt+0x76d8>
   1a928:	cmp	r3, #0
   1a92c:	beq	1ad48 <snd_pcm_sw_params_set_start_threshold@plt+0x7b08>
   1a930:	mov	r1, #2
   1a934:	mov	r0, r7
   1a938:	bl	130d8 <snd_ctl_elem_id_set_interface@plt>
   1a93c:	ldrb	r5, [r4]
   1a940:	ldr	r6, [pc, #1076]	; 1ad7c <snd_pcm_sw_params_set_start_threshold@plt+0x7b3c>
   1a944:	ldr	r8, [pc, #1076]	; 1ad80 <snd_pcm_sw_params_set_start_threshold@plt+0x7b40>
   1a948:	ldr	r9, [pc, #1076]	; 1ad84 <snd_pcm_sw_params_set_start_threshold@plt+0x7b44>
   1a94c:	ldr	sl, [pc, #1076]	; 1ad88 <snd_pcm_sw_params_set_start_threshold@plt+0x7b48>
   1a950:	cmp	r5, #0
   1a954:	beq	1ad50 <snd_pcm_sw_params_set_start_threshold@plt+0x7b10>
   1a958:	mov	r2, #6
   1a95c:	mov	r1, r6
   1a960:	mov	r0, r4
   1a964:	bl	12f40 <strncasecmp@plt>
   1a968:	subs	fp, r0, #0
   1a96c:	beq	1ab40 <snd_pcm_sw_params_set_start_threshold@plt+0x7900>
   1a970:	mov	r2, #6
   1a974:	mov	r1, r8
   1a978:	mov	r0, r4
   1a97c:	bl	12f40 <strncasecmp@plt>
   1a980:	cmp	r0, #0
   1a984:	bne	1aa5c <snd_pcm_sw_params_set_start_threshold@plt+0x781c>
   1a988:	add	r5, r4, #6
   1a98c:	ldr	r1, [pc, #1016]	; 1ad8c <snd_pcm_sw_params_set_start_threshold@plt+0x7b4c>
   1a990:	mov	r0, r5
   1a994:	mov	r2, #4
   1a998:	bl	12f40 <strncasecmp@plt>
   1a99c:	subs	r1, r0, #0
   1a9a0:	beq	1ab9c <snd_pcm_sw_params_set_start_threshold@plt+0x795c>
   1a9a4:	mov	r2, #5
   1a9a8:	ldr	r1, [pc, #992]	; 1ad90 <snd_pcm_sw_params_set_start_threshold@plt+0x7b50>
   1a9ac:	mov	r0, r5
   1a9b0:	bl	12f40 <strncasecmp@plt>
   1a9b4:	cmp	r0, #0
   1a9b8:	beq	1abf4 <snd_pcm_sw_params_set_start_threshold@plt+0x79b4>
   1a9bc:	mov	r2, #3
   1a9c0:	ldr	r1, [pc, #972]	; 1ad94 <snd_pcm_sw_params_set_start_threshold@plt+0x7b54>
   1a9c4:	mov	r0, r5
   1a9c8:	bl	12f40 <strncasecmp@plt>
   1a9cc:	cmp	r0, #0
   1a9d0:	beq	1ac18 <snd_pcm_sw_params_set_start_threshold@plt+0x79d8>
   1a9d4:	mov	r2, #7
   1a9d8:	ldr	r1, [pc, #952]	; 1ad98 <snd_pcm_sw_params_set_start_threshold@plt+0x7b58>
   1a9dc:	mov	r0, r5
   1a9e0:	bl	12f40 <strncasecmp@plt>
   1a9e4:	cmp	r0, #0
   1a9e8:	beq	1ac30 <snd_pcm_sw_params_set_start_threshold@plt+0x79f0>
   1a9ec:	mov	r2, #5
   1a9f0:	ldr	r1, [pc, #932]	; 1ad9c <snd_pcm_sw_params_set_start_threshold@plt+0x7b5c>
   1a9f4:	mov	r0, r5
   1a9f8:	bl	12f40 <strncasecmp@plt>
   1a9fc:	cmp	r0, #0
   1aa00:	beq	1ac88 <snd_pcm_sw_params_set_start_threshold@plt+0x7a48>
   1aa04:	mov	r0, r5
   1aa08:	mov	r2, #9
   1aa0c:	ldr	r1, [pc, #908]	; 1ada0 <snd_pcm_sw_params_set_start_threshold@plt+0x7b60>
   1aa10:	bl	12f40 <strncasecmp@plt>
   1aa14:	cmp	r0, #0
   1aa18:	bne	1ad48 <snd_pcm_sw_params_set_start_threshold@plt+0x7b08>
   1aa1c:	mov	r0, r7
   1aa20:	mov	r1, #6
   1aa24:	bl	130d8 <snd_ctl_elem_id_set_interface@plt>
   1aa28:	ldrb	r0, [r4, #15]
   1aa2c:	add	r5, r4, #15
   1aa30:	cmp	r0, #44	; 0x2c
   1aa34:	beq	1aad4 <snd_pcm_sw_params_set_start_threshold@plt+0x7894>
   1aa38:	cmp	r0, #0
   1aa3c:	bne	1ad48 <snd_pcm_sw_params_set_start_threshold@plt+0x7b08>
   1aa40:	ldr	r3, [pc, #816]	; 1ad78 <snd_pcm_sw_params_set_start_threshold@plt+0x7b38>
   1aa44:	ldr	r2, [sp, #68]	; 0x44
   1aa48:	ldr	r3, [r3]
   1aa4c:	cmp	r2, r3
   1aa50:	bne	1ad74 <snd_pcm_sw_params_set_start_threshold@plt+0x7b34>
   1aa54:	add	sp, sp, #76	; 0x4c
   1aa58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aa5c:	mov	r2, #5
   1aa60:	mov	r1, r9
   1aa64:	mov	r0, r4
   1aa68:	bl	12f40 <strncasecmp@plt>
   1aa6c:	cmp	r0, #0
   1aa70:	bne	1aae0 <snd_pcm_sw_params_set_start_threshold@plt+0x78a0>
   1aa74:	ldrb	r2, [r4, #5]
   1aa78:	cmp	r2, #34	; 0x22
   1aa7c:	cmpne	r2, #39	; 0x27
   1aa80:	beq	1abb0 <snd_pcm_sw_params_set_start_threshold@plt+0x7970>
   1aa84:	add	r1, sp, #4
   1aa88:	cmp	r2, #0
   1aa8c:	cmpne	r2, #44	; 0x2c
   1aa90:	mov	r3, r1
   1aa94:	add	r5, r4, #5
   1aa98:	beq	1aab8 <snd_pcm_sw_params_set_start_threshold@plt+0x7878>
   1aa9c:	cmp	r0, #63	; 0x3f
   1aaa0:	strble	r2, [r3], #1
   1aaa4:	ldrb	r2, [r5, #1]!
   1aaa8:	addle	r0, r0, #1
   1aaac:	cmp	r2, #0
   1aab0:	cmpne	r2, #44	; 0x2c
   1aab4:	bne	1aa9c <snd_pcm_sw_params_set_start_threshold@plt+0x785c>
   1aab8:	mov	r2, #0
   1aabc:	mov	r0, r7
   1aac0:	strb	r2, [r3]
   1aac4:	bl	12a60 <snd_ctl_elem_id_set_name@plt>
   1aac8:	ldrb	r0, [r5]
   1aacc:	cmp	r0, #44	; 0x2c
   1aad0:	bne	1aa38 <snd_pcm_sw_params_set_start_threshold@plt+0x77f8>
   1aad4:	add	r4, r5, #1
   1aad8:	ldrb	r5, [r5, #1]
   1aadc:	b	1a950 <snd_pcm_sw_params_set_start_threshold@plt+0x7710>
   1aae0:	mov	r1, sl
   1aae4:	mov	r2, #6
   1aae8:	mov	r0, r4
   1aaec:	bl	12f40 <strncasecmp@plt>
   1aaf0:	subs	r1, r0, #0
   1aaf4:	beq	1ac48 <snd_pcm_sw_params_set_start_threshold@plt+0x7a08>
   1aaf8:	ldr	r1, [pc, #676]	; 1ada4 <snd_pcm_sw_params_set_start_threshold@plt+0x7b64>
   1aafc:	mov	r2, #7
   1ab00:	mov	r0, r4
   1ab04:	bl	12f40 <strncasecmp@plt>
   1ab08:	subs	r1, r0, #0
   1ab0c:	beq	1aca0 <snd_pcm_sw_params_set_start_threshold@plt+0x7a60>
   1ab10:	ldr	r1, [pc, #656]	; 1ada8 <snd_pcm_sw_params_set_start_threshold@plt+0x7b68>
   1ab14:	mov	r2, #10
   1ab18:	mov	r0, r4
   1ab1c:	bl	12f40 <strncasecmp@plt>
   1ab20:	subs	r1, r0, #0
   1ab24:	beq	1ace0 <snd_pcm_sw_params_set_start_threshold@plt+0x7aa0>
   1ab28:	cmp	r5, #44	; 0x2c
   1ab2c:	bne	1ad48 <snd_pcm_sw_params_set_start_threshold@plt+0x7b08>
   1ab30:	mov	r5, r4
   1ab34:	add	r4, r5, #1
   1ab38:	ldrb	r5, [r5, #1]
   1ab3c:	b	1a950 <snd_pcm_sw_params_set_start_threshold@plt+0x7710>
   1ab40:	add	r4, r4, #6
   1ab44:	mov	r0, r4
   1ab48:	mov	r2, #10
   1ab4c:	mov	r1, fp
   1ab50:	bl	12e5c <strtol@plt>
   1ab54:	cmp	r0, #0
   1ab58:	ble	1ad20 <snd_pcm_sw_params_set_start_threshold@plt+0x7ae0>
   1ab5c:	mov	r2, #10
   1ab60:	mov	r1, fp
   1ab64:	mov	r0, r4
   1ab68:	bl	12e5c <strtol@plt>
   1ab6c:	mov	r1, r0
   1ab70:	mov	r0, r7
   1ab74:	bl	12ed4 <snd_ctl_elem_id_set_numid@plt>
   1ab78:	bl	12f7c <__ctype_b_loc@plt>
   1ab7c:	ldr	r2, [r0]
   1ab80:	mov	r5, r4
   1ab84:	ldrb	r0, [r4], #1
   1ab88:	lsl	r3, r0, #1
   1ab8c:	ldrh	r3, [r2, r3]
   1ab90:	tst	r3, #2048	; 0x800
   1ab94:	bne	1ab80 <snd_pcm_sw_params_set_start_threshold@plt+0x7940>
   1ab98:	b	1aa30 <snd_pcm_sw_params_set_start_threshold@plt+0x77f0>
   1ab9c:	mov	r0, r7
   1aba0:	bl	130d8 <snd_ctl_elem_id_set_interface@plt>
   1aba4:	add	r5, r4, #10
   1aba8:	ldrb	r0, [r4, #10]
   1abac:	b	1aa30 <snd_pcm_sw_params_set_start_threshold@plt+0x77f0>
   1abb0:	ldrb	ip, [r4, #6]
   1abb4:	add	r1, sp, #4
   1abb8:	add	r5, r4, #6
   1abbc:	cmp	ip, #0
   1abc0:	mov	r3, r1
   1abc4:	bne	1abe4 <snd_pcm_sw_params_set_start_threshold@plt+0x79a4>
   1abc8:	b	1ac0c <snd_pcm_sw_params_set_start_threshold@plt+0x79cc>
   1abcc:	cmp	r0, #63	; 0x3f
   1abd0:	strble	ip, [r3], #1
   1abd4:	ldrb	ip, [r5, #1]!
   1abd8:	addle	r0, r0, #1
   1abdc:	cmp	ip, #0
   1abe0:	beq	1ac0c <snd_pcm_sw_params_set_start_threshold@plt+0x79cc>
   1abe4:	cmp	r2, ip
   1abe8:	bne	1abcc <snd_pcm_sw_params_set_start_threshold@plt+0x798c>
   1abec:	add	r5, r5, #1
   1abf0:	b	1aab8 <snd_pcm_sw_params_set_start_threshold@plt+0x7878>
   1abf4:	mov	r0, r7
   1abf8:	mov	r1, #2
   1abfc:	bl	130d8 <snd_ctl_elem_id_set_interface@plt>
   1ac00:	add	r5, r4, #11
   1ac04:	ldrb	r0, [r4, #11]
   1ac08:	b	1aa30 <snd_pcm_sw_params_set_start_threshold@plt+0x77f0>
   1ac0c:	cmp	r2, #0
   1ac10:	bne	1aab8 <snd_pcm_sw_params_set_start_threshold@plt+0x7878>
   1ac14:	b	1abec <snd_pcm_sw_params_set_start_threshold@plt+0x79ac>
   1ac18:	mov	r0, r7
   1ac1c:	mov	r1, #3
   1ac20:	bl	130d8 <snd_ctl_elem_id_set_interface@plt>
   1ac24:	add	r5, r4, #9
   1ac28:	ldrb	r0, [r4, #9]
   1ac2c:	b	1aa30 <snd_pcm_sw_params_set_start_threshold@plt+0x77f0>
   1ac30:	mov	r0, r7
   1ac34:	mov	r1, #4
   1ac38:	bl	130d8 <snd_ctl_elem_id_set_interface@plt>
   1ac3c:	add	r5, r4, #13
   1ac40:	ldrb	r0, [r4, #13]
   1ac44:	b	1aa30 <snd_pcm_sw_params_set_start_threshold@plt+0x77f0>
   1ac48:	add	r4, r4, #6
   1ac4c:	mov	r2, #10
   1ac50:	mov	r0, r4
   1ac54:	bl	12e5c <strtol@plt>
   1ac58:	mov	r1, r0
   1ac5c:	mov	r0, r7
   1ac60:	bl	12e44 <snd_ctl_elem_id_set_index@plt>
   1ac64:	bl	12f7c <__ctype_b_loc@plt>
   1ac68:	ldr	r2, [r0]
   1ac6c:	mov	r5, r4
   1ac70:	ldrb	r0, [r4], #1
   1ac74:	lsl	r3, r0, #1
   1ac78:	ldrh	r3, [r2, r3]
   1ac7c:	tst	r3, #2048	; 0x800
   1ac80:	bne	1ac6c <snd_pcm_sw_params_set_start_threshold@plt+0x7a2c>
   1ac84:	b	1aa30 <snd_pcm_sw_params_set_start_threshold@plt+0x77f0>
   1ac88:	mov	r0, r7
   1ac8c:	mov	r1, #5
   1ac90:	bl	130d8 <snd_ctl_elem_id_set_interface@plt>
   1ac94:	add	r5, r4, #11
   1ac98:	ldrb	r0, [r4, #11]
   1ac9c:	b	1aa30 <snd_pcm_sw_params_set_start_threshold@plt+0x77f0>
   1aca0:	add	r4, r4, #7
   1aca4:	mov	r2, #10
   1aca8:	mov	r0, r4
   1acac:	bl	12e5c <strtol@plt>
   1acb0:	mov	r1, r0
   1acb4:	mov	r0, r7
   1acb8:	bl	12b44 <snd_ctl_elem_id_set_device@plt>
   1acbc:	bl	12f7c <__ctype_b_loc@plt>
   1acc0:	ldr	r2, [r0]
   1acc4:	mov	r5, r4
   1acc8:	ldrb	r0, [r4], #1
   1accc:	lsl	r3, r0, #1
   1acd0:	ldrh	r3, [r2, r3]
   1acd4:	tst	r3, #2048	; 0x800
   1acd8:	bne	1acc4 <snd_pcm_sw_params_set_start_threshold@plt+0x7a84>
   1acdc:	b	1aa30 <snd_pcm_sw_params_set_start_threshold@plt+0x77f0>
   1ace0:	add	r4, r4, #10
   1ace4:	mov	r2, #10
   1ace8:	mov	r0, r4
   1acec:	bl	12e5c <strtol@plt>
   1acf0:	mov	r1, r0
   1acf4:	mov	r0, r7
   1acf8:	bl	1312c <snd_ctl_elem_id_set_subdevice@plt>
   1acfc:	bl	12f7c <__ctype_b_loc@plt>
   1ad00:	ldr	r2, [r0]
   1ad04:	mov	r5, r4
   1ad08:	ldrb	r0, [r4], #1
   1ad0c:	lsl	r3, r0, #1
   1ad10:	ldrh	r3, [r2, r3]
   1ad14:	tst	r3, #2048	; 0x800
   1ad18:	bne	1ad04 <snd_pcm_sw_params_set_start_threshold@plt+0x7ac4>
   1ad1c:	b	1aa30 <snd_pcm_sw_params_set_start_threshold@plt+0x77f0>
   1ad20:	ldr	r3, [pc, #132]	; 1adac <snd_pcm_sw_params_set_start_threshold@plt+0x7b6c>
   1ad24:	ldr	r3, [r3]
   1ad28:	cmp	r3, #0
   1ad2c:	bne	1ad58 <snd_pcm_sw_params_set_start_threshold@plt+0x7b18>
   1ad30:	ldr	r1, [pc, #120]	; 1adb0 <snd_pcm_sw_params_set_start_threshold@plt+0x7b70>
   1ad34:	mov	r3, r0
   1ad38:	ldr	r2, [pc, #116]	; 1adb4 <snd_pcm_sw_params_set_start_threshold@plt+0x7b74>
   1ad3c:	ldr	r0, [r1]
   1ad40:	mov	r1, #1
   1ad44:	bl	12ff4 <__fprintf_chk@plt>
   1ad48:	mvn	r0, #21
   1ad4c:	b	1aa40 <snd_pcm_sw_params_set_start_threshold@plt+0x7800>
   1ad50:	mov	r0, r5
   1ad54:	b	1aa40 <snd_pcm_sw_params_set_start_threshold@plt+0x7800>
   1ad58:	mov	r3, r0
   1ad5c:	ldr	r2, [pc, #80]	; 1adb4 <snd_pcm_sw_params_set_start_threshold@plt+0x7b74>
   1ad60:	mov	r0, #2
   1ad64:	mov	r1, #1
   1ad68:	bl	12eec <__syslog_chk@plt>
   1ad6c:	mvn	r0, #21
   1ad70:	b	1aa40 <snd_pcm_sw_params_set_start_threshold@plt+0x7800>
   1ad74:	bl	12fc4 <__stack_chk_fail@plt>
   1ad78:	strdeq	lr, [r2], -r8
   1ad7c:	andeq	lr, r1, r4, ror #1
   1ad80:	andeq	lr, r1, r0, lsl #2
   1ad84:	andeq	lr, r1, r0, lsr r1
   1ad88:	andeq	lr, r1, r8, lsr r1
   1ad8c:	andeq	lr, r1, r8, lsl #2
   1ad90:	andeq	lr, r1, r0, rrx
   1ad94:	andeq	lr, r1, r0, lsl r1
   1ad98:	andeq	lr, r1, r4, lsl r1
   1ad9c:	andeq	lr, r1, ip, lsl r1
   1ada0:	andeq	lr, r1, r4, lsr #2
   1ada4:	andeq	lr, r1, r0, asr #2
   1ada8:	andeq	lr, r1, r8, asr #2
   1adac:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   1adb0:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   1adb4:	andeq	lr, r1, ip, ror #1
   1adb8:	push	{r4, r5, r6, lr}
   1adbc:	mov	r4, r1
   1adc0:	mov	r6, r0
   1adc4:	bl	13174 <snd_ctl_elem_id_get_interface@plt>
   1adc8:	mov	r5, r0
   1adcc:	mov	r0, r4
   1add0:	bl	13174 <snd_ctl_elem_id_get_interface@plt>
   1add4:	cmp	r5, r0
   1add8:	beq	1ade4 <snd_pcm_sw_params_set_start_threshold@plt+0x7ba4>
   1addc:	mov	r0, #0
   1ade0:	pop	{r4, r5, r6, pc}
   1ade4:	mov	r0, r6
   1ade8:	bl	12fdc <snd_ctl_elem_id_get_device@plt>
   1adec:	mov	r5, r0
   1adf0:	mov	r0, r4
   1adf4:	bl	12fdc <snd_ctl_elem_id_get_device@plt>
   1adf8:	cmp	r5, r0
   1adfc:	bne	1addc <snd_pcm_sw_params_set_start_threshold@plt+0x7b9c>
   1ae00:	mov	r0, r6
   1ae04:	bl	12fe8 <snd_ctl_elem_id_get_subdevice@plt>
   1ae08:	mov	r5, r0
   1ae0c:	mov	r0, r4
   1ae10:	bl	12fe8 <snd_ctl_elem_id_get_subdevice@plt>
   1ae14:	cmp	r5, r0
   1ae18:	bne	1addc <snd_pcm_sw_params_set_start_threshold@plt+0x7b9c>
   1ae1c:	mov	r0, r6
   1ae20:	bl	12d18 <snd_ctl_elem_id_get_name@plt>
   1ae24:	mov	r5, r0
   1ae28:	mov	r0, r4
   1ae2c:	bl	12d18 <snd_ctl_elem_id_get_name@plt>
   1ae30:	mov	r1, r0
   1ae34:	mov	r0, r5
   1ae38:	bl	13198 <strcmp@plt>
   1ae3c:	cmp	r0, #0
   1ae40:	bne	1addc <snd_pcm_sw_params_set_start_threshold@plt+0x7b9c>
   1ae44:	mov	r0, r6
   1ae48:	bl	12d90 <snd_ctl_elem_id_get_index@plt>
   1ae4c:	mov	r5, r0
   1ae50:	mov	r0, r4
   1ae54:	bl	12d90 <snd_ctl_elem_id_get_index@plt>
   1ae58:	sub	r0, r5, r0
   1ae5c:	clz	r0, r0
   1ae60:	lsr	r0, r0, #5
   1ae64:	pop	{r4, r5, r6, pc}
   1ae68:	ldr	r3, [pc, #1936]	; 1b600 <snd_pcm_sw_params_set_start_threshold@plt+0x83c0>
   1ae6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ae70:	sub	sp, sp, #292	; 0x124
   1ae74:	ldr	r4, [r0, #212]	; 0xd4
   1ae78:	ldr	r3, [r3]
   1ae7c:	cmp	r4, #0
   1ae80:	mov	r5, r0
   1ae84:	str	r3, [sp, #284]	; 0x11c
   1ae88:	beq	1b508 <snd_pcm_sw_params_set_start_threshold@plt+0x82c8>
   1ae8c:	mov	r1, r4
   1ae90:	mov	r2, #0
   1ae94:	mov	r0, r5
   1ae98:	bl	1a60c <snd_pcm_sw_params_set_start_threshold@plt+0x73cc>
   1ae9c:	ldr	r4, [r4, #16]
   1aea0:	cmp	r4, #0
   1aea4:	bne	1ae8c <snd_pcm_sw_params_set_start_threshold@plt+0x7c4c>
   1aea8:	ldr	r4, [r5, #208]	; 0xd0
   1aeac:	cmp	r4, #0
   1aeb0:	beq	1b07c <snd_pcm_sw_params_set_start_threshold@plt+0x7e3c>
   1aeb4:	ldr	r8, [pc, #1864]	; 1b604 <snd_pcm_sw_params_set_start_threshold@plt+0x83c4>
   1aeb8:	ldr	sl, [pc, #1864]	; 1b608 <snd_pcm_sw_params_set_start_threshold@plt+0x83c8>
   1aebc:	ldr	r6, [pc, #1864]	; 1b60c <snd_pcm_sw_params_set_start_threshold@plt+0x83cc>
   1aec0:	ldr	r9, [pc, #1864]	; 1b610 <snd_pcm_sw_params_set_start_threshold@plt+0x83d0>
   1aec4:	ldr	r7, [r5, #8]
   1aec8:	ldr	r1, [r4, #4]
   1aecc:	ldr	r0, [r4, #8]
   1aed0:	bl	12d30 <snd_ctl_elem_info_set_id@plt>
   1aed4:	ldr	r0, [r4, #12]
   1aed8:	ldr	r1, [r4, #4]
   1aedc:	bl	129e8 <snd_ctl_elem_value_set_id@plt>
   1aee0:	ldr	r0, [r7, #132]	; 0x84
   1aee4:	cmp	r0, #0
   1aee8:	beq	1b518 <snd_pcm_sw_params_set_start_threshold@plt+0x82d8>
   1aeec:	ldr	r1, [r4, #8]
   1aef0:	bl	12da8 <snd_ctl_elem_info@plt>
   1aef4:	subs	fp, r0, #0
   1aef8:	blt	1affc <snd_pcm_sw_params_set_start_threshold@plt+0x7dbc>
   1aefc:	ldr	r0, [r7, #132]	; 0x84
   1af00:	ldr	r1, [r4, #12]
   1af04:	bl	130fc <snd_ctl_elem_read@plt>
   1af08:	subs	r7, r0, #0
   1af0c:	blt	1b2f0 <snd_pcm_sw_params_set_start_threshold@plt+0x80b0>
   1af10:	ldr	r1, [r4, #8]
   1af14:	ldr	r0, [r4, #20]
   1af18:	bl	12c64 <snd_ctl_elem_info_copy@plt>
   1af1c:	ldr	r1, [r4, #16]
   1af20:	ldr	r0, [r4, #20]
   1af24:	bl	12d30 <snd_ctl_elem_info_set_id@plt>
   1af28:	ldr	r0, [r4, #24]
   1af2c:	bl	12e80 <snd_ctl_elem_value_clear@plt>
   1af30:	ldr	r1, [r4, #16]
   1af34:	ldr	r0, [r4, #24]
   1af38:	bl	129e8 <snd_ctl_elem_value_set_id@plt>
   1af3c:	ldr	r0, [r4, #20]
   1af40:	bl	12f64 <snd_ctl_elem_info_get_type@plt>
   1af44:	mov	fp, r0
   1af48:	ldr	r0, [r4, #20]
   1af4c:	bl	12f94 <snd_ctl_elem_info_get_count@plt>
   1af50:	ldr	r3, [r5, #4]
   1af54:	ldr	r1, [r4, #16]
   1af58:	mov	r7, r0
   1af5c:	ldr	r0, [r3, #132]	; 0x84
   1af60:	bl	131bc <snd_ctl_elem_remove@plt>
   1af64:	cmp	fp, #1
   1af68:	beq	1b298 <snd_pcm_sw_params_set_start_threshold@plt+0x8058>
   1af6c:	cmp	fp, #2
   1af70:	beq	1b158 <snd_pcm_sw_params_set_start_threshold@plt+0x7f18>
   1af74:	ldr	r5, [pc, #1680]	; 1b60c <snd_pcm_sw_params_set_start_threshold@plt+0x83cc>
   1af78:	ldr	r3, [r5]
   1af7c:	cmp	r3, #0
   1af80:	beq	1b32c <snd_pcm_sw_params_set_start_threshold@plt+0x80ec>
   1af84:	mov	r0, fp
   1af88:	bl	12eb0 <snd_ctl_elem_type_name@plt>
   1af8c:	ldr	r2, [pc, #1664]	; 1b614 <snd_pcm_sw_params_set_start_threshold@plt+0x83d4>
   1af90:	mov	r1, #1
   1af94:	mvn	r7, #21
   1af98:	mov	r3, r0
   1af9c:	mov	r0, #2
   1afa0:	bl	12eec <__syslog_chk@plt>
   1afa4:	ldr	r0, [r4, #16]
   1afa8:	ldr	r3, [r5]
   1afac:	cmp	r3, #0
   1afb0:	beq	1b2b0 <snd_pcm_sw_params_set_start_threshold@plt+0x8070>
   1afb4:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1afb8:	mov	r4, r0
   1afbc:	mov	r0, r7
   1afc0:	bl	12e20 <snd_strerror@plt>
   1afc4:	mov	r3, r4
   1afc8:	ldr	r2, [pc, #1608]	; 1b618 <snd_pcm_sw_params_set_start_threshold@plt+0x83d8>
   1afcc:	mov	r1, #1
   1afd0:	str	r0, [sp]
   1afd4:	mov	r0, #2
   1afd8:	bl	12eec <__syslog_chk@plt>
   1afdc:	ldr	r3, [pc, #1564]	; 1b600 <snd_pcm_sw_params_set_start_threshold@plt+0x83c0>
   1afe0:	ldr	r2, [sp, #284]	; 0x11c
   1afe4:	mov	r0, r7
   1afe8:	ldr	r3, [r3]
   1afec:	cmp	r2, r3
   1aff0:	bne	1b5fc <snd_pcm_sw_params_set_start_threshold@plt+0x83bc>
   1aff4:	add	sp, sp, #292	; 0x124
   1aff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1affc:	ldr	r3, [r6]
   1b000:	ldr	r0, [r4, #4]
   1b004:	cmp	r3, #0
   1b008:	beq	1b104 <snd_pcm_sw_params_set_start_threshold@plt+0x7ec4>
   1b00c:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b010:	mov	r7, r0
   1b014:	mov	r0, fp
   1b018:	bl	12e20 <snd_strerror@plt>
   1b01c:	mov	r3, r7
   1b020:	mov	r2, r9
   1b024:	mov	r1, #1
   1b028:	str	r0, [sp]
   1b02c:	mov	r0, #4
   1b030:	bl	12eec <__syslog_chk@plt>
   1b034:	ldr	r2, [r6]
   1b038:	ldr	r7, [r5]
   1b03c:	cmp	r2, #0
   1b040:	ldr	r0, [r4, #4]
   1b044:	beq	1b134 <snd_pcm_sw_params_set_start_threshold@plt+0x7ef4>
   1b048:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b04c:	mov	r3, r7
   1b050:	mov	r2, sl
   1b054:	mov	r1, #1
   1b058:	str	r0, [sp]
   1b05c:	mov	r0, #4
   1b060:	bl	12eec <__syslog_chk@plt>
   1b064:	ldrb	r3, [r4]
   1b068:	orr	r3, r3, #1
   1b06c:	strb	r3, [r4]
   1b070:	ldr	r4, [r4, #28]
   1b074:	cmp	r4, #0
   1b078:	bne	1aec4 <snd_pcm_sw_params_set_start_threshold@plt+0x7c84>
   1b07c:	ldr	r4, [r5, #212]	; 0xd4
   1b080:	cmp	r4, #0
   1b084:	beq	1b0fc <snd_pcm_sw_params_set_start_threshold@plt+0x7ebc>
   1b088:	ldr	r7, [pc, #1404]	; 1b60c <snd_pcm_sw_params_set_start_threshold@plt+0x83cc>
   1b08c:	ldr	r8, [pc, #1392]	; 1b604 <snd_pcm_sw_params_set_start_threshold@plt+0x83c4>
   1b090:	ldr	r6, [pc, #1412]	; 1b61c <snd_pcm_sw_params_set_start_threshold@plt+0x83dc>
   1b094:	b	1b0a4 <snd_pcm_sw_params_set_start_threshold@plt+0x7e64>
   1b098:	ldr	r4, [r4, #16]
   1b09c:	cmp	r4, #0
   1b0a0:	beq	1b0fc <snd_pcm_sw_params_set_start_threshold@plt+0x7ebc>
   1b0a4:	mov	r2, #1
   1b0a8:	mov	r1, r4
   1b0ac:	mov	r0, r5
   1b0b0:	bl	1a60c <snd_pcm_sw_params_set_start_threshold@plt+0x73cc>
   1b0b4:	cmp	r0, #0
   1b0b8:	bge	1b098 <snd_pcm_sw_params_set_start_threshold@plt+0x7e58>
   1b0bc:	ldrb	r3, [r4]
   1b0c0:	ldr	r2, [r4, #12]
   1b0c4:	orr	r3, r3, #1
   1b0c8:	strb	r3, [r4]
   1b0cc:	ldr	r1, [r7]
   1b0d0:	ldr	r3, [r5]
   1b0d4:	cmp	r1, #0
   1b0d8:	str	r2, [sp]
   1b0dc:	mov	r1, #1
   1b0e0:	mov	r2, r6
   1b0e4:	beq	1b35c <snd_pcm_sw_params_set_start_threshold@plt+0x811c>
   1b0e8:	mov	r0, #4
   1b0ec:	bl	12eec <__syslog_chk@plt>
   1b0f0:	ldr	r4, [r4, #16]
   1b0f4:	cmp	r4, #0
   1b0f8:	bne	1b0a4 <snd_pcm_sw_params_set_start_threshold@plt+0x7e64>
   1b0fc:	mov	r7, #0
   1b100:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b104:	ldr	r7, [r8]
   1b108:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b10c:	str	r0, [sp, #12]
   1b110:	mov	r0, fp
   1b114:	bl	12e20 <snd_strerror@plt>
   1b118:	ldr	r3, [sp, #12]
   1b11c:	mov	r2, r9
   1b120:	mov	r1, #1
   1b124:	str	r0, [sp]
   1b128:	mov	r0, r7
   1b12c:	bl	12ff4 <__fprintf_chk@plt>
   1b130:	b	1b034 <snd_pcm_sw_params_set_start_threshold@plt+0x7df4>
   1b134:	ldr	fp, [r8]
   1b138:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b13c:	mov	r3, r7
   1b140:	mov	r2, sl
   1b144:	mov	r1, #1
   1b148:	str	r0, [sp]
   1b14c:	mov	r0, fp
   1b150:	bl	12ff4 <__fprintf_chk@plt>
   1b154:	b	1b064 <snd_pcm_sw_params_set_start_threshold@plt+0x7e24>
   1b158:	ldr	r3, [r5, #4]
   1b15c:	ldr	r1, [r4, #16]
   1b160:	ldr	r0, [r4, #20]
   1b164:	ldr	fp, [r3, #132]	; 0x84
   1b168:	str	r1, [sp, #20]
   1b16c:	bl	12ebc <snd_ctl_elem_info_get_min@plt>
   1b170:	str	r0, [sp, #16]
   1b174:	ldr	r0, [r4, #20]
   1b178:	bl	12c70 <snd_ctl_elem_info_get_max@plt>
   1b17c:	str	r0, [sp, #12]
   1b180:	ldr	r0, [r4, #20]
   1b184:	bl	12ba4 <snd_ctl_elem_info_get_step@plt>
   1b188:	ldr	r2, [sp, #12]
   1b18c:	ldr	r3, [sp, #16]
   1b190:	str	r2, [sp]
   1b194:	ldr	r1, [sp, #20]
   1b198:	mov	r2, r7
   1b19c:	str	r0, [sp, #4]
   1b1a0:	mov	r0, fp
   1b1a4:	bl	12e74 <snd_ctl_elem_add_integer@plt>
   1b1a8:	mov	r7, r0
   1b1ac:	add	r1, r4, #24
   1b1b0:	add	r2, r4, #12
   1b1b4:	add	r0, r4, #20
   1b1b8:	bl	1a7c8 <snd_pcm_sw_params_set_start_threshold@plt+0x7588>
   1b1bc:	cmp	r7, #0
   1b1c0:	ldr	r1, [r4, #16]
   1b1c4:	blt	1b2e4 <snd_pcm_sw_params_set_start_threshold@plt+0x80a4>
   1b1c8:	ldr	r3, [r5, #4]
   1b1cc:	ldr	r0, [r3, #132]	; 0x84
   1b1d0:	bl	131ec <snd_ctl_elem_unlock@plt>
   1b1d4:	subs	r7, r0, #0
   1b1d8:	blt	1b368 <snd_pcm_sw_params_set_start_threshold@plt+0x8128>
   1b1dc:	ldr	r3, [r5, #4]
   1b1e0:	ldr	r1, [r4, #20]
   1b1e4:	ldr	r0, [r3, #132]	; 0x84
   1b1e8:	bl	12da8 <snd_ctl_elem_info@plt>
   1b1ec:	subs	r7, r0, #0
   1b1f0:	blt	1b3d8 <snd_pcm_sw_params_set_start_threshold@plt+0x8198>
   1b1f4:	ldr	r0, [r4, #20]
   1b1f8:	bl	12b08 <snd_ctl_elem_info_is_tlv_writable@plt>
   1b1fc:	cmp	r0, #0
   1b200:	beq	1b240 <snd_pcm_sw_params_set_start_threshold@plt+0x8000>
   1b204:	ldr	r3, [r5, #8]
   1b208:	add	r2, sp, #28
   1b20c:	ldr	r1, [r4, #4]
   1b210:	ldr	r0, [r3, #132]	; 0x84
   1b214:	mov	r3, #256	; 0x100
   1b218:	bl	12cb8 <snd_ctl_elem_tlv_read@plt>
   1b21c:	subs	r7, r0, #0
   1b220:	blt	1b4c0 <snd_pcm_sw_params_set_start_threshold@plt+0x8280>
   1b224:	ldr	r3, [r5, #4]
   1b228:	add	r2, sp, #28
   1b22c:	ldr	r1, [r4, #16]
   1b230:	ldr	r0, [r3, #132]	; 0x84
   1b234:	bl	13228 <snd_ctl_elem_tlv_write@plt>
   1b238:	subs	r7, r0, #0
   1b23c:	blt	1b480 <snd_pcm_sw_params_set_start_threshold@plt+0x8240>
   1b240:	ldr	r3, [r5, #4]
   1b244:	ldr	r1, [r4, #24]
   1b248:	ldr	r0, [r3, #132]	; 0x84
   1b24c:	bl	1315c <snd_ctl_elem_write@plt>
   1b250:	subs	r7, r0, #0
   1b254:	bge	1b070 <snd_pcm_sw_params_set_start_threshold@plt+0x7e30>
   1b258:	ldr	r3, [pc, #940]	; 1b60c <snd_pcm_sw_params_set_start_threshold@plt+0x83cc>
   1b25c:	ldr	r0, [r4, #16]
   1b260:	ldr	r3, [r3]
   1b264:	cmp	r3, #0
   1b268:	beq	1b544 <snd_pcm_sw_params_set_start_threshold@plt+0x8304>
   1b26c:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b270:	mov	r4, r0
   1b274:	mov	r0, r7
   1b278:	bl	12e20 <snd_strerror@plt>
   1b27c:	mov	r3, r4
   1b280:	ldr	r2, [pc, #920]	; 1b620 <snd_pcm_sw_params_set_start_threshold@plt+0x83e0>
   1b284:	mov	r1, #1
   1b288:	str	r0, [sp]
   1b28c:	mov	r0, #2
   1b290:	bl	12eec <__syslog_chk@plt>
   1b294:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b298:	ldr	r3, [r5, #4]
   1b29c:	mov	r2, r7
   1b2a0:	ldr	r1, [r4, #16]
   1b2a4:	ldr	r0, [r3, #132]	; 0x84
   1b2a8:	bl	12c34 <snd_ctl_elem_add_boolean@plt>
   1b2ac:	b	1b1a8 <snd_pcm_sw_params_set_start_threshold@plt+0x7f68>
   1b2b0:	ldr	r3, [pc, #844]	; 1b604 <snd_pcm_sw_params_set_start_threshold@plt+0x83c4>
   1b2b4:	ldr	r4, [r3]
   1b2b8:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b2bc:	mov	r5, r0
   1b2c0:	mov	r0, r7
   1b2c4:	bl	12e20 <snd_strerror@plt>
   1b2c8:	mov	r3, r5
   1b2cc:	ldr	r2, [pc, #836]	; 1b618 <snd_pcm_sw_params_set_start_threshold@plt+0x83d8>
   1b2d0:	mov	r1, #1
   1b2d4:	str	r0, [sp]
   1b2d8:	mov	r0, r4
   1b2dc:	bl	12ff4 <__fprintf_chk@plt>
   1b2e0:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b2e4:	mov	r0, r1
   1b2e8:	ldr	r5, [pc, #796]	; 1b60c <snd_pcm_sw_params_set_start_threshold@plt+0x83cc>
   1b2ec:	b	1afa8 <snd_pcm_sw_params_set_start_threshold@plt+0x7d68>
   1b2f0:	ldr	r3, [r6]
   1b2f4:	ldr	r0, [r4, #4]
   1b2f8:	cmp	r3, #0
   1b2fc:	beq	1b3a8 <snd_pcm_sw_params_set_start_threshold@plt+0x8168>
   1b300:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b304:	mov	fp, r0
   1b308:	mov	r0, r7
   1b30c:	bl	12e20 <snd_strerror@plt>
   1b310:	mov	r3, fp
   1b314:	ldr	r2, [pc, #776]	; 1b624 <snd_pcm_sw_params_set_start_threshold@plt+0x83e4>
   1b318:	mov	r1, #1
   1b31c:	str	r0, [sp]
   1b320:	mov	r0, #4
   1b324:	bl	12eec <__syslog_chk@plt>
   1b328:	b	1b034 <snd_pcm_sw_params_set_start_threshold@plt+0x7df4>
   1b32c:	ldr	r3, [pc, #720]	; 1b604 <snd_pcm_sw_params_set_start_threshold@plt+0x83c4>
   1b330:	mov	r0, fp
   1b334:	mvn	r7, #21
   1b338:	ldr	r6, [r3]
   1b33c:	bl	12eb0 <snd_ctl_elem_type_name@plt>
   1b340:	ldr	r2, [pc, #716]	; 1b614 <snd_pcm_sw_params_set_start_threshold@plt+0x83d4>
   1b344:	mov	r1, #1
   1b348:	mov	r3, r0
   1b34c:	mov	r0, r6
   1b350:	bl	12ff4 <__fprintf_chk@plt>
   1b354:	ldr	r0, [r4, #16]
   1b358:	b	1afa8 <snd_pcm_sw_params_set_start_threshold@plt+0x7d68>
   1b35c:	ldr	r0, [r8]
   1b360:	bl	12ff4 <__fprintf_chk@plt>
   1b364:	b	1b098 <snd_pcm_sw_params_set_start_threshold@plt+0x7e58>
   1b368:	ldr	r3, [pc, #668]	; 1b60c <snd_pcm_sw_params_set_start_threshold@plt+0x83cc>
   1b36c:	ldr	r0, [r4, #16]
   1b370:	ldr	r3, [r3]
   1b374:	cmp	r3, #0
   1b378:	beq	1b418 <snd_pcm_sw_params_set_start_threshold@plt+0x81d8>
   1b37c:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b380:	mov	r4, r0
   1b384:	mov	r0, r7
   1b388:	bl	12e20 <snd_strerror@plt>
   1b38c:	mov	r3, r4
   1b390:	ldr	r2, [pc, #656]	; 1b628 <snd_pcm_sw_params_set_start_threshold@plt+0x83e8>
   1b394:	mov	r1, #1
   1b398:	str	r0, [sp]
   1b39c:	mov	r0, #2
   1b3a0:	bl	12eec <__syslog_chk@plt>
   1b3a4:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b3a8:	ldr	fp, [r8]
   1b3ac:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b3b0:	str	r0, [sp, #12]
   1b3b4:	mov	r0, r7
   1b3b8:	bl	12e20 <snd_strerror@plt>
   1b3bc:	ldr	r3, [sp, #12]
   1b3c0:	ldr	r2, [pc, #604]	; 1b624 <snd_pcm_sw_params_set_start_threshold@plt+0x83e4>
   1b3c4:	mov	r1, #1
   1b3c8:	str	r0, [sp]
   1b3cc:	mov	r0, fp
   1b3d0:	bl	12ff4 <__fprintf_chk@plt>
   1b3d4:	b	1b034 <snd_pcm_sw_params_set_start_threshold@plt+0x7df4>
   1b3d8:	ldr	r3, [pc, #556]	; 1b60c <snd_pcm_sw_params_set_start_threshold@plt+0x83cc>
   1b3dc:	ldr	r0, [r4, #16]
   1b3e0:	ldr	r3, [r3]
   1b3e4:	cmp	r3, #0
   1b3e8:	beq	1b44c <snd_pcm_sw_params_set_start_threshold@plt+0x820c>
   1b3ec:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b3f0:	mov	r4, r0
   1b3f4:	mov	r0, r7
   1b3f8:	bl	12e20 <snd_strerror@plt>
   1b3fc:	mov	r3, r4
   1b400:	ldr	r2, [pc, #520]	; 1b610 <snd_pcm_sw_params_set_start_threshold@plt+0x83d0>
   1b404:	mov	r1, #1
   1b408:	str	r0, [sp]
   1b40c:	mov	r0, #2
   1b410:	bl	12eec <__syslog_chk@plt>
   1b414:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b418:	ldr	r3, [pc, #484]	; 1b604 <snd_pcm_sw_params_set_start_threshold@plt+0x83c4>
   1b41c:	ldr	r4, [r3]
   1b420:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b424:	mov	r5, r0
   1b428:	mov	r0, r7
   1b42c:	bl	12e20 <snd_strerror@plt>
   1b430:	mov	r3, r5
   1b434:	ldr	r2, [pc, #492]	; 1b628 <snd_pcm_sw_params_set_start_threshold@plt+0x83e8>
   1b438:	mov	r1, #1
   1b43c:	str	r0, [sp]
   1b440:	mov	r0, r4
   1b444:	bl	12ff4 <__fprintf_chk@plt>
   1b448:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b44c:	ldr	r3, [pc, #432]	; 1b604 <snd_pcm_sw_params_set_start_threshold@plt+0x83c4>
   1b450:	ldr	r4, [r3]
   1b454:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b458:	mov	r5, r0
   1b45c:	mov	r0, r7
   1b460:	bl	12e20 <snd_strerror@plt>
   1b464:	mov	r3, r5
   1b468:	ldr	r2, [pc, #416]	; 1b610 <snd_pcm_sw_params_set_start_threshold@plt+0x83d0>
   1b46c:	mov	r1, #1
   1b470:	str	r0, [sp]
   1b474:	mov	r0, r4
   1b478:	bl	12ff4 <__fprintf_chk@plt>
   1b47c:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b480:	ldr	r3, [pc, #388]	; 1b60c <snd_pcm_sw_params_set_start_threshold@plt+0x83cc>
   1b484:	ldr	r0, [r4, #4]
   1b488:	ldr	r3, [r3]
   1b48c:	cmp	r3, #0
   1b490:	beq	1b5a8 <snd_pcm_sw_params_set_start_threshold@plt+0x8368>
   1b494:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b498:	mov	r4, r0
   1b49c:	mov	r0, r7
   1b4a0:	bl	12e20 <snd_strerror@plt>
   1b4a4:	mov	r3, r4
   1b4a8:	ldr	r2, [pc, #380]	; 1b62c <snd_pcm_sw_params_set_start_threshold@plt+0x83ec>
   1b4ac:	mov	r1, #1
   1b4b0:	str	r0, [sp]
   1b4b4:	mov	r0, #2
   1b4b8:	bl	12eec <__syslog_chk@plt>
   1b4bc:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b4c0:	ldr	r3, [r6]
   1b4c4:	ldr	r0, [r4, #4]
   1b4c8:	cmp	r3, #0
   1b4cc:	beq	1b578 <snd_pcm_sw_params_set_start_threshold@plt+0x8338>
   1b4d0:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b4d4:	mov	fp, r0
   1b4d8:	mov	r0, r7
   1b4dc:	bl	12e20 <snd_strerror@plt>
   1b4e0:	mov	r3, fp
   1b4e4:	ldr	r2, [pc, #324]	; 1b630 <snd_pcm_sw_params_set_start_threshold@plt+0x83f0>
   1b4e8:	mov	r1, #1
   1b4ec:	str	r0, [sp]
   1b4f0:	mov	r0, #2
   1b4f4:	bl	12eec <__syslog_chk@plt>
   1b4f8:	mov	r3, #0
   1b4fc:	str	r3, [sp, #32]
   1b500:	str	r3, [sp, #28]
   1b504:	b	1b224 <snd_pcm_sw_params_set_start_threshold@plt+0x7fe4>
   1b508:	ldr	r4, [r0, #208]	; 0xd0
   1b50c:	cmp	r4, #0
   1b510:	bne	1aeb4 <snd_pcm_sw_params_set_start_threshold@plt+0x7c74>
   1b514:	b	1b0fc <snd_pcm_sw_params_set_start_threshold@plt+0x7ebc>
   1b518:	ldr	r3, [r6]
   1b51c:	ldr	r0, [r4, #4]
   1b520:	cmp	r3, #0
   1b524:	beq	1b5dc <snd_pcm_sw_params_set_start_threshold@plt+0x839c>
   1b528:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b52c:	ldr	r2, [pc, #256]	; 1b634 <snd_pcm_sw_params_set_start_threshold@plt+0x83f4>
   1b530:	mov	r1, #1
   1b534:	mov	r3, r0
   1b538:	mov	r0, #4
   1b53c:	bl	12eec <__syslog_chk@plt>
   1b540:	b	1b034 <snd_pcm_sw_params_set_start_threshold@plt+0x7df4>
   1b544:	ldr	r3, [pc, #184]	; 1b604 <snd_pcm_sw_params_set_start_threshold@plt+0x83c4>
   1b548:	ldr	r4, [r3]
   1b54c:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b550:	mov	r5, r0
   1b554:	mov	r0, r7
   1b558:	bl	12e20 <snd_strerror@plt>
   1b55c:	mov	r3, r5
   1b560:	ldr	r2, [pc, #184]	; 1b620 <snd_pcm_sw_params_set_start_threshold@plt+0x83e0>
   1b564:	mov	r1, #1
   1b568:	str	r0, [sp]
   1b56c:	mov	r0, r4
   1b570:	bl	12ff4 <__fprintf_chk@plt>
   1b574:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b578:	ldr	fp, [r8]
   1b57c:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b580:	str	r0, [sp, #12]
   1b584:	mov	r0, r7
   1b588:	bl	12e20 <snd_strerror@plt>
   1b58c:	ldr	r3, [sp, #12]
   1b590:	ldr	r2, [pc, #152]	; 1b630 <snd_pcm_sw_params_set_start_threshold@plt+0x83f0>
   1b594:	mov	r1, #1
   1b598:	str	r0, [sp]
   1b59c:	mov	r0, fp
   1b5a0:	bl	12ff4 <__fprintf_chk@plt>
   1b5a4:	b	1b4f8 <snd_pcm_sw_params_set_start_threshold@plt+0x82b8>
   1b5a8:	ldr	r3, [pc, #84]	; 1b604 <snd_pcm_sw_params_set_start_threshold@plt+0x83c4>
   1b5ac:	ldr	r4, [r3]
   1b5b0:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b5b4:	mov	r5, r0
   1b5b8:	mov	r0, r7
   1b5bc:	bl	12e20 <snd_strerror@plt>
   1b5c0:	mov	r3, r5
   1b5c4:	ldr	r2, [pc, #96]	; 1b62c <snd_pcm_sw_params_set_start_threshold@plt+0x83ec>
   1b5c8:	mov	r1, #1
   1b5cc:	str	r0, [sp]
   1b5d0:	mov	r0, r4
   1b5d4:	bl	12ff4 <__fprintf_chk@plt>
   1b5d8:	b	1afdc <snd_pcm_sw_params_set_start_threshold@plt+0x7d9c>
   1b5dc:	ldr	r7, [r8]
   1b5e0:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b5e4:	ldr	r2, [pc, #72]	; 1b634 <snd_pcm_sw_params_set_start_threshold@plt+0x83f4>
   1b5e8:	mov	r1, #1
   1b5ec:	mov	r3, r0
   1b5f0:	mov	r0, r7
   1b5f4:	bl	12ff4 <__fprintf_chk@plt>
   1b5f8:	b	1b034 <snd_pcm_sw_params_set_start_threshold@plt+0x7df4>
   1b5fc:	bl	12fc4 <__stack_chk_fail@plt>
   1b600:	strdeq	lr, [r2], -r8
   1b604:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   1b608:	ldrdeq	lr, [r1], -r4
   1b60c:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   1b610:	andeq	lr, r1, ip, ror r1
   1b614:	strdeq	lr, [r1], -ip
   1b618:	andeq	lr, r1, r0, lsr #4
   1b61c:	ldrdeq	lr, [r1], -ip
   1b620:			; <UNDEFINED> instruction: 0x0001e2b4
   1b624:	andeq	lr, r1, r4, lsr #3
   1b628:	andeq	lr, r1, r4, asr #4
   1b62c:	muleq	r1, r0, r2
   1b630:	andeq	lr, r1, ip, ror #4
   1b634:	andeq	lr, r1, r4, asr r1
   1b638:	ldr	r3, [r0, #4]
   1b63c:	ldr	r3, [r3, #132]	; 0x84
   1b640:	cmp	r3, #0
   1b644:	beq	1b7b4 <snd_pcm_sw_params_set_start_threshold@plt+0x8574>
   1b648:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b64c:	mov	r5, r0
   1b650:	ldr	r4, [r0, #212]	; 0xd4
   1b654:	sub	sp, sp, #20
   1b658:	cmp	r4, #0
   1b65c:	beq	1b6cc <snd_pcm_sw_params_set_start_threshold@plt+0x848c>
   1b660:	ldr	r7, [pc, #340]	; 1b7bc <snd_pcm_sw_params_set_start_threshold@plt+0x857c>
   1b664:	ldr	r8, [pc, #340]	; 1b7c0 <snd_pcm_sw_params_set_start_threshold@plt+0x8580>
   1b668:	ldr	r6, [pc, #340]	; 1b7c4 <snd_pcm_sw_params_set_start_threshold@plt+0x8584>
   1b66c:	b	1b67c <snd_pcm_sw_params_set_start_threshold@plt+0x843c>
   1b670:	ldr	r4, [r4, #16]
   1b674:	cmp	r4, #0
   1b678:	beq	1b6cc <snd_pcm_sw_params_set_start_threshold@plt+0x848c>
   1b67c:	mov	r2, #0
   1b680:	mov	r1, r4
   1b684:	mov	r0, r5
   1b688:	bl	1a60c <snd_pcm_sw_params_set_start_threshold@plt+0x73cc>
   1b68c:	cmp	r0, #0
   1b690:	bge	1b670 <snd_pcm_sw_params_set_start_threshold@plt+0x8430>
   1b694:	ldr	r3, [r7]
   1b698:	ldr	ip, [r5]
   1b69c:	ldr	lr, [r4, #12]
   1b6a0:	cmp	r3, #0
   1b6a4:	mov	r2, r6
   1b6a8:	mov	r1, #1
   1b6ac:	mov	r0, #4
   1b6b0:	mov	r3, ip
   1b6b4:	str	lr, [sp]
   1b6b8:	beq	1b770 <snd_pcm_sw_params_set_start_threshold@plt+0x8530>
   1b6bc:	bl	12eec <__syslog_chk@plt>
   1b6c0:	ldr	r4, [r4, #16]
   1b6c4:	cmp	r4, #0
   1b6c8:	bne	1b67c <snd_pcm_sw_params_set_start_threshold@plt+0x843c>
   1b6cc:	ldr	r4, [r5, #208]	; 0xd0
   1b6d0:	cmp	r4, #0
   1b6d4:	beq	1b764 <snd_pcm_sw_params_set_start_threshold@plt+0x8524>
   1b6d8:	ldr	r8, [pc, #220]	; 1b7bc <snd_pcm_sw_params_set_start_threshold@plt+0x857c>
   1b6dc:	ldr	r9, [pc, #220]	; 1b7c0 <snd_pcm_sw_params_set_start_threshold@plt+0x8580>
   1b6e0:	ldr	r7, [pc, #224]	; 1b7c8 <snd_pcm_sw_params_set_start_threshold@plt+0x8588>
   1b6e4:	b	1b6f4 <snd_pcm_sw_params_set_start_threshold@plt+0x84b4>
   1b6e8:	ldr	r4, [r4, #28]
   1b6ec:	cmp	r4, #0
   1b6f0:	beq	1b764 <snd_pcm_sw_params_set_start_threshold@plt+0x8524>
   1b6f4:	ldrb	r3, [r4]
   1b6f8:	tst	r3, #1
   1b6fc:	bne	1b6e8 <snd_pcm_sw_params_set_start_threshold@plt+0x84a8>
   1b700:	ldr	r3, [r5, #4]
   1b704:	ldr	r1, [r4, #16]
   1b708:	ldr	r0, [r3, #132]	; 0x84
   1b70c:	bl	131bc <snd_ctl_elem_remove@plt>
   1b710:	subs	r6, r0, #0
   1b714:	bge	1b6e8 <snd_pcm_sw_params_set_start_threshold@plt+0x84a8>
   1b718:	ldr	r3, [r8]
   1b71c:	ldr	sl, [r5]
   1b720:	cmp	r3, #0
   1b724:	ldr	r0, [r4, #16]
   1b728:	beq	1b77c <snd_pcm_sw_params_set_start_threshold@plt+0x853c>
   1b72c:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b730:	mov	fp, r0
   1b734:	mov	r0, r6
   1b738:	bl	12e20 <snd_strerror@plt>
   1b73c:	str	fp, [sp]
   1b740:	mov	r3, sl
   1b744:	mov	r2, r7
   1b748:	mov	r1, #1
   1b74c:	str	r0, [sp, #4]
   1b750:	mov	r0, #4
   1b754:	bl	12eec <__syslog_chk@plt>
   1b758:	ldr	r4, [r4, #28]
   1b75c:	cmp	r4, #0
   1b760:	bne	1b6f4 <snd_pcm_sw_params_set_start_threshold@plt+0x84b4>
   1b764:	mov	r0, #0
   1b768:	add	sp, sp, #20
   1b76c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b770:	ldr	r0, [r8]
   1b774:	bl	12ff4 <__fprintf_chk@plt>
   1b778:	b	1b670 <snd_pcm_sw_params_set_start_threshold@plt+0x8430>
   1b77c:	ldr	fp, [r9]
   1b780:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b784:	str	r0, [sp, #12]
   1b788:	mov	r0, r6
   1b78c:	bl	12e20 <snd_strerror@plt>
   1b790:	ldr	r3, [sp, #12]
   1b794:	mov	r2, r7
   1b798:	str	r3, [sp]
   1b79c:	mov	r1, #1
   1b7a0:	mov	r3, sl
   1b7a4:	str	r0, [sp, #4]
   1b7a8:	mov	r0, fp
   1b7ac:	bl	12ff4 <__fprintf_chk@plt>
   1b7b0:	b	1b6e8 <snd_pcm_sw_params_set_start_threshold@plt+0x84a8>
   1b7b4:	mov	r0, #0
   1b7b8:	bx	lr
   1b7bc:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   1b7c0:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   1b7c4:	andeq	lr, r1, r0, lsl #6
   1b7c8:	andeq	lr, r1, r8, lsr #6
   1b7cc:	ldr	r3, [pc, #836]	; 1bb18 <snd_pcm_sw_params_set_start_threshold@plt+0x88d8>
   1b7d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b7d4:	add	fp, sp, #32
   1b7d8:	sub	sp, sp, #20
   1b7dc:	ldr	r2, [r0]
   1b7e0:	ldr	r3, [r3]
   1b7e4:	mov	r9, r1
   1b7e8:	str	r3, [fp, #-40]	; 0xffffffd8
   1b7ec:	ldr	r6, [r2, #4]
   1b7f0:	mov	r4, r0
   1b7f4:	bl	12a30 <snd_ctl_elem_id_sizeof@plt>
   1b7f8:	add	r0, r0, #7
   1b7fc:	bic	r0, r0, #7
   1b800:	sub	sp, sp, r0
   1b804:	bl	12a30 <snd_ctl_elem_id_sizeof@plt>
   1b808:	add	r5, sp, #8
   1b80c:	mov	r1, #0
   1b810:	mov	r2, r0
   1b814:	mov	r0, r5
   1b818:	bl	12c28 <memset@plt>
   1b81c:	mov	r1, r5
   1b820:	mov	r0, r9
   1b824:	bl	12d00 <snd_ctl_event_elem_get_id@plt>
   1b828:	ldr	r3, [r4]
   1b82c:	ldr	sl, [r3, #208]	; 0xd0
   1b830:	cmp	sl, #0
   1b834:	bne	1b848 <snd_pcm_sw_params_set_start_threshold@plt+0x8608>
   1b838:	b	1b920 <snd_pcm_sw_params_set_start_threshold@plt+0x86e0>
   1b83c:	ldr	sl, [sl, #28]
   1b840:	cmp	sl, #0
   1b844:	beq	1b920 <snd_pcm_sw_params_set_start_threshold@plt+0x86e0>
   1b848:	ldrb	r2, [sl]
   1b84c:	tst	r2, #1
   1b850:	bne	1b83c <snd_pcm_sw_params_set_start_threshold@plt+0x85fc>
   1b854:	cmp	r6, r4
   1b858:	mov	r0, r5
   1b85c:	ldreq	r1, [sl, #16]
   1b860:	ldrne	r1, [sl, #4]
   1b864:	bl	1adb8 <snd_pcm_sw_params_set_start_threshold@plt+0x7b78>
   1b868:	cmp	r0, #0
   1b86c:	beq	1b83c <snd_pcm_sw_params_set_start_threshold@plt+0x85fc>
   1b870:	mov	r0, r9
   1b874:	ldr	r7, [r4]
   1b878:	bl	130cc <snd_ctl_event_elem_get_mask@plt>
   1b87c:	cmn	r0, #1
   1b880:	beq	1b83c <snd_pcm_sw_params_set_start_threshold@plt+0x85fc>
   1b884:	tst	r0, #1
   1b888:	beq	1b83c <snd_pcm_sw_params_set_start_threshold@plt+0x85fc>
   1b88c:	cmp	r6, r4
   1b890:	beq	1b944 <snd_pcm_sw_params_set_start_threshold@plt+0x8704>
   1b894:	ldr	r1, [sl, #4]
   1b898:	ldr	r0, [sl, #12]
   1b89c:	bl	129e8 <snd_ctl_elem_value_set_id@plt>
   1b8a0:	ldr	r2, [r7, #8]
   1b8a4:	ldr	r1, [sl, #12]
   1b8a8:	ldr	r0, [r2, #132]	; 0x84
   1b8ac:	bl	130fc <snd_ctl_elem_read@plt>
   1b8b0:	subs	r8, r0, #0
   1b8b4:	blt	1b9c4 <snd_pcm_sw_params_set_start_threshold@plt+0x8784>
   1b8b8:	add	r2, sl, #12
   1b8bc:	add	r1, sl, #24
   1b8c0:	add	r0, sl, #20
   1b8c4:	bl	1a7c8 <snd_pcm_sw_params_set_start_threshold@plt+0x7588>
   1b8c8:	ldr	r2, [r7, #4]
   1b8cc:	ldr	r1, [sl, #24]
   1b8d0:	ldr	r0, [r2, #132]	; 0x84
   1b8d4:	bl	1315c <snd_ctl_elem_write@plt>
   1b8d8:	subs	r8, r0, #0
   1b8dc:	bge	1b83c <snd_pcm_sw_params_set_start_threshold@plt+0x85fc>
   1b8e0:	ldr	r2, [pc, #564]	; 1bb1c <snd_pcm_sw_params_set_start_threshold@plt+0x88dc>
   1b8e4:	ldr	r0, [sl, #16]
   1b8e8:	ldr	r3, [r2]
   1b8ec:	cmp	r3, #0
   1b8f0:	beq	1baac <snd_pcm_sw_params_set_start_threshold@plt+0x886c>
   1b8f4:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b8f8:	mov	r4, r0
   1b8fc:	mov	r0, r8
   1b900:	bl	12e20 <snd_strerror@plt>
   1b904:	mov	r3, r4
   1b908:	ldr	r2, [pc, #528]	; 1bb20 <snd_pcm_sw_params_set_start_threshold@plt+0x88e0>
   1b90c:	mov	r1, #1
   1b910:	str	r0, [sp]
   1b914:	mov	r0, #2
   1b918:	bl	12eec <__syslog_chk@plt>
   1b91c:	b	1b924 <snd_pcm_sw_params_set_start_threshold@plt+0x86e4>
   1b920:	mov	r8, #0
   1b924:	ldr	r3, [pc, #492]	; 1bb18 <snd_pcm_sw_params_set_start_threshold@plt+0x88d8>
   1b928:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1b92c:	mov	r0, r8
   1b930:	ldr	r3, [r3]
   1b934:	cmp	r2, r3
   1b938:	bne	1bb14 <snd_pcm_sw_params_set_start_threshold@plt+0x88d4>
   1b93c:	sub	sp, fp, #32
   1b940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b944:	ldr	r2, [r7, #4]
   1b948:	ldr	r1, [sl, #24]
   1b94c:	ldr	r0, [r2, #132]	; 0x84
   1b950:	bl	130fc <snd_ctl_elem_read@plt>
   1b954:	subs	r8, r0, #0
   1b958:	blt	1ba04 <snd_pcm_sw_params_set_start_threshold@plt+0x87c4>
   1b95c:	add	r2, sl, #24
   1b960:	add	r1, sl, #12
   1b964:	add	r0, sl, #8
   1b968:	bl	1a7c8 <snd_pcm_sw_params_set_start_threshold@plt+0x7588>
   1b96c:	ldr	r2, [r7, #8]
   1b970:	ldr	r1, [sl, #12]
   1b974:	ldr	r0, [r2, #132]	; 0x84
   1b978:	bl	1315c <snd_ctl_elem_write@plt>
   1b97c:	subs	r8, r0, #0
   1b980:	bge	1b83c <snd_pcm_sw_params_set_start_threshold@plt+0x85fc>
   1b984:	ldr	r2, [pc, #400]	; 1bb1c <snd_pcm_sw_params_set_start_threshold@plt+0x88dc>
   1b988:	ldr	r0, [sl, #4]
   1b98c:	ldr	r3, [r2]
   1b990:	cmp	r3, #0
   1b994:	beq	1bae0 <snd_pcm_sw_params_set_start_threshold@plt+0x88a0>
   1b998:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b99c:	mov	r4, r0
   1b9a0:	mov	r0, r8
   1b9a4:	bl	12e20 <snd_strerror@plt>
   1b9a8:	mov	r3, r4
   1b9ac:	ldr	r2, [pc, #368]	; 1bb24 <snd_pcm_sw_params_set_start_threshold@plt+0x88e4>
   1b9b0:	mov	r1, #1
   1b9b4:	str	r0, [sp]
   1b9b8:	mov	r0, #2
   1b9bc:	bl	12eec <__syslog_chk@plt>
   1b9c0:	b	1b924 <snd_pcm_sw_params_set_start_threshold@plt+0x86e4>
   1b9c4:	ldr	r2, [pc, #336]	; 1bb1c <snd_pcm_sw_params_set_start_threshold@plt+0x88dc>
   1b9c8:	ldr	r0, [sl, #4]
   1b9cc:	ldr	r3, [r2]
   1b9d0:	cmp	r3, #0
   1b9d4:	beq	1ba78 <snd_pcm_sw_params_set_start_threshold@plt+0x8838>
   1b9d8:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1b9dc:	mov	r4, r0
   1b9e0:	mov	r0, r8
   1b9e4:	bl	12e20 <snd_strerror@plt>
   1b9e8:	mov	r3, r4
   1b9ec:	ldr	r2, [pc, #308]	; 1bb28 <snd_pcm_sw_params_set_start_threshold@plt+0x88e8>
   1b9f0:	mov	r1, #1
   1b9f4:	str	r0, [sp]
   1b9f8:	mov	r0, #2
   1b9fc:	bl	12eec <__syslog_chk@plt>
   1ba00:	b	1b924 <snd_pcm_sw_params_set_start_threshold@plt+0x86e4>
   1ba04:	ldr	r2, [pc, #272]	; 1bb1c <snd_pcm_sw_params_set_start_threshold@plt+0x88dc>
   1ba08:	ldr	r0, [sl, #16]
   1ba0c:	ldr	r3, [r2]
   1ba10:	cmp	r3, #0
   1ba14:	beq	1ba44 <snd_pcm_sw_params_set_start_threshold@plt+0x8804>
   1ba18:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1ba1c:	mov	r4, r0
   1ba20:	mov	r0, r8
   1ba24:	bl	12e20 <snd_strerror@plt>
   1ba28:	mov	r3, r4
   1ba2c:	ldr	r2, [pc, #248]	; 1bb2c <snd_pcm_sw_params_set_start_threshold@plt+0x88ec>
   1ba30:	mov	r1, #1
   1ba34:	str	r0, [sp]
   1ba38:	mov	r0, #2
   1ba3c:	bl	12eec <__syslog_chk@plt>
   1ba40:	b	1b924 <snd_pcm_sw_params_set_start_threshold@plt+0x86e4>
   1ba44:	ldr	r3, [pc, #228]	; 1bb30 <snd_pcm_sw_params_set_start_threshold@plt+0x88f0>
   1ba48:	ldr	r4, [r3]
   1ba4c:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1ba50:	mov	r5, r0
   1ba54:	mov	r0, r8
   1ba58:	bl	12e20 <snd_strerror@plt>
   1ba5c:	mov	r3, r5
   1ba60:	ldr	r2, [pc, #196]	; 1bb2c <snd_pcm_sw_params_set_start_threshold@plt+0x88ec>
   1ba64:	mov	r1, #1
   1ba68:	str	r0, [sp]
   1ba6c:	mov	r0, r4
   1ba70:	bl	12ff4 <__fprintf_chk@plt>
   1ba74:	b	1b924 <snd_pcm_sw_params_set_start_threshold@plt+0x86e4>
   1ba78:	ldr	r3, [pc, #176]	; 1bb30 <snd_pcm_sw_params_set_start_threshold@plt+0x88f0>
   1ba7c:	ldr	r4, [r3]
   1ba80:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1ba84:	mov	r5, r0
   1ba88:	mov	r0, r8
   1ba8c:	bl	12e20 <snd_strerror@plt>
   1ba90:	mov	r3, r5
   1ba94:	ldr	r2, [pc, #140]	; 1bb28 <snd_pcm_sw_params_set_start_threshold@plt+0x88e8>
   1ba98:	mov	r1, #1
   1ba9c:	str	r0, [sp]
   1baa0:	mov	r0, r4
   1baa4:	bl	12ff4 <__fprintf_chk@plt>
   1baa8:	b	1b924 <snd_pcm_sw_params_set_start_threshold@plt+0x86e4>
   1baac:	ldr	r3, [pc, #124]	; 1bb30 <snd_pcm_sw_params_set_start_threshold@plt+0x88f0>
   1bab0:	ldr	r4, [r3]
   1bab4:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1bab8:	mov	r5, r0
   1babc:	mov	r0, r8
   1bac0:	bl	12e20 <snd_strerror@plt>
   1bac4:	mov	r3, r5
   1bac8:	ldr	r2, [pc, #80]	; 1bb20 <snd_pcm_sw_params_set_start_threshold@plt+0x88e0>
   1bacc:	mov	r1, #1
   1bad0:	str	r0, [sp]
   1bad4:	mov	r0, r4
   1bad8:	bl	12ff4 <__fprintf_chk@plt>
   1badc:	b	1b924 <snd_pcm_sw_params_set_start_threshold@plt+0x86e4>
   1bae0:	ldr	r3, [pc, #72]	; 1bb30 <snd_pcm_sw_params_set_start_threshold@plt+0x88f0>
   1bae4:	ldr	r4, [r3]
   1bae8:	bl	1a584 <snd_pcm_sw_params_set_start_threshold@plt+0x7344>
   1baec:	mov	r5, r0
   1baf0:	mov	r0, r8
   1baf4:	bl	12e20 <snd_strerror@plt>
   1baf8:	mov	r3, r5
   1bafc:	ldr	r2, [pc, #32]	; 1bb24 <snd_pcm_sw_params_set_start_threshold@plt+0x88e4>
   1bb00:	mov	r1, #1
   1bb04:	str	r0, [sp]
   1bb08:	mov	r0, r4
   1bb0c:	bl	12ff4 <__fprintf_chk@plt>
   1bb10:	b	1b924 <snd_pcm_sw_params_set_start_threshold@plt+0x86e4>
   1bb14:	bl	12fc4 <__stack_chk_fail@plt>
   1bb18:	strdeq	lr, [r2], -r8
   1bb1c:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   1bb20:	andeq	lr, r1, r0, lsl #7
   1bb24:	andeq	lr, r1, r4, ror #7
   1bb28:	andeq	lr, r1, r0, asr r3
   1bb2c:			; <UNDEFINED> instruction: 0x0001e3b4
   1bb30:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   1bb34:	subs	r2, r1, #1
   1bb38:	bxeq	lr
   1bb3c:	bcc	1bd14 <snd_pcm_sw_params_set_start_threshold@plt+0x8ad4>
   1bb40:	cmp	r0, r1
   1bb44:	bls	1bcf8 <snd_pcm_sw_params_set_start_threshold@plt+0x8ab8>
   1bb48:	tst	r1, r2
   1bb4c:	beq	1bd04 <snd_pcm_sw_params_set_start_threshold@plt+0x8ac4>
   1bb50:	clz	r3, r0
   1bb54:	clz	r2, r1
   1bb58:	sub	r3, r2, r3
   1bb5c:	rsbs	r3, r3, #31
   1bb60:	addne	r3, r3, r3, lsl #1
   1bb64:	mov	r2, #0
   1bb68:	addne	pc, pc, r3, lsl #2
   1bb6c:	nop			; (mov r0, r0)
   1bb70:	cmp	r0, r1, lsl #31
   1bb74:	adc	r2, r2, r2
   1bb78:	subcs	r0, r0, r1, lsl #31
   1bb7c:	cmp	r0, r1, lsl #30
   1bb80:	adc	r2, r2, r2
   1bb84:	subcs	r0, r0, r1, lsl #30
   1bb88:	cmp	r0, r1, lsl #29
   1bb8c:	adc	r2, r2, r2
   1bb90:	subcs	r0, r0, r1, lsl #29
   1bb94:	cmp	r0, r1, lsl #28
   1bb98:	adc	r2, r2, r2
   1bb9c:	subcs	r0, r0, r1, lsl #28
   1bba0:	cmp	r0, r1, lsl #27
   1bba4:	adc	r2, r2, r2
   1bba8:	subcs	r0, r0, r1, lsl #27
   1bbac:	cmp	r0, r1, lsl #26
   1bbb0:	adc	r2, r2, r2
   1bbb4:	subcs	r0, r0, r1, lsl #26
   1bbb8:	cmp	r0, r1, lsl #25
   1bbbc:	adc	r2, r2, r2
   1bbc0:	subcs	r0, r0, r1, lsl #25
   1bbc4:	cmp	r0, r1, lsl #24
   1bbc8:	adc	r2, r2, r2
   1bbcc:	subcs	r0, r0, r1, lsl #24
   1bbd0:	cmp	r0, r1, lsl #23
   1bbd4:	adc	r2, r2, r2
   1bbd8:	subcs	r0, r0, r1, lsl #23
   1bbdc:	cmp	r0, r1, lsl #22
   1bbe0:	adc	r2, r2, r2
   1bbe4:	subcs	r0, r0, r1, lsl #22
   1bbe8:	cmp	r0, r1, lsl #21
   1bbec:	adc	r2, r2, r2
   1bbf0:	subcs	r0, r0, r1, lsl #21
   1bbf4:	cmp	r0, r1, lsl #20
   1bbf8:	adc	r2, r2, r2
   1bbfc:	subcs	r0, r0, r1, lsl #20
   1bc00:	cmp	r0, r1, lsl #19
   1bc04:	adc	r2, r2, r2
   1bc08:	subcs	r0, r0, r1, lsl #19
   1bc0c:	cmp	r0, r1, lsl #18
   1bc10:	adc	r2, r2, r2
   1bc14:	subcs	r0, r0, r1, lsl #18
   1bc18:	cmp	r0, r1, lsl #17
   1bc1c:	adc	r2, r2, r2
   1bc20:	subcs	r0, r0, r1, lsl #17
   1bc24:	cmp	r0, r1, lsl #16
   1bc28:	adc	r2, r2, r2
   1bc2c:	subcs	r0, r0, r1, lsl #16
   1bc30:	cmp	r0, r1, lsl #15
   1bc34:	adc	r2, r2, r2
   1bc38:	subcs	r0, r0, r1, lsl #15
   1bc3c:	cmp	r0, r1, lsl #14
   1bc40:	adc	r2, r2, r2
   1bc44:	subcs	r0, r0, r1, lsl #14
   1bc48:	cmp	r0, r1, lsl #13
   1bc4c:	adc	r2, r2, r2
   1bc50:	subcs	r0, r0, r1, lsl #13
   1bc54:	cmp	r0, r1, lsl #12
   1bc58:	adc	r2, r2, r2
   1bc5c:	subcs	r0, r0, r1, lsl #12
   1bc60:	cmp	r0, r1, lsl #11
   1bc64:	adc	r2, r2, r2
   1bc68:	subcs	r0, r0, r1, lsl #11
   1bc6c:	cmp	r0, r1, lsl #10
   1bc70:	adc	r2, r2, r2
   1bc74:	subcs	r0, r0, r1, lsl #10
   1bc78:	cmp	r0, r1, lsl #9
   1bc7c:	adc	r2, r2, r2
   1bc80:	subcs	r0, r0, r1, lsl #9
   1bc84:	cmp	r0, r1, lsl #8
   1bc88:	adc	r2, r2, r2
   1bc8c:	subcs	r0, r0, r1, lsl #8
   1bc90:	cmp	r0, r1, lsl #7
   1bc94:	adc	r2, r2, r2
   1bc98:	subcs	r0, r0, r1, lsl #7
   1bc9c:	cmp	r0, r1, lsl #6
   1bca0:	adc	r2, r2, r2
   1bca4:	subcs	r0, r0, r1, lsl #6
   1bca8:	cmp	r0, r1, lsl #5
   1bcac:	adc	r2, r2, r2
   1bcb0:	subcs	r0, r0, r1, lsl #5
   1bcb4:	cmp	r0, r1, lsl #4
   1bcb8:	adc	r2, r2, r2
   1bcbc:	subcs	r0, r0, r1, lsl #4
   1bcc0:	cmp	r0, r1, lsl #3
   1bcc4:	adc	r2, r2, r2
   1bcc8:	subcs	r0, r0, r1, lsl #3
   1bccc:	cmp	r0, r1, lsl #2
   1bcd0:	adc	r2, r2, r2
   1bcd4:	subcs	r0, r0, r1, lsl #2
   1bcd8:	cmp	r0, r1, lsl #1
   1bcdc:	adc	r2, r2, r2
   1bce0:	subcs	r0, r0, r1, lsl #1
   1bce4:	cmp	r0, r1
   1bce8:	adc	r2, r2, r2
   1bcec:	subcs	r0, r0, r1
   1bcf0:	mov	r0, r2
   1bcf4:	bx	lr
   1bcf8:	moveq	r0, #1
   1bcfc:	movne	r0, #0
   1bd00:	bx	lr
   1bd04:	clz	r2, r1
   1bd08:	rsb	r2, r2, #31
   1bd0c:	lsr	r0, r0, r2
   1bd10:	bx	lr
   1bd14:	cmp	r0, #0
   1bd18:	mvnne	r0, #0
   1bd1c:	b	1c090 <snd_pcm_sw_params_set_start_threshold@plt+0x8e50>
   1bd20:	cmp	r1, #0
   1bd24:	beq	1bd14 <snd_pcm_sw_params_set_start_threshold@plt+0x8ad4>
   1bd28:	push	{r0, r1, lr}
   1bd2c:	bl	1bb34 <snd_pcm_sw_params_set_start_threshold@plt+0x88f4>
   1bd30:	pop	{r1, r2, lr}
   1bd34:	mul	r3, r2, r0
   1bd38:	sub	r1, r1, r3
   1bd3c:	bx	lr
   1bd40:	cmp	r1, #0
   1bd44:	beq	1bf50 <snd_pcm_sw_params_set_start_threshold@plt+0x8d10>
   1bd48:	eor	ip, r0, r1
   1bd4c:	rsbmi	r1, r1, #0
   1bd50:	subs	r2, r1, #1
   1bd54:	beq	1bf1c <snd_pcm_sw_params_set_start_threshold@plt+0x8cdc>
   1bd58:	movs	r3, r0
   1bd5c:	rsbmi	r3, r0, #0
   1bd60:	cmp	r3, r1
   1bd64:	bls	1bf28 <snd_pcm_sw_params_set_start_threshold@plt+0x8ce8>
   1bd68:	tst	r1, r2
   1bd6c:	beq	1bf38 <snd_pcm_sw_params_set_start_threshold@plt+0x8cf8>
   1bd70:	clz	r2, r3
   1bd74:	clz	r0, r1
   1bd78:	sub	r2, r0, r2
   1bd7c:	rsbs	r2, r2, #31
   1bd80:	addne	r2, r2, r2, lsl #1
   1bd84:	mov	r0, #0
   1bd88:	addne	pc, pc, r2, lsl #2
   1bd8c:	nop			; (mov r0, r0)
   1bd90:	cmp	r3, r1, lsl #31
   1bd94:	adc	r0, r0, r0
   1bd98:	subcs	r3, r3, r1, lsl #31
   1bd9c:	cmp	r3, r1, lsl #30
   1bda0:	adc	r0, r0, r0
   1bda4:	subcs	r3, r3, r1, lsl #30
   1bda8:	cmp	r3, r1, lsl #29
   1bdac:	adc	r0, r0, r0
   1bdb0:	subcs	r3, r3, r1, lsl #29
   1bdb4:	cmp	r3, r1, lsl #28
   1bdb8:	adc	r0, r0, r0
   1bdbc:	subcs	r3, r3, r1, lsl #28
   1bdc0:	cmp	r3, r1, lsl #27
   1bdc4:	adc	r0, r0, r0
   1bdc8:	subcs	r3, r3, r1, lsl #27
   1bdcc:	cmp	r3, r1, lsl #26
   1bdd0:	adc	r0, r0, r0
   1bdd4:	subcs	r3, r3, r1, lsl #26
   1bdd8:	cmp	r3, r1, lsl #25
   1bddc:	adc	r0, r0, r0
   1bde0:	subcs	r3, r3, r1, lsl #25
   1bde4:	cmp	r3, r1, lsl #24
   1bde8:	adc	r0, r0, r0
   1bdec:	subcs	r3, r3, r1, lsl #24
   1bdf0:	cmp	r3, r1, lsl #23
   1bdf4:	adc	r0, r0, r0
   1bdf8:	subcs	r3, r3, r1, lsl #23
   1bdfc:	cmp	r3, r1, lsl #22
   1be00:	adc	r0, r0, r0
   1be04:	subcs	r3, r3, r1, lsl #22
   1be08:	cmp	r3, r1, lsl #21
   1be0c:	adc	r0, r0, r0
   1be10:	subcs	r3, r3, r1, lsl #21
   1be14:	cmp	r3, r1, lsl #20
   1be18:	adc	r0, r0, r0
   1be1c:	subcs	r3, r3, r1, lsl #20
   1be20:	cmp	r3, r1, lsl #19
   1be24:	adc	r0, r0, r0
   1be28:	subcs	r3, r3, r1, lsl #19
   1be2c:	cmp	r3, r1, lsl #18
   1be30:	adc	r0, r0, r0
   1be34:	subcs	r3, r3, r1, lsl #18
   1be38:	cmp	r3, r1, lsl #17
   1be3c:	adc	r0, r0, r0
   1be40:	subcs	r3, r3, r1, lsl #17
   1be44:	cmp	r3, r1, lsl #16
   1be48:	adc	r0, r0, r0
   1be4c:	subcs	r3, r3, r1, lsl #16
   1be50:	cmp	r3, r1, lsl #15
   1be54:	adc	r0, r0, r0
   1be58:	subcs	r3, r3, r1, lsl #15
   1be5c:	cmp	r3, r1, lsl #14
   1be60:	adc	r0, r0, r0
   1be64:	subcs	r3, r3, r1, lsl #14
   1be68:	cmp	r3, r1, lsl #13
   1be6c:	adc	r0, r0, r0
   1be70:	subcs	r3, r3, r1, lsl #13
   1be74:	cmp	r3, r1, lsl #12
   1be78:	adc	r0, r0, r0
   1be7c:	subcs	r3, r3, r1, lsl #12
   1be80:	cmp	r3, r1, lsl #11
   1be84:	adc	r0, r0, r0
   1be88:	subcs	r3, r3, r1, lsl #11
   1be8c:	cmp	r3, r1, lsl #10
   1be90:	adc	r0, r0, r0
   1be94:	subcs	r3, r3, r1, lsl #10
   1be98:	cmp	r3, r1, lsl #9
   1be9c:	adc	r0, r0, r0
   1bea0:	subcs	r3, r3, r1, lsl #9
   1bea4:	cmp	r3, r1, lsl #8
   1bea8:	adc	r0, r0, r0
   1beac:	subcs	r3, r3, r1, lsl #8
   1beb0:	cmp	r3, r1, lsl #7
   1beb4:	adc	r0, r0, r0
   1beb8:	subcs	r3, r3, r1, lsl #7
   1bebc:	cmp	r3, r1, lsl #6
   1bec0:	adc	r0, r0, r0
   1bec4:	subcs	r3, r3, r1, lsl #6
   1bec8:	cmp	r3, r1, lsl #5
   1becc:	adc	r0, r0, r0
   1bed0:	subcs	r3, r3, r1, lsl #5
   1bed4:	cmp	r3, r1, lsl #4
   1bed8:	adc	r0, r0, r0
   1bedc:	subcs	r3, r3, r1, lsl #4
   1bee0:	cmp	r3, r1, lsl #3
   1bee4:	adc	r0, r0, r0
   1bee8:	subcs	r3, r3, r1, lsl #3
   1beec:	cmp	r3, r1, lsl #2
   1bef0:	adc	r0, r0, r0
   1bef4:	subcs	r3, r3, r1, lsl #2
   1bef8:	cmp	r3, r1, lsl #1
   1befc:	adc	r0, r0, r0
   1bf00:	subcs	r3, r3, r1, lsl #1
   1bf04:	cmp	r3, r1
   1bf08:	adc	r0, r0, r0
   1bf0c:	subcs	r3, r3, r1
   1bf10:	cmp	ip, #0
   1bf14:	rsbmi	r0, r0, #0
   1bf18:	bx	lr
   1bf1c:	teq	ip, r0
   1bf20:	rsbmi	r0, r0, #0
   1bf24:	bx	lr
   1bf28:	movcc	r0, #0
   1bf2c:	asreq	r0, ip, #31
   1bf30:	orreq	r0, r0, #1
   1bf34:	bx	lr
   1bf38:	clz	r2, r1
   1bf3c:	rsb	r2, r2, #31
   1bf40:	cmp	ip, #0
   1bf44:	lsr	r0, r3, r2
   1bf48:	rsbmi	r0, r0, #0
   1bf4c:	bx	lr
   1bf50:	cmp	r0, #0
   1bf54:	mvngt	r0, #-2147483648	; 0x80000000
   1bf58:	movlt	r0, #-2147483648	; 0x80000000
   1bf5c:	b	1c090 <snd_pcm_sw_params_set_start_threshold@plt+0x8e50>
   1bf60:	cmp	r1, #0
   1bf64:	beq	1bf50 <snd_pcm_sw_params_set_start_threshold@plt+0x8d10>
   1bf68:	push	{r0, r1, lr}
   1bf6c:	bl	1bd48 <snd_pcm_sw_params_set_start_threshold@plt+0x8b08>
   1bf70:	pop	{r1, r2, lr}
   1bf74:	mul	r3, r2, r0
   1bf78:	sub	r1, r1, r3
   1bf7c:	bx	lr
   1bf80:	cmp	r3, #0
   1bf84:	cmpeq	r2, #0
   1bf88:	bne	1bfac <snd_pcm_sw_params_set_start_threshold@plt+0x8d6c>
   1bf8c:	cmp	r1, #0
   1bf90:	movlt	r1, #-2147483648	; 0x80000000
   1bf94:	movlt	r0, #0
   1bf98:	blt	1bfa8 <snd_pcm_sw_params_set_start_threshold@plt+0x8d68>
   1bf9c:	cmpeq	r0, #0
   1bfa0:	mvnne	r1, #-2147483648	; 0x80000000
   1bfa4:	mvnne	r0, #0
   1bfa8:	b	1c090 <snd_pcm_sw_params_set_start_threshold@plt+0x8e50>
   1bfac:	sub	sp, sp, #8
   1bfb0:	push	{sp, lr}
   1bfb4:	cmp	r1, #0
   1bfb8:	blt	1bfd8 <snd_pcm_sw_params_set_start_threshold@plt+0x8d98>
   1bfbc:	cmp	r3, #0
   1bfc0:	blt	1c00c <snd_pcm_sw_params_set_start_threshold@plt+0x8dcc>
   1bfc4:	bl	1c0a0 <snd_pcm_sw_params_set_start_threshold@plt+0x8e60>
   1bfc8:	ldr	lr, [sp, #4]
   1bfcc:	add	sp, sp, #8
   1bfd0:	pop	{r2, r3}
   1bfd4:	bx	lr
   1bfd8:	rsbs	r0, r0, #0
   1bfdc:	sbc	r1, r1, r1, lsl #1
   1bfe0:	cmp	r3, #0
   1bfe4:	blt	1c030 <snd_pcm_sw_params_set_start_threshold@plt+0x8df0>
   1bfe8:	bl	1c0a0 <snd_pcm_sw_params_set_start_threshold@plt+0x8e60>
   1bfec:	ldr	lr, [sp, #4]
   1bff0:	add	sp, sp, #8
   1bff4:	pop	{r2, r3}
   1bff8:	rsbs	r0, r0, #0
   1bffc:	sbc	r1, r1, r1, lsl #1
   1c000:	rsbs	r2, r2, #0
   1c004:	sbc	r3, r3, r3, lsl #1
   1c008:	bx	lr
   1c00c:	rsbs	r2, r2, #0
   1c010:	sbc	r3, r3, r3, lsl #1
   1c014:	bl	1c0a0 <snd_pcm_sw_params_set_start_threshold@plt+0x8e60>
   1c018:	ldr	lr, [sp, #4]
   1c01c:	add	sp, sp, #8
   1c020:	pop	{r2, r3}
   1c024:	rsbs	r0, r0, #0
   1c028:	sbc	r1, r1, r1, lsl #1
   1c02c:	bx	lr
   1c030:	rsbs	r2, r2, #0
   1c034:	sbc	r3, r3, r3, lsl #1
   1c038:	bl	1c0a0 <snd_pcm_sw_params_set_start_threshold@plt+0x8e60>
   1c03c:	ldr	lr, [sp, #4]
   1c040:	add	sp, sp, #8
   1c044:	pop	{r2, r3}
   1c048:	rsbs	r2, r2, #0
   1c04c:	sbc	r3, r3, r3, lsl #1
   1c050:	bx	lr
   1c054:	cmp	r3, #0
   1c058:	cmpeq	r2, #0
   1c05c:	bne	1c074 <snd_pcm_sw_params_set_start_threshold@plt+0x8e34>
   1c060:	cmp	r1, #0
   1c064:	cmpeq	r0, #0
   1c068:	mvnne	r1, #0
   1c06c:	mvnne	r0, #0
   1c070:	b	1c090 <snd_pcm_sw_params_set_start_threshold@plt+0x8e50>
   1c074:	sub	sp, sp, #8
   1c078:	push	{sp, lr}
   1c07c:	bl	1c0a0 <snd_pcm_sw_params_set_start_threshold@plt+0x8e60>
   1c080:	ldr	lr, [sp, #4]
   1c084:	add	sp, sp, #8
   1c088:	pop	{r2, r3}
   1c08c:	bx	lr
   1c090:	push	{r1, lr}
   1c094:	mov	r0, #8
   1c098:	bl	12e8c <raise@plt>
   1c09c:	pop	{r1, pc}
   1c0a0:	cmp	r1, r3
   1c0a4:	cmpeq	r0, r2
   1c0a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c0ac:	mov	r4, r0
   1c0b0:	movcc	r0, #0
   1c0b4:	mov	r5, r1
   1c0b8:	ldr	lr, [sp, #36]	; 0x24
   1c0bc:	movcc	r1, r0
   1c0c0:	bcc	1c1bc <snd_pcm_sw_params_set_start_threshold@plt+0x8f7c>
   1c0c4:	cmp	r3, #0
   1c0c8:	clzeq	ip, r2
   1c0cc:	clzne	ip, r3
   1c0d0:	addeq	ip, ip, #32
   1c0d4:	cmp	r5, #0
   1c0d8:	clzeq	r1, r4
   1c0dc:	addeq	r1, r1, #32
   1c0e0:	clzne	r1, r5
   1c0e4:	sub	ip, ip, r1
   1c0e8:	sub	sl, ip, #32
   1c0ec:	lsl	r9, r3, ip
   1c0f0:	rsb	fp, ip, #32
   1c0f4:	orr	r9, r9, r2, lsl sl
   1c0f8:	orr	r9, r9, r2, lsr fp
   1c0fc:	lsl	r8, r2, ip
   1c100:	cmp	r5, r9
   1c104:	cmpeq	r4, r8
   1c108:	movcc	r0, #0
   1c10c:	movcc	r1, r0
   1c110:	bcc	1c12c <snd_pcm_sw_params_set_start_threshold@plt+0x8eec>
   1c114:	mov	r0, #1
   1c118:	subs	r4, r4, r8
   1c11c:	lsl	r1, r0, sl
   1c120:	orr	r1, r1, r0, lsr fp
   1c124:	lsl	r0, r0, ip
   1c128:	sbc	r5, r5, r9
   1c12c:	cmp	ip, #0
   1c130:	beq	1c1bc <snd_pcm_sw_params_set_start_threshold@plt+0x8f7c>
   1c134:	lsr	r6, r8, #1
   1c138:	orr	r6, r6, r9, lsl #31
   1c13c:	lsr	r7, r9, #1
   1c140:	mov	r2, ip
   1c144:	b	1c168 <snd_pcm_sw_params_set_start_threshold@plt+0x8f28>
   1c148:	subs	r3, r4, r6
   1c14c:	sbc	r8, r5, r7
   1c150:	adds	r3, r3, r3
   1c154:	adc	r8, r8, r8
   1c158:	adds	r4, r3, #1
   1c15c:	adc	r5, r8, #0
   1c160:	subs	r2, r2, #1
   1c164:	beq	1c184 <snd_pcm_sw_params_set_start_threshold@plt+0x8f44>
   1c168:	cmp	r5, r7
   1c16c:	cmpeq	r4, r6
   1c170:	bcs	1c148 <snd_pcm_sw_params_set_start_threshold@plt+0x8f08>
   1c174:	adds	r4, r4, r4
   1c178:	adc	r5, r5, r5
   1c17c:	subs	r2, r2, #1
   1c180:	bne	1c168 <snd_pcm_sw_params_set_start_threshold@plt+0x8f28>
   1c184:	lsr	r3, r4, ip
   1c188:	orr	r3, r3, r5, lsl fp
   1c18c:	lsr	r2, r5, ip
   1c190:	orr	r3, r3, r5, lsr sl
   1c194:	adds	r0, r0, r4
   1c198:	mov	r4, r3
   1c19c:	lsl	r3, r2, ip
   1c1a0:	orr	r3, r3, r4, lsl sl
   1c1a4:	lsl	ip, r4, ip
   1c1a8:	orr	r3, r3, r4, lsr fp
   1c1ac:	adc	r1, r1, r5
   1c1b0:	subs	r0, r0, ip
   1c1b4:	mov	r5, r2
   1c1b8:	sbc	r1, r1, r3
   1c1bc:	cmp	lr, #0
   1c1c0:	strdne	r4, [lr]
   1c1c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c1c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c1cc:	mov	r7, r0
   1c1d0:	ldr	r6, [pc, #72]	; 1c220 <snd_pcm_sw_params_set_start_threshold@plt+0x8fe0>
   1c1d4:	ldr	r5, [pc, #72]	; 1c224 <snd_pcm_sw_params_set_start_threshold@plt+0x8fe4>
   1c1d8:	add	r6, pc, r6
   1c1dc:	add	r5, pc, r5
   1c1e0:	sub	r6, r6, r5
   1c1e4:	mov	r8, r1
   1c1e8:	mov	r9, r2
   1c1ec:	bl	129c8 <snd_ctl_elem_value_set_id@plt-0x20>
   1c1f0:	asrs	r6, r6, #2
   1c1f4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c1f8:	mov	r4, #0
   1c1fc:	add	r4, r4, #1
   1c200:	ldr	r3, [r5], #4
   1c204:	mov	r2, r9
   1c208:	mov	r1, r8
   1c20c:	mov	r0, r7
   1c210:	blx	r3
   1c214:	cmp	r6, r4
   1c218:	bne	1c1fc <snd_pcm_sw_params_set_start_threshold@plt+0x8fbc>
   1c21c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c220:	andeq	r2, r1, r4, lsl sl
   1c224:	andeq	r2, r1, ip, lsl #20
   1c228:	bx	lr

Disassembly of section .fini:

0001c22c <.fini>:
   1c22c:	push	{r3, lr}
   1c230:	pop	{r3, pc}
