// Seed: 3928513278
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_3;
  wire id_5 = id_4;
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_2;
  assign id_1 = 1'h0;
  assign id_2 = 1'b0;
  id_3(
      1
  );
  wand id_4 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign id_4 = 1;
endmodule
module module_3 (
    input logic id_0
);
  always id_2 <= id_0;
  id_3 :
  assert property (@(negedge -1 - -1 or posedge id_0) -1 - id_3) id_2 = 1;
  assign id_2 = 1;
  tri0 id_4 = -1, id_5;
  assign id_3 = -1;
  supply0 id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5
  );
  localparam id_10 = {-1 + 1, id_9} & id_3 - 1;
  int id_11;
endmodule
