interfaces:
  i3c:
    mode: manager
    signals:
      in:
        ARREADY: i_i3c_arready
        AWREADY: i_i3c_awready
        BID: [i_i3c_bid, 3, 0]
        BRESP: [i_i3c_bresp, 1, 0]
        BVALID: i_i3c_bvalid
        RDATA: [i_i3c_rdata, 63, 0]
        RID: [i_i3c_rid, 3, 0]
        RLAST: i_i3c_rlast
        RRESP: [i_i3c_rresp, 1, 0]
        RVALID: i_i3c_rvalid
        WREADY: i_i3c_wready
      out:
        ARADDR: [o_i3c_araddr, 31, 0]
        ARBURST: [o_i3c_arburst, 1, 0]
        ARCACHE: [o_i3c_arcache, 3, 0]
        ARID: [o_i3c_arid, 3, 0]
        ARLEN: [o_i3c_arlen, 7, 0]
        ARLOCK: o_i3c_arlock
        ARPROT: [o_i3c_arprot, 2, 0]
        ARQOS: [o_i3c_arqos, 3, 0]
        ARREGION: [o_i3c_arregion, 3, 0]
        ARSIZE: [o_i3c_arsize, 2, 0]
        ARVALID: o_i3c_arvalid
        AWADDR: [o_i3c_awaddr, 31, 0]
        AWBURST: [o_i3c_awburst, 1, 0]
        AWCACHE: [o_i3c_awcache, 3, 0]
        AWID: [o_i3c_awid, 3, 0]
        AWLEN: [o_i3c_awlen, 7, 0]
        AWLOCK: o_i3c_awlock
        AWPROT: [o_i3c_awprot, 2, 0]
        AWQOS: [o_i3c_awqos, 3, 0]
        AWREGION: [o_i3c_awregion, 3, 0]
        AWSIZE: [o_i3c_awsize, 2, 0]
        AWVALID: o_i3c_awvalid
        BREADY: o_i3c_bready
        RREADY: o_i3c_rready
        WDATA: [o_i3c_wdata, 63, 0]
        WLAST: o_i3c_wlast
        WSTRB: [o_i3c_wstrb, 7, 0]
        WVALID: o_i3c_wvalid
    type: AXIguin
  mem:
    mode: manager
    signals:
      in:
        ARREADY: i_mem_arready
        AWREADY: i_mem_awready
        BID: [i_mem_bid, 3, 0]
        BRESP: [i_mem_bresp, 1, 0]
        BVALID: i_mem_bvalid
        RDATA: [i_mem_rdata, 63, 0]
        RID: [i_mem_rid, 3, 0]
        RLAST: i_mem_rlast
        RRESP: [i_mem_rresp, 1, 0]
        RVALID: i_mem_rvalid
        WREADY: i_mem_wready
      out:
        ARADDR: [o_mem_araddr, 31, 0]
        ARBURST: [o_mem_arburst, 1, 0]
        ARCACHE: [o_mem_arcache, 3, 0]
        ARID: [o_mem_arid, 3, 0]
        ARLEN: [o_mem_arlen, 7, 0]
        ARLOCK: o_mem_arlock
        ARPROT: [o_mem_arprot, 2, 0]
        ARQOS: [o_mem_arqos, 3, 0]
        ARREGION: [o_mem_arregion, 3, 0]
        ARSIZE: [o_mem_arsize, 2, 0]
        ARVALID: o_mem_arvalid
        AWADDR: [o_mem_awaddr, 31, 0]
        AWBURST: [o_mem_awburst, 1, 0]
        AWCACHE: [o_mem_awcache, 3, 0]
        AWID: [o_mem_awid, 3, 0]
        AWLEN: [o_mem_awlen, 7, 0]
        AWLOCK: o_mem_awlock
        AWPROT: [o_mem_awprot, 2, 0]
        AWQOS: [o_mem_awqos, 3, 0]
        AWREGION: [o_mem_awregion, 3, 0]
        AWSIZE: [o_mem_awsize, 2, 0]
        AWVALID: o_mem_awvalid
        BREADY: o_mem_bready
        RREADY: o_mem_rready
        WDATA: [o_mem_wdata, 63, 0]
        WLAST: o_mem_wlast
        WSTRB: [o_mem_wstrb, 7, 0]
        WVALID: o_mem_wvalid
    type: AXIguin
  uart:
    mode: manager
    signals:
      in:
        ARREADY: i_uart_arready
        AWREADY: i_uart_awready
        BID: [i_uart_bid, 3, 0]
        BRESP: [i_uart_bresp, 1, 0]
        BVALID: i_uart_bvalid
        RDATA: [i_uart_rdata, 63, 0]
        RID: [i_uart_rid, 3, 0]
        RLAST: i_uart_rlast
        RRESP: [i_uart_rresp, 1, 0]
        RVALID: i_uart_rvalid
        WREADY: i_uart_wready
      out:
        ARADDR: [o_uart_araddr, 31, 0]
        ARBURST: [o_uart_arburst, 1, 0]
        ARCACHE: [o_uart_arcache, 3, 0]
        ARID: [o_uart_arid, 3, 0]
        ARLEN: [o_uart_arlen, 7, 0]
        ARLOCK: o_uart_arlock
        ARPROT: [o_uart_arprot, 2, 0]
        ARQOS: [o_uart_arqos, 3, 0]
        ARREGION: [o_uart_arregion, 3, 0]
        ARSIZE: [o_uart_arsize, 2, 0]
        ARVALID: o_uart_arvalid
        AWADDR: [o_uart_awaddr, 31, 0]
        AWBURST: [o_uart_awburst, 1, 0]
        AWCACHE: [o_uart_awcache, 3, 0]
        AWID: [o_uart_awid, 3, 0]
        AWLEN: [o_uart_awlen, 7, 0]
        AWLOCK: o_uart_awlock
        AWPROT: [o_uart_awprot, 2, 0]
        AWQOS: [o_uart_awqos, 3, 0]
        AWREGION: [o_uart_awregion, 3, 0]
        AWSIZE: [o_uart_awsize, 2, 0]
        AWVALID: o_uart_awvalid
        BREADY: o_uart_bready
        RREADY: o_uart_rready
        WDATA: [o_uart_wdata, 63, 0]
        WLAST: o_uart_wlast
        WSTRB: [o_uart_wstrb, 7, 0]
        WVALID: o_uart_wvalid
    type: AXIguin
  veer_ifu:
    mode: subordinate
    signals:
      in:
        ARADDR: [i_veer_ifu_araddr, 31, 0]
        ARBURST: [i_veer_ifu_arburst, 1, 0]
        ARCACHE: [i_veer_ifu_arcache, 3, 0]
        ARID: [i_veer_ifu_arid, 2, 0]
        ARLEN: [i_veer_ifu_arlen, 7, 0]
        ARLOCK: i_veer_ifu_arlock
        ARPROT: [i_veer_ifu_arprot, 2, 0]
        ARQOS: [i_veer_ifu_arqos, 3, 0]
        ARREGION: [i_veer_ifu_arregion, 3, 0]
        ARSIZE: [i_veer_ifu_arsize, 2, 0]
        ARVALID: i_veer_ifu_arvalid
        AWADDR: [i_veer_ifu_awaddr, 31, 0]
        AWBURST: [i_veer_ifu_awburst, 1, 0]
        AWCACHE: [i_veer_ifu_awcache, 3, 0]
        AWID: [i_veer_ifu_awid, 2, 0]
        AWLEN: [i_veer_ifu_awlen, 7, 0]
        AWLOCK: i_veer_ifu_awlock
        AWPROT: [i_veer_ifu_awprot, 2, 0]
        AWQOS: [i_veer_ifu_awqos, 3, 0]
        AWREGION: [i_veer_ifu_awregion, 3, 0]
        AWSIZE: [i_veer_ifu_awsize, 2, 0]
        AWVALID: i_veer_ifu_awvalid
        BREADY: i_veer_ifu_bready
        RREADY: i_veer_ifu_rready
        WDATA: [i_veer_ifu_wdata, 63, 0]
        WLAST: i_veer_ifu_wlast
        WSTRB: [i_veer_ifu_wstrb, 7, 0]
        WVALID: i_veer_ifu_wvalid
      out:
        ARREADY: o_veer_ifu_arready
        AWREADY: o_veer_ifu_awready
        BID: [o_veer_ifu_bid, 2, 0]
        BRESP: [o_veer_ifu_bresp, 1, 0]
        BVALID: o_veer_ifu_bvalid
        RDATA: [o_veer_ifu_rdata, 63, 0]
        RID: [o_veer_ifu_rid, 2, 0]
        RLAST: o_veer_ifu_rlast
        RRESP: [o_veer_ifu_rresp, 1, 0]
        RVALID: o_veer_ifu_rvalid
        WREADY: o_veer_ifu_wready
    type: AXIguin
  veer_lsu:
    mode: subordinate
    signals:
      in:
        ARADDR: [i_veer_lsu_araddr, 31, 0]
        ARBURST: [i_veer_lsu_arburst, 1, 0]
        ARCACHE: [i_veer_lsu_arcache, 3, 0]
        ARID: [i_veer_lsu_arid, 2, 0]
        ARLEN: [i_veer_lsu_arlen, 7, 0]
        ARLOCK: i_veer_lsu_arlock
        ARPROT: [i_veer_lsu_arprot, 2, 0]
        ARQOS: [i_veer_lsu_arqos, 3, 0]
        ARREGION: [i_veer_lsu_arregion, 3, 0]
        ARSIZE: [i_veer_lsu_arsize, 2, 0]
        ARVALID: i_veer_lsu_arvalid
        AWADDR: [i_veer_lsu_awaddr, 31, 0]
        AWBURST: [i_veer_lsu_awburst, 1, 0]
        AWCACHE: [i_veer_lsu_awcache, 3, 0]
        AWID: [i_veer_lsu_awid, 2, 0]
        AWLEN: [i_veer_lsu_awlen, 7, 0]
        AWLOCK: i_veer_lsu_awlock
        AWPROT: [i_veer_lsu_awprot, 2, 0]
        AWQOS: [i_veer_lsu_awqos, 3, 0]
        AWREGION: [i_veer_lsu_awregion, 3, 0]
        AWSIZE: [i_veer_lsu_awsize, 2, 0]
        AWVALID: i_veer_lsu_awvalid
        BREADY: i_veer_lsu_bready
        RREADY: i_veer_lsu_rready
        WDATA: [i_veer_lsu_wdata, 63, 0]
        WLAST: i_veer_lsu_wlast
        WSTRB: [i_veer_lsu_wstrb, 7, 0]
        WVALID: i_veer_lsu_wvalid
      out:
        ARREADY: o_veer_lsu_arready
        AWREADY: o_veer_lsu_awready
        BID: [o_veer_lsu_bid, 2, 0]
        BRESP: [o_veer_lsu_bresp, 1, 0]
        BVALID: o_veer_lsu_bvalid
        RDATA: [o_veer_lsu_rdata, 63, 0]
        RID: [o_veer_lsu_rid, 2, 0]
        RLAST: o_veer_lsu_rlast
        RRESP: [o_veer_lsu_rresp, 1, 0]
        RVALID: o_veer_lsu_rvalid
        WREADY: o_veer_lsu_wready
    type: AXIguin
name: axi_intercon
signals:
  in:
  - rst_ni
  - clk_i
