G:/GithubRepos/ECE176_Semester_Project/Cache_Controller.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Cache_Controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Cache_Controller

Top level modules:
	Cache_Controller

} {} {}} G:/GithubRepos/ECE176_Semester_Project/Mux_2to1.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Mux_2to1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux_2to1

Top level modules:
	Mux_2to1

} {3.0 4.0} {}} G:/GithubRepos/ECE176_Semester_Project/sign_Extension.v {0 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/sign_Extension.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: G:/GithubRepos/ECE176_Semester_Project/sign_Extension.v(1): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.

} {3.0 4.0} {}} G:/GithubRepos/ECE176_Semester_Project/Control.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Cache

Top level modules:
	Cache

} {} {}} G:/GithubRepos/ECE176_Semester_Project/modulo.v {0 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/modulo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: G:/GithubRepos/ECE176_Semester_Project/modulo.v(3): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.

} {} {}}
