{"vcs1":{"timestamp_begin":1734597923.012990951, "rt":16.51, "ut":0.72, "st":0.26}}
{"vcselab":{"timestamp_begin":1734597939.596562326, "rt":11.78, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1734597951.449767014, "rt":0.35, "ut":0.17, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734597922.327055298}
{"VCS_COMP_START_TIME": 1734597922.327055298}
{"VCS_COMP_END_TIME": 1734597962.688565381}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331692}}
{"stitch_vcselab": {"peak_mem": 223360}}
