#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5dc672ed5270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5dc672eca4a0 .scope module, "adder" "adder" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
o0x7aa026ae6018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc672ef4770_0 .net "a", 31 0, o0x7aa026ae6018;  0 drivers
o0x7aa026ae6048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc672ef5690_0 .net "b", 31 0, o0x7aa026ae6048;  0 drivers
v0x5dc672ef5760_0 .net "y", 31 0, L_0x5dc672f1be10;  1 drivers
L_0x5dc672f1be10 .arith/sum 32, o0x7aa026ae6018, o0x7aa026ae6048;
S_0x5dc672eeba30 .scope module, "pc_plus4" "pc_plus4" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
o0x7aa026ae6138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc672ee5440_0 .net "PC", 31 0, o0x7aa026ae6138;  0 drivers
v0x5dc672ee54e0_0 .net "PCPlus4", 31 0, L_0x5dc672f2bf80;  1 drivers
L_0x7aa026a9d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5dc672ec99e0_0 .net/2u *"_ivl_0", 31 0, L_0x7aa026a9d018;  1 drivers
L_0x5dc672f2bf80 .arith/sum 32, o0x7aa026ae6138, L_0x7aa026a9d018;
S_0x5dc672ed8c80 .scope module, "single_cycle_cpu" "single_cycle_cpu" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x5dc672f11160_0 .net "ALUControl", 2 0, v0x5dc672f0b530_0;  1 drivers
v0x5dc672f11240_0 .net "ALUResult", 31 0, v0x5dc672f0ace0_0;  1 drivers
v0x5dc672f11300_0 .net "ALUSrc", 0 0, v0x5dc672f0bd90_0;  1 drivers
v0x5dc672f113f0_0 .net "ImmExt", 31 0, v0x5dc672f0e940_0;  1 drivers
v0x5dc672f11490_0 .net "ImmSrc", 1 0, v0x5dc672f0bf00_0;  1 drivers
v0x5dc672f11580_0 .net "Instr", 31 0, L_0x5dc672ec98c0;  1 drivers
v0x5dc672f11640_0 .net "MemWrite", 0 0, v0x5dc672f0c0f0_0;  1 drivers
v0x5dc672f116e0_0 .net "PC", 31 0, v0x5dc672f0f050_0;  1 drivers
v0x5dc672f117d0_0 .net "PCNext", 31 0, L_0x5dc672f2e5a0;  1 drivers
v0x5dc672f11890_0 .net "PCPlus4", 31 0, L_0x5dc672f2e290;  1 drivers
v0x5dc672f11950_0 .net "PCSrc", 0 0, L_0x5dc672f2c410;  1 drivers
v0x5dc672f119f0_0 .net "PCTarget", 31 0, L_0x5dc672f2e3f0;  1 drivers
v0x5dc672f11ab0_0 .net "ReadData", 31 0, L_0x5dc672f2dbd0;  1 drivers
v0x5dc672f11ba0_0 .net "RegWrite", 0 0, v0x5dc672f0c1b0_0;  1 drivers
v0x5dc672f11c40_0 .net "Result", 31 0, L_0x5dc672f2e000;  1 drivers
v0x5dc672f11d10_0 .net "ResultSrc", 1 0, v0x5dc672f0c270_0;  1 drivers
v0x5dc672f11db0_0 .net "SrcA", 31 0, L_0x5dc672f2cd70;  1 drivers
v0x5dc672f11fd0_0 .net "SrcB", 31 0, L_0x5dc672f2d480;  1 drivers
v0x5dc672f120e0_0 .net "SrcBFinal", 31 0, L_0x5dc672f2d950;  1 drivers
v0x5dc672f121a0_0 .net "Zero", 0 0, v0x5dc672f0af60_0;  1 drivers
L_0x7aa026a9d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dc672f12290_0 .net/2u *"_ivl_16", 1 0, L_0x7aa026a9d2a0;  1 drivers
v0x5dc672f12350_0 .net *"_ivl_18", 0 0, L_0x5dc672f2dce0;  1 drivers
L_0x7aa026a9d2e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dc672f12410_0 .net/2u *"_ivl_20", 1 0, L_0x7aa026a9d2e8;  1 drivers
v0x5dc672f124f0_0 .net *"_ivl_22", 0 0, L_0x5dc672f2ddd0;  1 drivers
v0x5dc672f125b0_0 .net *"_ivl_24", 31 0, L_0x5dc672f2df60;  1 drivers
L_0x7aa026a9d330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5dc672f12690_0 .net/2u *"_ivl_28", 31 0, L_0x7aa026a9d330;  1 drivers
o0x7aa026ae6bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc672f12770_0 .net "clk", 0 0, o0x7aa026ae6bb8;  0 drivers
o0x7aa026ae6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc672f12810_0 .net "reset", 0 0, o0x7aa026ae6fd8;  0 drivers
L_0x5dc672f2c570 .part L_0x5dc672ec98c0, 0, 7;
L_0x5dc672f2c680 .part L_0x5dc672ec98c0, 12, 3;
L_0x5dc672f2c800 .part L_0x5dc672ec98c0, 30, 1;
L_0x5dc672f2d5d0 .part L_0x5dc672ec98c0, 15, 5;
L_0x5dc672f2d670 .part L_0x5dc672ec98c0, 20, 5;
L_0x5dc672f2d710 .part L_0x5dc672ec98c0, 7, 5;
L_0x5dc672f2d8b0 .part L_0x5dc672ec98c0, 7, 25;
L_0x5dc672f2d950 .functor MUXZ 32, L_0x5dc672f2d480, v0x5dc672f0e940_0, v0x5dc672f0bd90_0, C4<>;
L_0x5dc672f2dce0 .cmp/eq 2, v0x5dc672f0c270_0, L_0x7aa026a9d2a0;
L_0x5dc672f2ddd0 .cmp/eq 2, v0x5dc672f0c270_0, L_0x7aa026a9d2e8;
L_0x5dc672f2df60 .functor MUXZ 32, L_0x5dc672f2e290, L_0x5dc672f2dbd0, L_0x5dc672f2ddd0, C4<>;
L_0x5dc672f2e000 .functor MUXZ 32, L_0x5dc672f2df60, v0x5dc672f0ace0_0, L_0x5dc672f2dce0, C4<>;
L_0x5dc672f2e290 .arith/sum 32, v0x5dc672f0f050_0, L_0x7aa026a9d330;
L_0x5dc672f2e3f0 .arith/sum 32, v0x5dc672f0f050_0, v0x5dc672f0e940_0;
L_0x5dc672f2e5a0 .functor MUXZ 32, L_0x5dc672f2e290, L_0x5dc672f2e3f0, L_0x5dc672f2c410, C4<>;
S_0x5dc672f0aaa0 .scope module, "alu_unit" "alu" 5 66, 6 1 0, S_0x5dc672ed8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5dc672ec9a80_0 .net "ALUControl", 2 0, v0x5dc672f0b530_0;  alias, 1 drivers
v0x5dc672f0ace0_0 .var "ALUResult", 31 0;
v0x5dc672f0adc0_0 .net "SrcA", 31 0, L_0x5dc672f2cd70;  alias, 1 drivers
v0x5dc672f0ae80_0 .net "SrcB", 31 0, L_0x5dc672f2d950;  alias, 1 drivers
v0x5dc672f0af60_0 .var "Zero", 0 0;
E_0x5dc672e5d9f0 .event anyedge, v0x5dc672ec9a80_0, v0x5dc672f0adc0_0, v0x5dc672f0ae80_0, v0x5dc672f0ace0_0;
S_0x5dc672f0b110 .scope module, "control" "control_unit" 5 28, 7 1 0, S_0x5dc672ed8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
L_0x5dc672f2c350 .functor AND 1, v0x5dc672f0be30_0, v0x5dc672f0af60_0, C4<1>, C4<1>;
L_0x5dc672f2c410 .functor OR 1, L_0x5dc672f2c350, v0x5dc672f0bfe0_0, C4<0>, C4<0>;
v0x5dc672f0c550_0 .net "ALUControl", 2 0, v0x5dc672f0b530_0;  alias, 1 drivers
v0x5dc672f0c630_0 .net "ALUOp", 1 0, v0x5dc672f0bcb0_0;  1 drivers
v0x5dc672f0c740_0 .net "ALUSrc", 0 0, v0x5dc672f0bd90_0;  alias, 1 drivers
v0x5dc672f0c7e0_0 .net "Branch", 0 0, v0x5dc672f0be30_0;  1 drivers
v0x5dc672f0c880_0 .net "ImmSrc", 1 0, v0x5dc672f0bf00_0;  alias, 1 drivers
v0x5dc672f0c970_0 .net "Jump", 0 0, v0x5dc672f0bfe0_0;  1 drivers
v0x5dc672f0ca40_0 .net "MemWrite", 0 0, v0x5dc672f0c0f0_0;  alias, 1 drivers
v0x5dc672f0cb10_0 .net "PCSrc", 0 0, L_0x5dc672f2c410;  alias, 1 drivers
v0x5dc672f0cbb0_0 .net "RegWrite", 0 0, v0x5dc672f0c1b0_0;  alias, 1 drivers
v0x5dc672f0cc80_0 .net "ResultSrc", 1 0, v0x5dc672f0c270_0;  alias, 1 drivers
v0x5dc672f0cd50_0 .net "Zero", 0 0, v0x5dc672f0af60_0;  alias, 1 drivers
v0x5dc672f0ce20_0 .net *"_ivl_0", 0 0, L_0x5dc672f2c350;  1 drivers
v0x5dc672f0cec0_0 .net "funct3", 2 0, L_0x5dc672f2c680;  1 drivers
v0x5dc672f0cf90_0 .net "funct7b5", 0 0, L_0x5dc672f2c800;  1 drivers
v0x5dc672f0d060_0 .net "op", 6 0, L_0x5dc672f2c570;  1 drivers
S_0x5dc672f0b310 .scope module, "AD" "alu_decoder" 7 30, 8 1 0, S_0x5dc672f0b110;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 3 "ALUControl";
v0x5dc672f0b530_0 .var "ALUControl", 2 0;
v0x5dc672f0b640_0 .net "ALUOp", 1 0, v0x5dc672f0bcb0_0;  alias, 1 drivers
v0x5dc672f0b700_0 .net "funct3", 2 0, L_0x5dc672f2c680;  alias, 1 drivers
v0x5dc672f0b7f0_0 .net "funct7b5", 0 0, L_0x5dc672f2c800;  alias, 1 drivers
E_0x5dc672e48740 .event anyedge, v0x5dc672f0b640_0, v0x5dc672f0b7f0_0, v0x5dc672f0b700_0;
S_0x5dc672f0b960 .scope module, "MD" "main_decoder" 7 18, 9 1 0, S_0x5dc672f0b110;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v0x5dc672f0bcb0_0 .var "ALUOp", 1 0;
v0x5dc672f0bd90_0 .var "ALUSrc", 0 0;
v0x5dc672f0be30_0 .var "Branch", 0 0;
v0x5dc672f0bf00_0 .var "ImmSrc", 1 0;
v0x5dc672f0bfe0_0 .var "Jump", 0 0;
v0x5dc672f0c0f0_0 .var "MemWrite", 0 0;
v0x5dc672f0c1b0_0 .var "RegWrite", 0 0;
v0x5dc672f0c270_0 .var "ResultSrc", 1 0;
v0x5dc672f0c350_0 .net "op", 6 0, L_0x5dc672f2c570;  alias, 1 drivers
E_0x5dc672ef6670 .event anyedge, v0x5dc672f0c350_0;
S_0x5dc672f0d250 .scope module, "dmem" "data_memory" 5 75, 10 1 0, S_0x5dc672ed8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
L_0x5dc672f2dbd0 .functor BUFZ 32, L_0x5dc672f2da90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dc672f0d460_0 .net "A", 31 0, v0x5dc672f0ace0_0;  alias, 1 drivers
v0x5dc672f0d570_0 .net "MemWrite", 0 0, v0x5dc672f0c0f0_0;  alias, 1 drivers
v0x5dc672f0d660_0 .net "RD", 31 0, L_0x5dc672f2dbd0;  alias, 1 drivers
v0x5dc672f0d700_0 .net "WD", 31 0, L_0x5dc672f2d480;  alias, 1 drivers
v0x5dc672f0d7e0_0 .net *"_ivl_0", 31 0, L_0x5dc672f2da90;  1 drivers
v0x5dc672f0d910_0 .net *"_ivl_3", 29 0, L_0x5dc672f2db30;  1 drivers
v0x5dc672f0d9f0_0 .net "clk", 0 0, o0x7aa026ae6bb8;  alias, 0 drivers
v0x5dc672f0dab0_0 .var/i "i", 31 0;
v0x5dc672f0db90 .array "memory", 0 65535, 31 0;
E_0x5dc672ef6c90 .event posedge, v0x5dc672f0d9f0_0;
L_0x5dc672f2da90 .array/port v0x5dc672f0db90, L_0x5dc672f2db30;
L_0x5dc672f2db30 .part v0x5dc672f0ace0_0, 2, 30;
S_0x5dc672f0dd80 .scope module, "imem" "instruction_memory" 5 22, 11 1 0, S_0x5dc672ed8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x5dc672ec98c0 .functor BUFZ 32, L_0x5dc672f2c080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dc672f0df70_0 .net "A", 31 0, v0x5dc672f0f050_0;  alias, 1 drivers
v0x5dc672f0e070_0 .net "RD", 31 0, L_0x5dc672ec98c0;  alias, 1 drivers
v0x5dc672f0e150_0 .net *"_ivl_0", 31 0, L_0x5dc672f2c080;  1 drivers
v0x5dc672f0e210_0 .net *"_ivl_3", 29 0, L_0x5dc672f2c180;  1 drivers
v0x5dc672f0e2f0_0 .var/i "i", 31 0;
v0x5dc672f0e420 .array "memory", 0 1023, 31 0;
L_0x5dc672f2c080 .array/port v0x5dc672f0e420, L_0x5dc672f2c180;
L_0x5dc672f2c180 .part v0x5dc672f0f050_0, 2, 30;
S_0x5dc672f0e540 .scope module, "immext" "extend" 5 56, 12 1 0, S_0x5dc672ed8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x5dc672f0e840_0 .net "ImmExt", 31 0, v0x5dc672f0e940_0;  alias, 1 drivers
v0x5dc672f0e940_0 .var "ImmExtReg", 31 0;
v0x5dc672f0ea20_0 .net "ImmSrc", 1 0, v0x5dc672f0bf00_0;  alias, 1 drivers
v0x5dc672f0eb10_0 .net "Instr", 31 7, L_0x5dc672f2d8b0;  1 drivers
E_0x5dc672f0e7c0 .event anyedge, v0x5dc672f0bf00_0, v0x5dc672f0eb10_0;
S_0x5dc672f0ec70 .scope module, "pc_reg" "pc" 5 14, 13 1 0, S_0x5dc672ed8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCNext";
    .port_info 3 /OUTPUT 32 "PC";
v0x5dc672f0eeb0_0 .net "PC", 31 0, v0x5dc672f0f050_0;  alias, 1 drivers
v0x5dc672f0ef90_0 .net "PCNext", 31 0, L_0x5dc672f2e5a0;  alias, 1 drivers
v0x5dc672f0f050_0 .var "PCReg", 31 0;
v0x5dc672f0f140_0 .net "clk", 0 0, o0x7aa026ae6bb8;  alias, 0 drivers
v0x5dc672f0f210_0 .net "reset", 0 0, o0x7aa026ae6fd8;  alias, 0 drivers
E_0x5dc672f0ee50 .event posedge, v0x5dc672f0f210_0, v0x5dc672f0d9f0_0;
S_0x5dc672f0f380 .scope module, "rf" "register_file" 5 43, 14 1 0, S_0x5dc672ed8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x5dc672f0f990_0 .net "A1", 4 0, L_0x5dc672f2d5d0;  1 drivers
v0x5dc672f0fa90_0 .net "A2", 4 0, L_0x5dc672f2d670;  1 drivers
v0x5dc672f0fb70_0 .net "A3", 4 0, L_0x5dc672f2d710;  1 drivers
v0x5dc672f0fc30_0 .net "RD1", 31 0, L_0x5dc672f2cd70;  alias, 1 drivers
v0x5dc672f0fd20_0 .net "RD2", 31 0, L_0x5dc672f2d480;  alias, 1 drivers
v0x5dc672f0fe10_0 .net "WD3", 31 0, L_0x5dc672f2e000;  alias, 1 drivers
v0x5dc672f0fed0_0 .net "WE3", 0 0, v0x5dc672f0c1b0_0;  alias, 1 drivers
v0x5dc672f0ffc0_0 .net *"_ivl_0", 31 0, L_0x5dc672f2c8a0;  1 drivers
v0x5dc672f100a0_0 .net *"_ivl_10", 6 0, L_0x5dc672f2cb90;  1 drivers
L_0x7aa026a9d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dc672f10210_0 .net *"_ivl_13", 1 0, L_0x7aa026a9d0f0;  1 drivers
L_0x7aa026a9d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f102f0_0 .net/2u *"_ivl_14", 31 0, L_0x7aa026a9d138;  1 drivers
v0x5dc672f103d0_0 .net *"_ivl_18", 31 0, L_0x5dc672f2cf00;  1 drivers
L_0x7aa026a9d180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f104b0_0 .net *"_ivl_21", 26 0, L_0x7aa026a9d180;  1 drivers
L_0x7aa026a9d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f10590_0 .net/2u *"_ivl_22", 31 0, L_0x7aa026a9d1c8;  1 drivers
v0x5dc672f10670_0 .net *"_ivl_24", 0 0, L_0x5dc672f2d030;  1 drivers
v0x5dc672f10730_0 .net *"_ivl_26", 31 0, L_0x5dc672f2d170;  1 drivers
v0x5dc672f10810_0 .net *"_ivl_28", 6 0, L_0x5dc672f2d260;  1 drivers
L_0x7aa026a9d060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f108f0_0 .net *"_ivl_3", 26 0, L_0x7aa026a9d060;  1 drivers
L_0x7aa026a9d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dc672f109d0_0 .net *"_ivl_31", 1 0, L_0x7aa026a9d210;  1 drivers
L_0x7aa026a9d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f10ab0_0 .net/2u *"_ivl_32", 31 0, L_0x7aa026a9d258;  1 drivers
L_0x7aa026a9d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f10b90_0 .net/2u *"_ivl_4", 31 0, L_0x7aa026a9d0a8;  1 drivers
v0x5dc672f10c70_0 .net *"_ivl_6", 0 0, L_0x5dc672f2c9b0;  1 drivers
v0x5dc672f10d30_0 .net *"_ivl_8", 31 0, L_0x5dc672f2caf0;  1 drivers
v0x5dc672f10e10_0 .net "clk", 0 0, o0x7aa026ae6bb8;  alias, 0 drivers
v0x5dc672f10eb0 .array "registers", 0 31, 31 0;
v0x5dc672f10f70_0 .net "reset", 0 0, o0x7aa026ae6fd8;  alias, 0 drivers
L_0x5dc672f2c8a0 .concat [ 5 27 0 0], L_0x5dc672f2d5d0, L_0x7aa026a9d060;
L_0x5dc672f2c9b0 .cmp/ne 32, L_0x5dc672f2c8a0, L_0x7aa026a9d0a8;
L_0x5dc672f2caf0 .array/port v0x5dc672f10eb0, L_0x5dc672f2cb90;
L_0x5dc672f2cb90 .concat [ 5 2 0 0], L_0x5dc672f2d5d0, L_0x7aa026a9d0f0;
L_0x5dc672f2cd70 .functor MUXZ 32, L_0x7aa026a9d138, L_0x5dc672f2caf0, L_0x5dc672f2c9b0, C4<>;
L_0x5dc672f2cf00 .concat [ 5 27 0 0], L_0x5dc672f2d670, L_0x7aa026a9d180;
L_0x5dc672f2d030 .cmp/ne 32, L_0x5dc672f2cf00, L_0x7aa026a9d1c8;
L_0x5dc672f2d170 .array/port v0x5dc672f10eb0, L_0x5dc672f2d260;
L_0x5dc672f2d260 .concat [ 5 2 0 0], L_0x5dc672f2d670, L_0x7aa026a9d210;
L_0x5dc672f2d480 .functor MUXZ 32, L_0x7aa026a9d258, L_0x5dc672f2d170, L_0x5dc672f2d030, C4<>;
S_0x5dc672f0f690 .scope begin, "$unm_blk_33" "$unm_blk_33" 14 18, 14 18 0, S_0x5dc672f0f380;
 .timescale 0 0;
v0x5dc672f0f890_0 .var/i "i", 31 0;
S_0x5dc672ed7870 .scope module, "single_cycle_cpu_tb" "single_cycle_cpu_tb" 15 1;
 .timescale 0 0;
v0x5dc672f1bcb0_0 .var "clk", 0 0;
v0x5dc672f1bd50_0 .var "reset", 0 0;
S_0x5dc672f12960 .scope module, "uut" "full_pipeline" 15 10, 16 1 0, S_0x5dc672ed7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5dc672f30370 .functor AND 1, v0x5dc672f196e0_0, v0x5dc672f13860_0, C4<1>, C4<1>;
v0x5dc672f186a0_0 .net "EX_ALUControl", 2 0, v0x5dc672f12ea0_0;  1 drivers
v0x5dc672f18780_0 .net "EX_ALUResult", 31 0, v0x5dc672f135d0_0;  1 drivers
v0x5dc672f18840_0 .net "EX_BranchTaken", 0 0, L_0x5dc672f30370;  1 drivers
v0x5dc672f188e0_0 .net "EX_BranchTarget", 31 0, L_0x5dc672f30490;  1 drivers
v0x5dc672f189a0_0 .var "EX_MEM_ALUResult", 31 0;
v0x5dc672f18ab0_0 .var "EX_MEM_BranchTaken", 0 0;
v0x5dc672f18b50_0 .var "EX_MEM_BranchTarget", 31 0;
v0x5dc672f18c30_0 .var "EX_MEM_MemWrite", 0 0;
v0x5dc672f18d00_0 .var "EX_MEM_RegWrite", 0 0;
v0x5dc672f18da0_0 .var "EX_MEM_ResultSrc", 1 0;
v0x5dc672f18e80_0 .var "EX_MEM_WriteData", 31 0;
v0x5dc672f18f70_0 .var "EX_MEM_rd", 4 0;
v0x5dc672f19030_0 .net "EX_SrcB", 31 0, L_0x5dc672f30780;  1 drivers
v0x5dc672f19120_0 .net "EX_Zero", 0 0, v0x5dc672f13860_0;  1 drivers
v0x5dc672f191f0_0 .net "ID_ALUOp", 1 0, v0x5dc672f15750_0;  1 drivers
v0x5dc672f192c0_0 .net "ID_ALUSrc", 0 0, v0x5dc672f15850_0;  1 drivers
v0x5dc672f19390_0 .net "ID_Branch", 0 0, v0x5dc672f15910_0;  1 drivers
v0x5dc672f19570_0 .var "ID_EX_ALUOp", 1 0;
v0x5dc672f19640_0 .var "ID_EX_ALUSrc", 0 0;
v0x5dc672f196e0_0 .var "ID_EX_Branch", 0 0;
v0x5dc672f19780_0 .var "ID_EX_Imm", 31 0;
v0x5dc672f19820_0 .var "ID_EX_MemWrite", 0 0;
v0x5dc672f198e0_0 .var "ID_EX_PC", 31 0;
v0x5dc672f199c0_0 .var "ID_EX_RegWrite", 0 0;
v0x5dc672f19a80_0 .var "ID_EX_ResultSrc", 1 0;
v0x5dc672f19b60_0 .var "ID_EX_SrcA", 31 0;
v0x5dc672f19c50_0 .var "ID_EX_SrcB", 31 0;
v0x5dc672f19d10_0 .var "ID_EX_funct3", 2 0;
v0x5dc672f19e00_0 .var "ID_EX_funct7_5", 0 0;
v0x5dc672f19ed0_0 .var "ID_EX_rd", 4 0;
v0x5dc672f19f70_0 .var "ID_EX_rs1", 4 0;
v0x5dc672f1a050_0 .var "ID_EX_rs2", 4 0;
v0x5dc672f1a130_0 .net "ID_ImmExt", 31 0, L_0x5dc672f2fe80;  1 drivers
v0x5dc672f1a430_0 .net "ID_ImmSrc", 1 0, v0x5dc672f159b0_0;  1 drivers
v0x5dc672f1a4d0_0 .net "ID_MemWrite", 0 0, v0x5dc672f15b90_0;  1 drivers
v0x5dc672f1a570_0 .net "ID_RegWrite", 0 0, v0x5dc672f15c50_0;  1 drivers
v0x5dc672f1a640_0 .net "ID_ResultSrc", 1 0, v0x5dc672f15d10_0;  1 drivers
v0x5dc672f1a710_0 .net "ID_funct3", 2 0, L_0x5dc672f2eae0;  1 drivers
v0x5dc672f1a7b0_0 .net "ID_funct7_5", 0 0, L_0x5dc672f2eb80;  1 drivers
v0x5dc672f1a870_0 .net "ID_opcode", 6 0, L_0x5dc672f2e690;  1 drivers
v0x5dc672f1a960_0 .net "ID_rd", 4 0, L_0x5dc672f2e9b0;  1 drivers
v0x5dc672f1aa20_0 .net "ID_rs1", 4 0, L_0x5dc672f2e780;  1 drivers
v0x5dc672f1ab10_0 .net "ID_rs2", 4 0, L_0x5dc672f2e8c0;  1 drivers
v0x5dc672f1abe0_0 .var "IF_ID_Instr", 31 0;
v0x5dc672f1aca0_0 .var "IF_ID_PC", 31 0;
v0x5dc672f1ad80_0 .net "InstrIF", 31 0, L_0x5dc672f2e330;  1 drivers
v0x5dc672f1ae70_0 .net "MEM_ReadData", 31 0, L_0x5dc672f301c0;  1 drivers
v0x5dc672f1af40_0 .var "MEM_WB_ALUResult", 31 0;
v0x5dc672f1b000_0 .var "MEM_WB_ReadData", 31 0;
v0x5dc672f1b0e0_0 .var "MEM_WB_RegWrite", 0 0;
v0x5dc672f1b1b0_0 .var "MEM_WB_ResultSrc", 1 0;
v0x5dc672f1b270_0 .var "MEM_WB_rd", 4 0;
v0x5dc672f1b360_0 .net "PC", 31 0, v0x5dc672f16460_0;  1 drivers
v0x5dc672f1b450_0 .net "PCNext", 31 0, L_0x5dc672f30530;  1 drivers
v0x5dc672f1b510_0 .net "PCPlus4", 31 0, L_0x5dc672f302d0;  1 drivers
v0x5dc672f1b5d0_0 .net "RF_RD1", 31 0, L_0x5dc672f2f660;  1 drivers
v0x5dc672f1b6c0_0 .net "RF_RD2", 31 0, L_0x5dc672f2fc90;  1 drivers
v0x5dc672f1b790_0 .net "WB_Result", 31 0, L_0x5dc672f2ed00;  1 drivers
L_0x7aa026a9d378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dc672f1b860_0 .net/2u *"_ivl_12", 1 0, L_0x7aa026a9d378;  1 drivers
v0x5dc672f1b920_0 .net *"_ivl_14", 0 0, L_0x5dc672f2ec60;  1 drivers
L_0x7aa026a9d600 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5dc672f1b9e0_0 .net/2u *"_ivl_20", 31 0, L_0x7aa026a9d600;  1 drivers
v0x5dc672f1bac0_0 .net "clk", 0 0, v0x5dc672f1bcb0_0;  1 drivers
v0x5dc672f1bb60_0 .net "reset", 0 0, v0x5dc672f1bd50_0;  1 drivers
E_0x5dc672f12ba0 .event anyedge, v0x5dc672f17330_0;
L_0x5dc672f2e690 .part v0x5dc672f1abe0_0, 0, 7;
L_0x5dc672f2e780 .part v0x5dc672f1abe0_0, 15, 5;
L_0x5dc672f2e8c0 .part v0x5dc672f1abe0_0, 20, 5;
L_0x5dc672f2e9b0 .part v0x5dc672f1abe0_0, 7, 5;
L_0x5dc672f2eae0 .part v0x5dc672f1abe0_0, 12, 3;
L_0x5dc672f2eb80 .part v0x5dc672f1abe0_0, 30, 1;
L_0x5dc672f2ec60 .cmp/eq 2, v0x5dc672f1b1b0_0, L_0x7aa026a9d378;
L_0x5dc672f2ed00 .functor MUXZ 32, v0x5dc672f1af40_0, v0x5dc672f1b000_0, L_0x5dc672f2ec60, C4<>;
L_0x5dc672f2ff40 .part v0x5dc672f1abe0_0, 7, 25;
L_0x5dc672f302d0 .arith/sum 32, v0x5dc672f16460_0, L_0x7aa026a9d600;
L_0x5dc672f30490 .arith/sum 32, v0x5dc672f198e0_0, v0x5dc672f19780_0;
L_0x5dc672f30530 .functor MUXZ 32, L_0x5dc672f302d0, L_0x5dc672f30490, L_0x5dc672f30370, C4<>;
L_0x5dc672f30780 .functor MUXZ 32, v0x5dc672f19c50_0, v0x5dc672f19780_0, v0x5dc672f19640_0, C4<>;
S_0x5dc672f12c20 .scope module, "ad" "alu_decoder" 16 68, 8 1 0, S_0x5dc672f12960;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 3 "ALUControl";
v0x5dc672f12ea0_0 .var "ALUControl", 2 0;
v0x5dc672f12fa0_0 .net "ALUOp", 1 0, v0x5dc672f19570_0;  1 drivers
v0x5dc672f13080_0 .net "funct3", 2 0, v0x5dc672f19d10_0;  1 drivers
v0x5dc672f13140_0 .net "funct7b5", 0 0, v0x5dc672f19e00_0;  1 drivers
E_0x5dc672f12e20 .event anyedge, v0x5dc672f12fa0_0, v0x5dc672f13140_0, v0x5dc672f13080_0;
S_0x5dc672f13280 .scope module, "alu_unit" "alu" 16 70, 6 1 0, S_0x5dc672f12960;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5dc672f134f0_0 .net "ALUControl", 2 0, v0x5dc672f12ea0_0;  alias, 1 drivers
v0x5dc672f135d0_0 .var "ALUResult", 31 0;
v0x5dc672f13690_0 .net "SrcA", 31 0, v0x5dc672f19b60_0;  1 drivers
v0x5dc672f13780_0 .net "SrcB", 31 0, L_0x5dc672f30780;  alias, 1 drivers
v0x5dc672f13860_0 .var "Zero", 0 0;
E_0x5dc672f13480 .event anyedge, v0x5dc672f12ea0_0, v0x5dc672f13690_0, v0x5dc672f13780_0, v0x5dc672f135d0_0;
S_0x5dc672f13a10 .scope module, "dmem" "data_memory" 16 72, 10 1 0, S_0x5dc672f12960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
L_0x5dc672f301c0 .functor BUFZ 32, L_0x5dc672f2ffe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dc672f13c80_0 .net "A", 31 0, v0x5dc672f189a0_0;  1 drivers
v0x5dc672f13d80_0 .net "MemWrite", 0 0, v0x5dc672f18c30_0;  1 drivers
v0x5dc672f13e40_0 .net "RD", 31 0, L_0x5dc672f301c0;  alias, 1 drivers
v0x5dc672f13f30_0 .net "WD", 31 0, v0x5dc672f18e80_0;  1 drivers
v0x5dc672f14010_0 .net *"_ivl_0", 31 0, L_0x5dc672f2ffe0;  1 drivers
v0x5dc672f14140_0 .net *"_ivl_3", 29 0, L_0x5dc672f30080;  1 drivers
v0x5dc672f14220_0 .net "clk", 0 0, v0x5dc672f1bcb0_0;  alias, 1 drivers
v0x5dc672f142e0_0 .var/i "i", 31 0;
v0x5dc672f143c0 .array "memory", 0 65535, 31 0;
E_0x5dc672f13c20 .event posedge, v0x5dc672f14220_0;
L_0x5dc672f2ffe0 .array/port v0x5dc672f143c0, L_0x5dc672f30080;
L_0x5dc672f30080 .part v0x5dc672f189a0_0, 2, 30;
S_0x5dc672f14520 .scope module, "imem" "instruction_memory" 16 52, 11 1 0, S_0x5dc672f12960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x5dc672f2e330 .functor BUFZ 32, L_0x5dc672f2ee90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dc672f14710_0 .net "A", 31 0, v0x5dc672f16460_0;  alias, 1 drivers
v0x5dc672f14810_0 .net "RD", 31 0, L_0x5dc672f2e330;  alias, 1 drivers
v0x5dc672f148f0_0 .net *"_ivl_0", 31 0, L_0x5dc672f2ee90;  1 drivers
v0x5dc672f149b0_0 .net *"_ivl_3", 29 0, L_0x5dc672f2ef30;  1 drivers
v0x5dc672f14a90_0 .var/i "i", 31 0;
v0x5dc672f14bc0 .array "memory", 0 1023, 31 0;
L_0x5dc672f2ee90 .array/port v0x5dc672f14bc0, L_0x5dc672f2ef30;
L_0x5dc672f2ef30 .part v0x5dc672f16460_0, 2, 30;
S_0x5dc672f14ce0 .scope module, "immgen" "extend" 16 66, 12 1 0, S_0x5dc672f12960;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
L_0x5dc672f2fe80 .functor BUFZ 32, v0x5dc672f150e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dc672f14fe0_0 .net "ImmExt", 31 0, L_0x5dc672f2fe80;  alias, 1 drivers
v0x5dc672f150e0_0 .var "ImmExtReg", 31 0;
v0x5dc672f151c0_0 .net "ImmSrc", 1 0, v0x5dc672f159b0_0;  alias, 1 drivers
v0x5dc672f15280_0 .net "Instr", 31 7, L_0x5dc672f2ff40;  1 drivers
E_0x5dc672f14f60 .event anyedge, v0x5dc672f151c0_0, v0x5dc672f15280_0;
S_0x5dc672f153e0 .scope module, "md" "main_decoder" 16 54, 9 1 0, S_0x5dc672f12960;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v0x5dc672f15750_0 .var "ALUOp", 1 0;
v0x5dc672f15850_0 .var "ALUSrc", 0 0;
v0x5dc672f15910_0 .var "Branch", 0 0;
v0x5dc672f159b0_0 .var "ImmSrc", 1 0;
v0x5dc672f15aa0_0 .var "Jump", 0 0;
v0x5dc672f15b90_0 .var "MemWrite", 0 0;
v0x5dc672f15c50_0 .var "RegWrite", 0 0;
v0x5dc672f15d10_0 .var "ResultSrc", 1 0;
v0x5dc672f15df0_0 .net "op", 6 0, L_0x5dc672f2e690;  alias, 1 drivers
E_0x5dc672f156f0 .event anyedge, v0x5dc672f15df0_0;
S_0x5dc672f16080 .scope module, "pc_reg" "pc" 16 51, 13 1 0, S_0x5dc672f12960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCNext";
    .port_info 3 /OUTPUT 32 "PC";
v0x5dc672f16290_0 .net "PC", 31 0, v0x5dc672f16460_0;  alias, 1 drivers
v0x5dc672f163a0_0 .net "PCNext", 31 0, L_0x5dc672f30530;  alias, 1 drivers
v0x5dc672f16460_0 .var "PCReg", 31 0;
v0x5dc672f16550_0 .net "clk", 0 0, v0x5dc672f1bcb0_0;  alias, 1 drivers
v0x5dc672f16620_0 .net "reset", 0 0, v0x5dc672f1bd50_0;  alias, 1 drivers
E_0x5dc672f16210 .event posedge, v0x5dc672f16620_0, v0x5dc672f14220_0;
S_0x5dc672f16790 .scope module, "rf" "register_file" 16 64, 14 1 0, S_0x5dc672f12960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x5dc672f16da0_0 .net "A1", 4 0, L_0x5dc672f2e780;  alias, 1 drivers
v0x5dc672f16ea0_0 .net "A2", 4 0, L_0x5dc672f2e8c0;  alias, 1 drivers
v0x5dc672f16f80_0 .net "A3", 4 0, v0x5dc672f1b270_0;  1 drivers
v0x5dc672f17040_0 .net "RD1", 31 0, L_0x5dc672f2f660;  alias, 1 drivers
v0x5dc672f17120_0 .net "RD2", 31 0, L_0x5dc672f2fc90;  alias, 1 drivers
v0x5dc672f17250_0 .net "WD3", 31 0, L_0x5dc672f2ed00;  alias, 1 drivers
v0x5dc672f17330_0 .net "WE3", 0 0, v0x5dc672f1b0e0_0;  1 drivers
v0x5dc672f173f0_0 .net *"_ivl_0", 31 0, L_0x5dc672f2f100;  1 drivers
v0x5dc672f174d0_0 .net *"_ivl_10", 6 0, L_0x5dc672f2f3d0;  1 drivers
L_0x7aa026a9d450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dc672f17640_0 .net *"_ivl_13", 1 0, L_0x7aa026a9d450;  1 drivers
L_0x7aa026a9d498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f17720_0 .net/2u *"_ivl_14", 31 0, L_0x7aa026a9d498;  1 drivers
v0x5dc672f17800_0 .net *"_ivl_18", 31 0, L_0x5dc672f2f840;  1 drivers
L_0x7aa026a9d4e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f178e0_0 .net *"_ivl_21", 26 0, L_0x7aa026a9d4e0;  1 drivers
L_0x7aa026a9d528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f179c0_0 .net/2u *"_ivl_22", 31 0, L_0x7aa026a9d528;  1 drivers
v0x5dc672f17aa0_0 .net *"_ivl_24", 0 0, L_0x5dc672f2f970;  1 drivers
v0x5dc672f17b60_0 .net *"_ivl_26", 31 0, L_0x5dc672f2fab0;  1 drivers
v0x5dc672f17c40_0 .net *"_ivl_28", 6 0, L_0x5dc672f2fba0;  1 drivers
L_0x7aa026a9d3c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f17e30_0 .net *"_ivl_3", 26 0, L_0x7aa026a9d3c0;  1 drivers
L_0x7aa026a9d570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dc672f17f10_0 .net *"_ivl_31", 1 0, L_0x7aa026a9d570;  1 drivers
L_0x7aa026a9d5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f17ff0_0 .net/2u *"_ivl_32", 31 0, L_0x7aa026a9d5b8;  1 drivers
L_0x7aa026a9d408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc672f180d0_0 .net/2u *"_ivl_4", 31 0, L_0x7aa026a9d408;  1 drivers
v0x5dc672f181b0_0 .net *"_ivl_6", 0 0, L_0x5dc672f2f1f0;  1 drivers
v0x5dc672f18270_0 .net *"_ivl_8", 31 0, L_0x5dc672f2f330;  1 drivers
v0x5dc672f18350_0 .net "clk", 0 0, v0x5dc672f1bcb0_0;  alias, 1 drivers
v0x5dc672f183f0 .array "registers", 0 31, 31 0;
v0x5dc672f184b0_0 .net "reset", 0 0, v0x5dc672f1bd50_0;  alias, 1 drivers
L_0x5dc672f2f100 .concat [ 5 27 0 0], L_0x5dc672f2e780, L_0x7aa026a9d3c0;
L_0x5dc672f2f1f0 .cmp/ne 32, L_0x5dc672f2f100, L_0x7aa026a9d408;
L_0x5dc672f2f330 .array/port v0x5dc672f183f0, L_0x5dc672f2f3d0;
L_0x5dc672f2f3d0 .concat [ 5 2 0 0], L_0x5dc672f2e780, L_0x7aa026a9d450;
L_0x5dc672f2f660 .functor MUXZ 32, L_0x7aa026a9d498, L_0x5dc672f2f330, L_0x5dc672f2f1f0, C4<>;
L_0x5dc672f2f840 .concat [ 5 27 0 0], L_0x5dc672f2e8c0, L_0x7aa026a9d4e0;
L_0x5dc672f2f970 .cmp/ne 32, L_0x5dc672f2f840, L_0x7aa026a9d528;
L_0x5dc672f2fab0 .array/port v0x5dc672f183f0, L_0x5dc672f2fba0;
L_0x5dc672f2fba0 .concat [ 5 2 0 0], L_0x5dc672f2e8c0, L_0x7aa026a9d570;
L_0x5dc672f2fc90 .functor MUXZ 32, L_0x7aa026a9d5b8, L_0x5dc672f2fab0, L_0x5dc672f2f970, C4<>;
S_0x5dc672f16aa0 .scope begin, "$unm_blk_33" "$unm_blk_33" 14 18, 14 18 0, S_0x5dc672f16790;
 .timescale 0 0;
v0x5dc672f16ca0_0 .var/i "i", 31 0;
    .scope S_0x5dc672f0ec70;
T_0 ;
    %wait E_0x5dc672f0ee50;
    %load/vec4 v0x5dc672f0f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f0f050_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5dc672f0ef90_0;
    %assign/vec4 v0x5dc672f0f050_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5dc672f0dd80;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dc672f0e2f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5dc672f0e2f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5dc672f0e2f0_0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %load/vec4 v0x5dc672f0e2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dc672f0e2f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 10486419, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 787, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 915, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 671255139, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 926595, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 29557555, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 4424595, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 4294083219, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 4261414627, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %pushi/vec4 4227862243, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0e420, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x5dc672f0b960;
T_2 ;
    %wait E_0x5dc672ef6670;
    %load/vec4 v0x5dc672f0c350_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0bf00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0c270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0be30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0bcb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0bfe0_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0bf00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0c0f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5dc672f0c270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0be30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0bcb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0bfe0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5dc672f0bf00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0c270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0be30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0bcb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0bfe0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0c1b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5dc672f0bf00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0c270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0be30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5dc672f0bcb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0bfe0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0c1b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5dc672f0bf00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0c270_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0be30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5dc672f0bcb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0bfe0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0bf00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f0c270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0be30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5dc672f0bcb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0bfe0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0c1b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5dc672f0bf00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0c0f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5dc672f0c270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0be30_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5dc672f0bcb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0bfe0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5dc672f0b310;
T_3 ;
    %wait E_0x5dc672e48740;
    %load/vec4 v0x5dc672f0b640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dc672f0b530_0, 0, 3;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dc672f0b530_0, 0, 3;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5dc672f0b530_0, 0, 3;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5dc672f0b7f0_0;
    %load/vec4 v0x5dc672f0b700_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dc672f0b530_0, 0, 3;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dc672f0b530_0, 0, 3;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5dc672f0b530_0, 0, 3;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5dc672f0b530_0, 0, 3;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5dc672f0b530_0, 0, 3;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5dc672f0b530_0, 0, 3;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5dc672f0f380;
T_4 ;
    %wait E_0x5dc672f0ee50;
    %load/vec4 v0x5dc672f10f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_1, S_0x5dc672f0f690;
    %jmp t_0;
    .scope S_0x5dc672f0f690;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dc672f0f890_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5dc672f0f890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5dc672f0f890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dc672f10eb0, 0, 4;
    %load/vec4 v0x5dc672f0f890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dc672f0f890_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dc672f10eb0, 0, 4;
    %end;
    .scope S_0x5dc672f0f380;
t_0 %join;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5dc672f0fed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x5dc672f0fb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5dc672f0fe10_0;
    %load/vec4 v0x5dc672f0fb70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dc672f10eb0, 0, 4;
    %vpi_call/w 14 26 "$display", "Register x%0d written with value %0d", v0x5dc672f0fb70_0, v0x5dc672f0fe10_0 {0 0 0};
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5dc672f0e540;
T_5 ;
    %wait E_0x5dc672f0e7c0;
    %load/vec4 v0x5dc672f0ea20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5dc672f0e940_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dc672f0e940_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dc672f0e940_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0e940_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f0eb10_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0e940_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5dc672f0aaa0;
T_6 ;
    %wait E_0x5dc672e5d9f0;
    %load/vec4 v0x5dc672ec9a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dc672f0ace0_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x5dc672f0adc0_0;
    %load/vec4 v0x5dc672f0ae80_0;
    %add;
    %store/vec4 v0x5dc672f0ace0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x5dc672f0adc0_0;
    %load/vec4 v0x5dc672f0ae80_0;
    %sub;
    %store/vec4 v0x5dc672f0ace0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5dc672f0adc0_0;
    %load/vec4 v0x5dc672f0ae80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0x5dc672f0ace0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5dc672f0adc0_0;
    %load/vec4 v0x5dc672f0ae80_0;
    %or;
    %store/vec4 v0x5dc672f0ace0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5dc672f0adc0_0;
    %load/vec4 v0x5dc672f0ae80_0;
    %and;
    %store/vec4 v0x5dc672f0ace0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5dc672f0ace0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f0af60_0, 0, 1;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f0af60_0, 0, 1;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5dc672f0d250;
T_7 ;
    %wait E_0x5dc672ef6c90;
    %load/vec4 v0x5dc672f0d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5dc672f0d700_0;
    %load/vec4 v0x5dc672f0d460_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dc672f0db90, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5dc672f0d250;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dc672f0dab0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5dc672f0dab0_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5dc672f0dab0_0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %load/vec4 v0x5dc672f0dab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dc672f0dab0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f0db90, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x5dc672f16080;
T_9 ;
    %wait E_0x5dc672f16210;
    %load/vec4 v0x5dc672f16620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f16460_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5dc672f163a0_0;
    %assign/vec4 v0x5dc672f16460_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5dc672f14520;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dc672f14a90_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x5dc672f14a90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5dc672f14a90_0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %load/vec4 v0x5dc672f14a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dc672f14a90_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 10486419, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 787, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 915, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 671255139, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 926595, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 29557555, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 4424595, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 4294083219, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 4261414627, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %pushi/vec4 4227862243, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f14bc0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x5dc672f153e0;
T_11 ;
    %wait E_0x5dc672f156f0;
    %load/vec4 v0x5dc672f15df0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15c50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f159b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f15d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f15750_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15aa0_0, 0, 1;
    %jmp T_11.7;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15c50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f159b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15b90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5dc672f15d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f15750_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15aa0_0, 0, 1;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15c50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5dc672f159b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f15d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f15750_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15aa0_0, 0, 1;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15c50_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5dc672f159b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f15d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5dc672f15750_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15aa0_0, 0, 1;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15c50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5dc672f159b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f15d10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15910_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5dc672f15750_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15aa0_0, 0, 1;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15c50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f159b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5dc672f15d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5dc672f15750_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15aa0_0, 0, 1;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15c50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5dc672f159b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15b90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5dc672f15d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f15910_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5dc672f15750_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f15aa0_0, 0, 1;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5dc672f16790;
T_12 ;
    %wait E_0x5dc672f16210;
    %load/vec4 v0x5dc672f184b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %fork t_3, S_0x5dc672f16aa0;
    %jmp t_2;
    .scope S_0x5dc672f16aa0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dc672f16ca0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x5dc672f16ca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5dc672f16ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dc672f183f0, 0, 4;
    %load/vec4 v0x5dc672f16ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dc672f16ca0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dc672f183f0, 0, 4;
    %end;
    .scope S_0x5dc672f16790;
t_2 %join;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5dc672f17330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x5dc672f16f80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x5dc672f17250_0;
    %load/vec4 v0x5dc672f16f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dc672f183f0, 0, 4;
    %vpi_call/w 14 26 "$display", "Register x%0d written with value %0d", v0x5dc672f16f80_0, v0x5dc672f17250_0 {0 0 0};
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5dc672f14ce0;
T_13 ;
    %wait E_0x5dc672f14f60;
    %load/vec4 v0x5dc672f151c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5dc672f150e0_0, 0, 32;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dc672f150e0_0, 0, 32;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dc672f150e0_0, 0, 32;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f150e0_0, 0, 32;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dc672f15280_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f150e0_0, 0, 32;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5dc672f12c20;
T_14 ;
    %wait E_0x5dc672f12e20;
    %load/vec4 v0x5dc672f12fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dc672f12ea0_0, 0, 3;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dc672f12ea0_0, 0, 3;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5dc672f12ea0_0, 0, 3;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x5dc672f13140_0;
    %load/vec4 v0x5dc672f13080_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dc672f12ea0_0, 0, 3;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dc672f12ea0_0, 0, 3;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5dc672f12ea0_0, 0, 3;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5dc672f12ea0_0, 0, 3;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5dc672f12ea0_0, 0, 3;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5dc672f12ea0_0, 0, 3;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5dc672f13280;
T_15 ;
    %wait E_0x5dc672f13480;
    %load/vec4 v0x5dc672f134f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dc672f135d0_0, 0, 32;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v0x5dc672f13690_0;
    %load/vec4 v0x5dc672f13780_0;
    %add;
    %store/vec4 v0x5dc672f135d0_0, 0, 32;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v0x5dc672f13690_0;
    %load/vec4 v0x5dc672f13780_0;
    %sub;
    %store/vec4 v0x5dc672f135d0_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0x5dc672f13690_0;
    %load/vec4 v0x5dc672f13780_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.8, 8;
T_15.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.8, 8;
 ; End of false expr.
    %blend;
T_15.8;
    %store/vec4 v0x5dc672f135d0_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0x5dc672f13690_0;
    %load/vec4 v0x5dc672f13780_0;
    %or;
    %store/vec4 v0x5dc672f135d0_0, 0, 32;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0x5dc672f13690_0;
    %load/vec4 v0x5dc672f13780_0;
    %and;
    %store/vec4 v0x5dc672f135d0_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5dc672f135d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f13860_0, 0, 1;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f13860_0, 0, 1;
T_15.10 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5dc672f13a10;
T_16 ;
    %wait E_0x5dc672f13c20;
    %load/vec4 v0x5dc672f13d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5dc672f13f30_0;
    %load/vec4 v0x5dc672f13c80_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dc672f143c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5dc672f13a10;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dc672f142e0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x5dc672f142e0_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5dc672f142e0_0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %load/vec4 v0x5dc672f142e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dc672f142e0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5dc672f143c0, 4, 0;
    %end;
    .thread T_17;
    .scope S_0x5dc672f12960;
T_18 ;
    %wait E_0x5dc672f16210;
    %load/vec4 v0x5dc672f1bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f1aca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f1abe0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5dc672f1b360_0;
    %assign/vec4 v0x5dc672f1aca0_0, 0;
    %load/vec4 v0x5dc672f1ad80_0;
    %assign/vec4 v0x5dc672f1abe0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5dc672f12960;
T_19 ;
    %wait E_0x5dc672f16210;
    %load/vec4 v0x5dc672f1bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f198e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f19b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f19c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f19780_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dc672f19f70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dc672f1a050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dc672f19ed0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dc672f19d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc672f19e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc672f19640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc672f19820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc672f199c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc672f196e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dc672f19570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dc672f19a80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5dc672f1aca0_0;
    %assign/vec4 v0x5dc672f198e0_0, 0;
    %load/vec4 v0x5dc672f1b5d0_0;
    %assign/vec4 v0x5dc672f19b60_0, 0;
    %load/vec4 v0x5dc672f1b6c0_0;
    %assign/vec4 v0x5dc672f19c50_0, 0;
    %load/vec4 v0x5dc672f1a130_0;
    %assign/vec4 v0x5dc672f19780_0, 0;
    %load/vec4 v0x5dc672f1aa20_0;
    %assign/vec4 v0x5dc672f19f70_0, 0;
    %load/vec4 v0x5dc672f1ab10_0;
    %assign/vec4 v0x5dc672f1a050_0, 0;
    %load/vec4 v0x5dc672f1a960_0;
    %assign/vec4 v0x5dc672f19ed0_0, 0;
    %load/vec4 v0x5dc672f1a710_0;
    %assign/vec4 v0x5dc672f19d10_0, 0;
    %load/vec4 v0x5dc672f1a7b0_0;
    %assign/vec4 v0x5dc672f19e00_0, 0;
    %load/vec4 v0x5dc672f192c0_0;
    %assign/vec4 v0x5dc672f19640_0, 0;
    %load/vec4 v0x5dc672f1a4d0_0;
    %assign/vec4 v0x5dc672f19820_0, 0;
    %load/vec4 v0x5dc672f1a570_0;
    %assign/vec4 v0x5dc672f199c0_0, 0;
    %load/vec4 v0x5dc672f19390_0;
    %assign/vec4 v0x5dc672f196e0_0, 0;
    %load/vec4 v0x5dc672f191f0_0;
    %assign/vec4 v0x5dc672f19570_0, 0;
    %load/vec4 v0x5dc672f1a640_0;
    %assign/vec4 v0x5dc672f19a80_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5dc672f12960;
T_20 ;
    %wait E_0x5dc672f16210;
    %load/vec4 v0x5dc672f1bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f189a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f18e80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dc672f18f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc672f18c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc672f18d00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dc672f18da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc672f18ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f18b50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5dc672f18780_0;
    %assign/vec4 v0x5dc672f189a0_0, 0;
    %load/vec4 v0x5dc672f19c50_0;
    %assign/vec4 v0x5dc672f18e80_0, 0;
    %load/vec4 v0x5dc672f19ed0_0;
    %assign/vec4 v0x5dc672f18f70_0, 0;
    %load/vec4 v0x5dc672f19820_0;
    %assign/vec4 v0x5dc672f18c30_0, 0;
    %load/vec4 v0x5dc672f199c0_0;
    %assign/vec4 v0x5dc672f18d00_0, 0;
    %load/vec4 v0x5dc672f19a80_0;
    %assign/vec4 v0x5dc672f18da0_0, 0;
    %load/vec4 v0x5dc672f18840_0;
    %assign/vec4 v0x5dc672f18ab0_0, 0;
    %load/vec4 v0x5dc672f188e0_0;
    %assign/vec4 v0x5dc672f18b50_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5dc672f12960;
T_21 ;
    %wait E_0x5dc672f16210;
    %load/vec4 v0x5dc672f1bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f1b000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dc672f1af40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dc672f1b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc672f1b0e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dc672f1b1b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5dc672f1ae70_0;
    %assign/vec4 v0x5dc672f1b000_0, 0;
    %load/vec4 v0x5dc672f189a0_0;
    %assign/vec4 v0x5dc672f1af40_0, 0;
    %load/vec4 v0x5dc672f18f70_0;
    %assign/vec4 v0x5dc672f1b270_0, 0;
    %load/vec4 v0x5dc672f18d00_0;
    %assign/vec4 v0x5dc672f1b0e0_0, 0;
    %load/vec4 v0x5dc672f18da0_0;
    %assign/vec4 v0x5dc672f1b1b0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5dc672f12960;
T_22 ;
    %wait E_0x5dc672f12ba0;
    %load/vec4 v0x5dc672f1b0e0_0;
    %store/vec4 v0x5dc672f1b0e0_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5dc672ed7870;
T_23 ;
    %vpi_call/w 15 16 "$dumpfile", "single_cycle_cpu_tb.vcd" {0 0 0};
    %vpi_call/w 15 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5dc672f12960 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f1bcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc672f1bd50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc672f1bd50_0, 0, 1;
    %delay 500, 0;
    %vpi_call/w 15 23 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x5dc672ed7870;
T_24 ;
    %delay 5, 0;
    %load/vec4 v0x5dc672f1bcb0_0;
    %inv;
    %store/vec4 v0x5dc672f1bcb0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "src/modules/adder.v";
    "src/modules/pc_plus4.v";
    "src/modules/single_cycle_cpu.v";
    "src/modules/alu.v";
    "src/modules/control_unit.v";
    "src/modules/alu_decoder.v";
    "src/modules/main_decoder.v";
    "src/modules/data_memory.v";
    "src/modules/instruction_memory.v";
    "src/modules/extend.v";
    "src/modules/pc.v";
    "src/modules/register_file.v";
    "single_cycle_cpu_tb.v";
    "src/modules/full_pipeline.v";
