# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:33 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] outs_ready \
 index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs_valid \
 index[0] index[1] index_valid

.latch       n124 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n129 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n134 control.tehb.dataReg[0]  0
.latch       n139 control.tehb.dataReg[1]  0
.latch       n144 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n78
01 1
.names control.tehb.control.fullReg new_n78 ins_ready[1]
01 1
.names ins_valid[0] new_n78 new_n80
00 1
.names ins_valid[2] new_n80 new_n81
11 1
.names control.tehb.control.fullReg new_n81 ins_ready[2]
01 1
.names ins_valid[3] new_n80 new_n83
11 1
.names new_n81 new_n83 new_n84
01 1
.names control.tehb.control.fullReg new_n84 ins_ready[3]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n86
11 1
.names new_n81 new_n84 new_n87
00 1
.names control.tehb.control.fullReg new_n87 new_n88
00 1
.names new_n86 new_n88 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n90
11 1
.names new_n78 new_n84 new_n91
00 1
.names control.tehb.control.fullReg new_n91 new_n92
00 1
.names new_n90 new_n92 index[0]
00 0
.names ins[9] index[0] new_n94
11 1
.names ins[0] index[0] new_n95
10 1
.names new_n94 new_n95 new_n96
00 1
.names index[1] new_n96 new_n97
00 1
.names ins[18] index[0] new_n98
10 1
.names ins[27] index[0] new_n99
11 1
.names new_n98 new_n99 new_n100
00 1
.names index[1] new_n100 new_n101
10 1
.names new_n97 new_n101 outs[0]
00 0
.names ins[10] index[0] new_n103
11 1
.names ins[1] index[0] new_n104
10 1
.names new_n103 new_n104 new_n105
00 1
.names index[1] new_n105 new_n106
00 1
.names ins[19] index[0] new_n107
10 1
.names ins[28] index[0] new_n108
11 1
.names new_n107 new_n108 new_n109
00 1
.names index[1] new_n109 new_n110
10 1
.names new_n106 new_n110 outs[1]
00 0
.names ins[11] index[0] new_n112
11 1
.names ins[2] index[0] new_n113
10 1
.names new_n112 new_n113 new_n114
00 1
.names index[1] new_n114 new_n115
00 1
.names ins[20] index[0] new_n116
10 1
.names ins[29] index[0] new_n117
11 1
.names new_n116 new_n117 new_n118
00 1
.names index[1] new_n118 new_n119
10 1
.names new_n115 new_n119 outs[2]
00 0
.names ins[12] index[0] new_n121
11 1
.names ins[3] index[0] new_n122
10 1
.names new_n121 new_n122 new_n123
00 1
.names index[1] new_n123 new_n124_1
00 1
.names ins[21] index[0] new_n125
10 1
.names ins[30] index[0] new_n126
11 1
.names new_n125 new_n126 new_n127
00 1
.names index[1] new_n127 new_n128
10 1
.names new_n124_1 new_n128 outs[3]
00 0
.names ins[13] index[0] new_n130
11 1
.names ins[4] index[0] new_n131
10 1
.names new_n130 new_n131 new_n132
00 1
.names index[1] new_n132 new_n133
00 1
.names ins[22] index[0] new_n134_1
10 1
.names ins[31] index[0] new_n135
11 1
.names new_n134_1 new_n135 new_n136
00 1
.names index[1] new_n136 new_n137
10 1
.names new_n133 new_n137 outs[4]
00 0
.names ins[14] index[0] new_n139_1
11 1
.names ins[5] index[0] new_n140
10 1
.names new_n139_1 new_n140 new_n141
00 1
.names index[1] new_n141 new_n142
00 1
.names ins[23] index[0] new_n143
10 1
.names ins[32] index[0] new_n144_1
11 1
.names new_n143 new_n144_1 new_n145
00 1
.names index[1] new_n145 new_n146
10 1
.names new_n142 new_n146 outs[5]
00 0
.names ins[15] index[0] new_n148
11 1
.names ins[6] index[0] new_n149
10 1
.names new_n148 new_n149 new_n150
00 1
.names index[1] new_n150 new_n151
00 1
.names ins[24] index[0] new_n152
10 1
.names ins[33] index[0] new_n153
11 1
.names new_n152 new_n153 new_n154
00 1
.names index[1] new_n154 new_n155
10 1
.names new_n151 new_n155 outs[6]
00 0
.names ins[16] index[0] new_n157
11 1
.names ins[7] index[0] new_n158
10 1
.names new_n157 new_n158 new_n159
00 1
.names index[1] new_n159 new_n160
00 1
.names ins[34] index[0] new_n161
11 1
.names ins[25] index[0] new_n162
10 1
.names new_n161 new_n162 new_n163
00 1
.names index[1] new_n163 new_n164
10 1
.names new_n160 new_n164 outs[7]
00 0
.names ins[17] index[0] new_n166
11 1
.names ins[8] index[0] new_n167
10 1
.names new_n166 new_n167 new_n168
00 1
.names index[1] new_n168 new_n169
00 1
.names ins[35] index[0] new_n170
11 1
.names ins[26] index[0] new_n171
10 1
.names new_n170 new_n171 new_n172
00 1
.names index[1] new_n172 new_n173
10 1
.names new_n169 new_n173 outs[8]
00 0
.names new_n80 new_n87 new_n175
11 1
.names control.tehb.control.fullReg new_n175 new_n176
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n176 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n176 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n179
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n180
01 1
.names new_n179 new_n180 new_n181
00 1
.names rst new_n181 new_n182
00 1
.names new_n176 new_n182 n144
01 1
.names new_n179 n144 n124
01 0
.names new_n180 n144 n129
01 0
.names control.tehb.control.fullReg new_n181 new_n186
00 1
.names new_n175 new_n186 new_n187
01 1
.names control.tehb.dataReg[0] new_n187 new_n188
10 1
.names new_n91 new_n187 new_n189
01 1
.names new_n188 new_n189 new_n190
00 1
.names rst new_n190 n134
00 1
.names control.tehb.dataReg[1] new_n187 new_n192
10 1
.names new_n87 new_n187 new_n193
01 1
.names new_n192 new_n193 new_n194
00 1
.names rst new_n194 n139
00 1
.end
