<profile>

<section name = "Vivado HLS Report for 'top'" level="0">
<item name = "Date">Sat Jan 20 17:19:26 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">6.51</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">201, 201, 201, 201, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy_input">131, 131, 2, -, -, 66, no</column>
<column name="- read_A">32, 32, 2, 1, 1, 32, yes</column>
<column name="- write_res">33, 33, 3, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 241</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 36, 40</column>
<column name="Memory">1, -, 5, 6</column>
<column name="Multiplexer">-, -, -, 326</column>
<column name="Register">-, -, 215, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="top_CONTROL_BUS_s_axi_U">top_CONTROL_BUS_s_axi, 0, 0, 36, 40</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_U">top_input, 1, 0, 0, 66, 32, 1, 2112</column>
<column name="top_stream_stream_s_U">top_top_stream_stbkb, 0, 5, 6, 66, 5, 1, 330</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_258_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_3_fu_280_p2">+, 0, 0, 15, 6, 1</column>
<column name="indvarinc_fu_230_p2">+, 0, 0, 15, 7, 1</column>
<column name="INPUT_STREAM_V_data_V_0_load_A">and, 0, 0, 8, 1, 1</column>
<column name="INPUT_STREAM_V_data_V_0_load_B">and, 0, 0, 8, 1, 1</column>
<column name="OUTPUT_STREAM_V_data_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="OUTPUT_STREAM_V_data_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="OUTPUT_STREAM_V_last_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="OUTPUT_STREAM_V_last_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state9_io">and, 0, 0, 8, 1, 1</column>
<column name="INPUT_STREAM_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="OUTPUT_STREAM_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="OUTPUT_STREAM_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond1_fu_252_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond_fu_274_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="tmp_1_fu_241_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="tmp_last_V_fu_291_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state10">or, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_STREAM_TDATA_blk_n">9, 2, 1, 2</column>
<column name="INPUT_STREAM_V_data_V_0_data_out">9, 2, 32, 64</column>
<column name="INPUT_STREAM_V_data_V_0_state">15, 3, 2, 6</column>
<column name="INPUT_STREAM_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_STREAM_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="OUTPUT_STREAM_V_data_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_id_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="OUTPUT_STREAM_V_last_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_user_V_1_state">15, 3, 2, 6</column>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_211_p4">9, 2, 6, 12</column>
<column name="i_1_reg_219">9, 2, 6, 12</column>
<column name="i_reg_207">9, 2, 6, 12</column>
<column name="input_address0">21, 4, 7, 28</column>
<column name="input_d0">15, 3, 32, 96</column>
<column name="invdar_reg_196">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="INPUT_STREAM_V_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="INPUT_STREAM_V_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="INPUT_STREAM_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="INPUT_STREAM_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="INPUT_STREAM_V_data_V_0_state">2, 0, 2, 0</column>
<column name="INPUT_STREAM_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_id_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_user_V_1_state">2, 0, 2, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_reg_pp1_iter1_exitcond_reg_325">1, 0, 1, 0</column>
<column name="exitcond1_reg_316">1, 0, 1, 0</column>
<column name="exitcond_reg_325">1, 0, 1, 0</column>
<column name="i_1_reg_219">6, 0, 6, 0</column>
<column name="i_2_reg_320">6, 0, 6, 0</column>
<column name="i_reg_207">6, 0, 6, 0</column>
<column name="indvarinc_reg_297">7, 0, 7, 0</column>
<column name="invdar_reg_196">7, 0, 7, 0</column>
<column name="tmp_1_reg_312">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_339">1, 0, 1, 0</column>
<column name="tmp_reg_302">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 4, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 4, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, top, return value</column>
<column name="INPUT_STREAM_TDATA">in, 32, axis, INPUT_STREAM_V_data_V, pointer</column>
<column name="INPUT_STREAM_TVALID">in, 1, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TREADY">out, 1, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TDEST">in, 6, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TKEEP">in, 4, axis, INPUT_STREAM_V_keep_V, pointer</column>
<column name="INPUT_STREAM_TSTRB">in, 4, axis, INPUT_STREAM_V_strb_V, pointer</column>
<column name="INPUT_STREAM_TUSER">in, 4, axis, INPUT_STREAM_V_user_V, pointer</column>
<column name="INPUT_STREAM_TLAST">in, 1, axis, INPUT_STREAM_V_last_V, pointer</column>
<column name="INPUT_STREAM_TID">in, 5, axis, INPUT_STREAM_V_id_V, pointer</column>
<column name="OUTPUT_STREAM_TDATA">out, 32, axis, OUTPUT_STREAM_V_data_V, pointer</column>
<column name="OUTPUT_STREAM_TVALID">out, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAM_TREADY">in, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAM_TDEST">out, 6, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAM_TKEEP">out, 4, axis, OUTPUT_STREAM_V_keep_V, pointer</column>
<column name="OUTPUT_STREAM_TSTRB">out, 4, axis, OUTPUT_STREAM_V_strb_V, pointer</column>
<column name="OUTPUT_STREAM_TUSER">out, 4, axis, OUTPUT_STREAM_V_user_V, pointer</column>
<column name="OUTPUT_STREAM_TLAST">out, 1, axis, OUTPUT_STREAM_V_last_V, pointer</column>
<column name="OUTPUT_STREAM_TID">out, 5, axis, OUTPUT_STREAM_V_id_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.51</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'top_stream_stream_1', hls/.apc/top.cpp:15">load, 3.25, 3.25, -, -, -, -, -, -, &apos;top_stream_stream_s&apos;, -, -, -, -</column>
<column name="'top_stream_stream_2', hls/.apc/top.cpp:15">zext, 0.00, 3.25, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="hls/.apc/top.cpp:15">store, 3.25, 6.51, &apos;top_stream_stream_2&apos;, hls/.apc/top.cpp:15, -, -, -, -, -, &apos;input&apos;, hls/.apc/top.cpp:15, -, -, -, -</column>
</table>
</item>
</section>
</profile>
