digraph "CFG for '_Z25prescan_large_unoptimizedPiS_iS_' function" {
	label="CFG for '_Z25prescan_large_unoptimizedPiS_iS_' function";

	Node0x4eb06d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = mul nsw i32 %5, %2\l  %8 = shl nuw nsw i32 %6, 1\l  %9 = add nsw i32 %7, %8\l  %10 = sext i32 %9 to i64\l  %11 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %10\l  %12 = load i32, i32 addrspace(1)* %11, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %13 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %8\l  store i32 %12, i32 addrspace(3)* %13, align 4, !tbaa !5\l  %14 = add nsw i32 %9, 1\l  %15 = sext i32 %14 to i64\l  %16 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %15\l  %17 = load i32, i32 addrspace(1)* %16, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %18 = add nuw nsw i32 %8, 1\l  %19 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %18\l  store i32 %17, i32 addrspace(3)* %19, align 4, !tbaa !5\l  %20 = icmp sgt i32 %2, 1\l  br i1 %20, label %21, label %23\l|{<s0>T|<s1>F}}"];
	Node0x4eb06d0:s0 -> Node0x4eb3690;
	Node0x4eb06d0:s1 -> Node0x4eb3720;
	Node0x4eb3690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%21:\l21:                                               \l  %22 = add nuw nsw i32 %8, 2\l  br label %26\l}"];
	Node0x4eb3690 -> Node0x4eb38f0;
	Node0x4eb3720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%23:\l23:                                               \l  %24 = phi i32 [ 1, %4 ], [ %42, %41 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %25 = icmp eq i32 %6, 0\l  br i1 %25, label %44, label %50\l|{<s0>T|<s1>F}}"];
	Node0x4eb3720:s0 -> Node0x4eb3ec0;
	Node0x4eb3720:s1 -> Node0x4eb3f50;
	Node0x4eb38f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi i32 [ %2, %21 ], [ %29, %41 ]\l  %28 = phi i32 [ 1, %21 ], [ %42, %41 ]\l  %29 = ashr i32 %27, 1\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %30 = icmp slt i32 %6, %29\l  br i1 %30, label %31, label %41\l|{<s0>T|<s1>F}}"];
	Node0x4eb38f0:s0 -> Node0x4eb44c0;
	Node0x4eb38f0:s1 -> Node0x4eb39e0;
	Node0x4eb44c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%31:\l31:                                               \l  %32 = mul nsw i32 %28, %18\l  %33 = add nsw i32 %32, -1\l  %34 = mul nsw i32 %28, %22\l  %35 = add nsw i32 %34, -1\l  %36 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %33\l  %37 = load i32, i32 addrspace(3)* %36, align 4, !tbaa !5\l  %38 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %35\l  %39 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !5\l  %40 = add nsw i32 %39, %37\l  store i32 %40, i32 addrspace(3)* %38, align 4, !tbaa !5\l  br label %41\l}"];
	Node0x4eb44c0 -> Node0x4eb39e0;
	Node0x4eb39e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  %42 = shl nsw i32 %28, 1\l  %43 = icmp sgt i32 %27, 3\l  br i1 %43, label %26, label %23, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x4eb39e0:s0 -> Node0x4eb38f0;
	Node0x4eb39e0:s1 -> Node0x4eb3720;
	Node0x4eb3ec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%44:\l44:                                               \l  %45 = add nsw i32 %2, -1\l  %46 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %45\l  %47 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !5\l  %48 = sext i32 %5 to i64\l  %49 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %48\l  store i32 %47, i32 addrspace(1)* %49, align 4, !tbaa !5\l  store i32 0, i32 addrspace(3)* %46, align 4, !tbaa !5\l  br label %50\l}"];
	Node0x4eb3ec0 -> Node0x4eb3f50;
	Node0x4eb3f50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%50:\l50:                                               \l  br i1 %20, label %51, label %53\l|{<s0>T|<s1>F}}"];
	Node0x4eb3f50:s0 -> Node0x4eb53b0;
	Node0x4eb3f50:s1 -> Node0x4eb5400;
	Node0x4eb53b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%51:\l51:                                               \l  %52 = add nuw nsw i32 %8, 2\l  br label %58\l}"];
	Node0x4eb53b0 -> Node0x4eb5590;
	Node0x4eb5400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%53:\l53:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %54 = load i32, i32 addrspace(3)* %13, align 4, !tbaa !5\l  %55 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %10\l  store i32 %54, i32 addrspace(1)* %55, align 4, !tbaa !5\l  %56 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !5\l  %57 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %15\l  store i32 %56, i32 addrspace(1)* %57, align 4, !tbaa !5\l  ret void\l}"];
	Node0x4eb5590 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  %59 = phi i32 [ %24, %51 ], [ %61, %74 ]\l  %60 = phi i32 [ 1, %51 ], [ %75, %74 ]\l  %61 = lshr i32 %59, 1\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %62 = icmp slt i32 %6, %60\l  br i1 %62, label %63, label %74\l|{<s0>T|<s1>F}}"];
	Node0x4eb5590:s0 -> Node0x4eb6000;
	Node0x4eb5590:s1 -> Node0x4eb5b50;
	Node0x4eb6000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%63:\l63:                                               \l  %64 = mul nsw i32 %61, %18\l  %65 = add nsw i32 %64, -1\l  %66 = mul nsw i32 %61, %52\l  %67 = add nsw i32 %66, -1\l  %68 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %65\l  %69 = load i32, i32 addrspace(3)* %68, align 4, !tbaa !5\l  %70 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %67\l  %71 = load i32, i32 addrspace(3)* %70, align 4, !tbaa !5\l  store i32 %71, i32 addrspace(3)* %68, align 4, !tbaa !5\l  %72 = load i32, i32 addrspace(3)* %70, align 4, !tbaa !5\l  %73 = add nsw i32 %72, %69\l  store i32 %73, i32 addrspace(3)* %70, align 4, !tbaa !5\l  br label %74\l}"];
	Node0x4eb6000 -> Node0x4eb5b50;
	Node0x4eb5b50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%74:\l74:                                               \l  %75 = shl nsw i32 %60, 1\l  %76 = icmp slt i32 %75, %2\l  br i1 %76, label %58, label %53, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x4eb5b50:s0 -> Node0x4eb5590;
	Node0x4eb5b50:s1 -> Node0x4eb5400;
}
