# 40. Code Implementation



## Configure the RCC_CFGR Register

![01](https://github.com/knightsummon/Mastering-Microcontroller-and-Embedded-Driver-Development/blob/main/10.%20Understanding%20MCU%20Clock%20Tree/40.%20Code%20Implementation.assets/01.jpg)

![02](https://github.com/knightsummon/Mastering-Microcontroller-and-Embedded-Driver-Development/blob/main/10.%20Understanding%20MCU%20Clock%20Tree/40.%20Code%20Implementation.assets/02.jpg)

The Implement Code:

```c
#include <stdint.h>

#define RCC_BASE_ADDR          0x40023800UL

#define RCC_CFGR_REG_OFFSET    0x08UL

#define RCC_CFGR_REG_ADDR     (RCC_BASE_ADDR + RCC_CFGR_REG_OFFSET)


int main(void)
{
	uint32_t *pRccCfgReg = (uint32_t*) RCC_CFGR_REG_ADDR;

	//1. Configure the RCC_CFGR Register
	*pRccCfgReg &= ~(0x3 << 21); //clear 21st and 22st bits

	//2. Configure PA8 to AF0 mode to behave as MC01 signal
	/*
	 * You are not expected to understand the below codes for the time being
	 * because these codes are related to GPIO configurations,
	 * which will be covered in later sections of this course.
	 */

		//a ) Enable the peripheral clock for GPIOA peripheral

		 uint32_t *pRCCAhb1Enr = (uint32_t*)(RCC_BASE_ADDR + 0x30); // AH1 Bus
		*pRCCAhb1Enr |= ( 1 << 0); //Enable GPIOA peripheral clock

		//b ) Configure the mode of GPIOA pin 8 as alternate function mode

		uint32_t *pGPIOAModeReg = (uint32_t*)(GPIOA_BASE_ADDR + 00);
		*pGPIOAModeReg &= ~( 0x3 << 16); //clear
		*pGPIOAModeReg |= ( 0x2 << 16);  //set

		//c ) Configure the alternation function register to set the mode 0 for PA8

		uint32_t *pGPIOAAltFunHighReg = (uint32_t*)(GPIOA_BASE_ADDR + 0x24);
		*pGPIOAAltFunHighReg &= ~( 0xf << 0);

	for(;;);
}
```



## Steps to output a clock on MCU pin

1. Select the desired clock for the MCOx signal (Microcontroller Clock Output)
2.  Output the MCOx signal on the MCU pin PA8

![03](https://github.com/knightsummon/Mastering-Microcontroller-and-Embedded-Driver-Development/blob/main/10.%20Understanding%20MCU%20Clock%20Tree/40.%20Code%20Implementation.assets/03.jpg)

Debug

the GPIOA is Enabled

![04](https://github.com/knightsummon/Mastering-Microcontroller-and-Embedded-Driver-Development/blob/main/10.%20Understanding%20MCU%20Clock%20Tree/40.%20Code%20Implementation.assets/04.jpg)

We get the Clock from Logic Analyzer, but is not the 32 MegaHertz, what's wrong?

![05](https://github.com/knightsummon/Mastering-Microcontroller-and-Embedded-Driver-Development/blob/main/10.%20Understanding%20MCU%20Clock%20Tree/40.%20Code%20Implementation.assets/05.jpg)

The Early version limitation is up to 8 MegaHertz.

