#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa006608 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0xa043ed8_0 .var "Clk", 0 0;
v0xa044080_0 .var "Reset", 0 0;
v0xa044138_0 .var "Start", 0 0;
v0xa044188_0 .var "address", 26 0;
v0xa0441d8_0 .var/i "counter", 31 0;
v0xa044228_0 .net "cpu_mem_addr", 31 0, L_0xa046590; 1 drivers
v0xa044278_0 .net "cpu_mem_data", 255 0, L_0xa046648; 1 drivers
v0xa0442c8_0 .net "cpu_mem_enable", 0 0, v0xa03cc70_0; 1 drivers
v0xa044318_0 .net "cpu_mem_write", 0 0, v0xa03cd38_0; 1 drivers
v0xa044368_0 .var "flag", 0 0;
v0xa0443b8_0 .var/i "i", 31 0;
v0xa044408_0 .var "index", 4 0;
v0xa044458_0 .net "mem_cpu_ack", 0 0, v0xa03afc8_0; 1 drivers
v0xa0444a8_0 .net "mem_cpu_data", 255 0, v0xa03b258_0; 1 drivers
v0xa0444f8_0 .var/i "outfile", 31 0;
v0xa044548_0 .var/i "outfile2", 31 0;
v0xa0445e0_0 .var "tag", 23 0;
S_0xa03b6d8 .scope module, "CPU" "CPU" 2 23, 3 1, S_0xa006608;
 .timescale 0 0;
L_0xa044790 .functor AND 1, v0xa042448_0, L_0xa044740, C4<1>, C4<1>;
L_0xa044870 .functor OR 1, v0xa042590_0, L_0xa044790, C4<0>, C4<0>;
L_0xa045490 .functor NOT 1, v0xa040178_0, C4<0>, C4<0>, C4<0>;
v0xa0425f8_0 .net "ALUresult", 31 0, v0xa0406d8_0; 1 drivers
v0xa042680_0 .net "Add_pc_o", 31 0, L_0xa0448e0; 1 drivers
v0xa0426d0_0 .net "EX_M", 1 0, v0xa03f590_0; 1 drivers
v0xa042758_0 .net "EX_Rt", 4 0, v0xa03f940_0; 1 drivers
v0xa0427c0_0 .net "EX_WB", 1 0, v0xa03f668_0; 1 drivers
v0xa042848_0 .net "EX_extend", 31 0, v0xa03f9e0_0; 1 drivers
v0xa0428d0_0 .net "Eq_flag", 0 0, L_0xa044740; 1 drivers
v0xa042920_0 .net "HazardMUX_8", 0 0, v0xa040128_0; 1 drivers
v0xa0429d0_0 .net "ID_addr", 31 0, v0xa03fd08_0; 1 drivers
v0xa042a58_0 .net "ID_rs", 31 0, L_0xa045900; 1 drivers
v0xa042ae0_0 .net "ID_rt", 31 0, L_0xa0459f0; 1 drivers
v0xa042b68_0 .net "IERs", 4 0, v0xa03f8f0_0; 1 drivers
v0xa042c28_0 .net "IERt", 4 0, v0xa03f830_0; 1 drivers
v0xa042cb0_0 .net "IFIDWrite", 0 0, v0xa0400b8_0; 1 drivers
v0xa042d00_0 .net "IF_inst", 31 0, L_0xa045840; 1 drivers
RS_0xa01c33c .resolv tri, L_0xa044630, L_0xa044ba8, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0xa042d88_0 .net8 "JUMP_Addr", 31 0, RS_0xa01c33c; 2 drivers
v0xa042e20_0 .net "MEM_ALUOut", 31 0, v0xa03ec40_0; 1 drivers
v0xa042e70_0 .net "MEM_mux3", 4 0, v0xa03ef28_0; 1 drivers
v0xa042f10_0 .net "MUX8_data", 7 0, v0xa040aa8_0; 1 drivers
v0xa042f60_0 .net "MUX_5Out", 31 0, v0xa0412e0_0; 1 drivers
v0xa042ec0_0 .net "MUX_7Out", 31 0, v0xa040d78_0; 1 drivers
v0xa043070_0 .net "PCWrite", 0 0, v0xa040178_0; 1 drivers
v0xa042fb0_0 .net "WB_WBState", 1 0, v0xa03e850_0; 1 drivers
v0xa043120_0 .net "WB_memState", 1 0, v0xa03ee18_0; 1 drivers
v0xa0430c0_0 .net "WB_mux3", 4 0, v0xa03ea20_0; 1 drivers
v0xa0431d8_0 .net *"_s3", 3 0, L_0xa0446b8; 1 drivers
v0xa043170_0 .net "am1", 31 0, L_0xa044998; 1 drivers
v0xa043298_0 .net "branch_flag", 0 0, L_0xa044790; 1 drivers
v0xa043228_0 .net "branch_flagT", 0 0, v0xa042448_0; 1 drivers
v0xa043360_0 .net "clk_i", 0 0, v0xa043ed8_0; 1 drivers
v0xa0432e8_0 .net "cm8", 7 0, v0xa042540_0; 1 drivers
v0xa043468_0 .net "extended", 31 0, L_0xa044d30; 1 drivers
v0xa0433b0_0 .net "flush", 0 0, L_0xa044870; 1 drivers
v0xa043540_0 .net "inst", 31 0, v0xa03fe98_0; 1 drivers
v0xa0434b8_0 .net "inst_addr", 31 0, v0xa03e070_0; 1 drivers
v0xa043620_0 .net "jump_flag", 0 0, v0xa042590_0; 1 drivers
v0xa043590_0 .net "memRead", 0 0, v0xa03ed28_0; 1 drivers
v0xa043708_0 .net "memWrite", 0 0, v0xa03ed78_0; 1 drivers
v0xa0436a8_0 .alias "mem_ack_i", 0 0, v0xa044458_0;
v0xa043830_0 .alias "mem_addr_o", 31 0, v0xa044228_0;
v0xa043790_0 .alias "mem_data_i", 255 0, v0xa0444a8_0;
v0xa043960_0 .alias "mem_data_o", 255 0, v0xa044278_0;
v0xa0438b8_0 .alias "mem_enable_o", 0 0, v0xa0442c8_0;
v0xa043a98_0 .alias "mem_write_o", 0 0, v0xa044318_0;
v0xa0439e8_0 .net "mpc2", 31 0, v0xa041948_0; 1 drivers
v0xa043bd8_0 .net "mux1Out", 31 0, v0xa041b80_0; 1 drivers
v0xa043b20_0 .net "mux3EXMEM", 4 0, v0xa041710_0; 1 drivers
v0xa043d20_0 .net "mux4ALU", 31 0, v0xa0414d8_0; 1 drivers
v0xa043c60_0 .net "mux6ALU", 31 0, v0xa041088_0; 1 drivers
v0xa043e38_0 .net "mux7Write", 31 0, v0xa03f030_0; 1 drivers
v0xa043da8_0 .net "rst_i", 0 0, v0xa044080_0; 1 drivers
v0xa043f58_0 .net "stall", 0 0, L_0xa045e18; 1 drivers
v0xa043e88_0 .net "start_i", 0 0, v0xa044138_0; 1 drivers
L_0xa044630 .part/pv L_0xa0446b8, 28, 4, 32;
L_0xa0446b8 .part v0xa041b80_0, 28, 4;
L_0xa044740 .cmp/eq 32, L_0xa045900, L_0xa0459f0;
L_0xa044af0 .part v0xa03fe98_0, 0, 26;
L_0xa044ba8 .part/pv v0xa041d78_0, 0, 28, 32;
L_0xa044bf8 .part v0xa03e850_0, 0, 1;
L_0xa044df0 .part v0xa03fe98_0, 0, 16;
L_0xa045058 .part v0xa03f9e0_0, 0, 6;
L_0xa0450a8 .part v0xa03f590_0, 1, 1;
L_0xa0450f8 .part v0xa03fe98_0, 11, 5;
L_0xa045148 .part v0xa03fe98_0, 16, 5;
L_0xa045198 .part v0xa03fe98_0, 16, 5;
L_0xa0452b0 .part v0xa03fe98_0, 21, 5;
L_0xa045300 .part v0xa040aa8_0, 6, 2;
L_0xa045388 .part v0xa040aa8_0, 4, 2;
L_0xa0453d8 .part v0xa040aa8_0, 0, 4;
L_0xa045580 .part v0xa03ee18_0, 1, 1;
L_0xa0455d0 .part v0xa03e850_0, 1, 1;
L_0xa045a90 .part v0xa03fe98_0, 21, 5;
L_0xa045b18 .part v0xa03fe98_0, 16, 5;
L_0xa045620 .part v0xa03e850_0, 1, 1;
S_0xa0423b8 .scope module, "Control" "Control" 3 59, 4 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa042448_0 .var "branch", 0 0;
v0xa0424b8_0 .alias "data_in", 31 0, v0xa043540_0;
v0xa042540_0 .var "data_out", 7 0;
v0xa042590_0 .var "jump", 0 0;
E_0xa041b10 .event edge, v0xa03fe98_0;
S_0xa0421d8 .scope module, "Add_PC" "Adder" 3 66, 5 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa042258_0 .alias "data1_in", 31 0, v0xa0434b8_0;
v0xa0422e0_0 .net "data2_in", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0xa042330_0 .alias "data_o", 31 0, v0xa042680_0;
L_0xa0448e0 .arith/sum 32, v0xa03e070_0, C4<00000000000000000000000000000100>;
S_0xa042018 .scope module, "ADD" "Adder" 3 72, 5 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa042098_0 .net "data1_in", 31 0, L_0xa044aa0; 1 drivers
v0xa0420f8_0 .alias "data2_in", 31 0, v0xa0429d0_0;
v0xa042168_0 .alias "data_o", 31 0, v0xa043170_0;
L_0xa044998 .arith/sum 32, L_0xa044aa0, v0xa03fd08_0;
S_0xa041dd8 .scope module, "shiftLeft2_32" "shiftLeft2_32" 3 78, 6 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa041e58_0 .net *"_s2", 29 0, L_0xa0449e8; 1 drivers
v0xa041ec8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0xa041f28_0 .alias "data_i", 31 0, v0xa043468_0;
v0xa041fb0_0 .alias "data_o", 31 0, v0xa042098_0;
L_0xa0449e8 .part L_0xa044d30, 0, 30;
L_0xa044aa0 .concat [ 2 30 0 0], C4<00>, L_0xa0449e8;
S_0xa041c58 .scope module, "shiftLeft2_26" "shiftLeft2_26" 3 83, 7 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa041d08_0 .net "data_i", 25 0, L_0xa044af0; 1 drivers
v0xa041d78_0 .var "data_o", 27 0;
E_0xa041cd8 .event edge, v0xa041d08_0;
S_0xa041a20 .scope module, "MUX_1" "MUX32" 3 88, 8 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa041ac0_0 .alias "data1_i", 31 0, v0xa042680_0;
v0xa041b30_0 .alias "data2_i", 31 0, v0xa043170_0;
v0xa041b80_0 .var "data_o", 31 0;
v0xa041bf0_0 .alias "select_i", 0 0, v0xa043298_0;
E_0xa041aa0 .event edge, v0xa041bf0_0, v0xa041b30_0, v0xa03fca8_0;
S_0xa041808 .scope module, "MUX_2" "MUX32" 3 95, 8 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa0418a8_0 .alias "data1_i", 31 0, v0xa043bd8_0;
v0xa0418f8_0 .alias "data2_i", 31 0, v0xa042d88_0;
v0xa041948_0 .var "data_o", 31 0;
v0xa0419b8_0 .alias "select_i", 0 0, v0xa043620_0;
E_0xa041888 .event edge, v0xa0419b8_0, v0xa0418f8_0, v0xa0418a8_0;
S_0xa0415d0 .scope module, "MUX_3" "MUX5" 3 102, 9 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa041670_0 .alias "data1_i", 4 0, v0xa042758_0;
v0xa0416c0_0 .net "data2_i", 4 0, v0xa03f728_0; 1 drivers
v0xa041710_0 .var "data_o", 4 0;
v0xa041780_0 .net "select_i", 0 0, v0xa03f3b8_0; 1 drivers
E_0xa041650 .event edge, v0xa03f3b8_0, v0xa03f728_0, v0xa03f940_0;
S_0xa041398 .scope module, "MUX_4" "MUX32" 3 109, 8 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa041438_0 .alias "data1_i", 31 0, v0xa042ec0_0;
v0xa041488_0 .alias "data2_i", 31 0, v0xa042848_0;
v0xa0414d8_0 .var "data_o", 31 0;
v0xa041548_0 .net "select_i", 0 0, v0xa03f1d8_0; 1 drivers
E_0xa041418 .event edge, v0xa03f1d8_0, v0xa03f9e0_0, v0xa03efe0_0;
S_0xa041160 .scope module, "MUX_5" "MUX32" 3 116, 8 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa041200_0 .net "data1_i", 31 0, v0xa03e980_0; 1 drivers
v0xa041270_0 .net "data2_i", 31 0, v0xa03e7a0_0; 1 drivers
v0xa0412e0_0 .var "data_o", 31 0;
v0xa041330_0 .net "select_i", 0 0, L_0xa044bf8; 1 drivers
E_0xa0411e0 .event edge, v0xa041330_0, v0xa03e7a0_0, v0xa03e980_0;
S_0xa040e58 .scope module, "MUX_6" "MUX3" 3 123, 10 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa040f10_0 .net "data1_i", 31 0, v0xa03f288_0; 1 drivers
v0xa040f80_0 .alias "data2_i", 31 0, v0xa042f60_0;
v0xa040fd0_0 .alias "data3_i", 31 0, v0xa042e20_0;
v0xa041088_0 .var "data_o", 31 0;
v0xa0410f0_0 .net "select_i", 1 0, v0xa03e5d0_0; 1 drivers
E_0xa040ed8 .event edge, v0xa03e380_0, v0xa03cee0_0, v0xa03d8a8_0, v0xa03f288_0;
S_0xa040b90 .scope module, "MUX_7" "MUX3" 3 131, 10 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa040c48_0 .net "data1_i", 31 0, v0xa03f348_0; 1 drivers
v0xa040cb8_0 .alias "data2_i", 31 0, v0xa042f60_0;
v0xa040d28_0 .alias "data3_i", 31 0, v0xa042e20_0;
v0xa040d78_0 .var "data_o", 31 0;
v0xa040de8_0 .net "select_i", 1 0, v0xa03e630_0; 1 drivers
E_0xa040c10 .event edge, v0xa03e3e0_0, v0xa03cee0_0, v0xa03d8a8_0, v0xa03f348_0;
S_0xa040938 .scope module, "MUX_8" "MUX8" 3 139, 11 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa0409d8_0 .alias "data1_i", 7 0, v0xa0432e8_0;
v0xa040a48_0 .net "data2_i", 7 0, C4<00000000>; 1 drivers
v0xa040aa8_0 .var "data_o", 7 0;
v0xa040b08_0 .alias "select_i", 0 0, v0xa042920_0;
E_0xa0409b8 .event edge, v0xa040128_0, v0xa040a48_0, v0xa0409d8_0;
S_0xa040728 .scope module, "Sign_Extend" "Sign_Extend" 3 146, 12 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa0407a8_0 .net *"_s1", 0 0, L_0xa044c48; 1 drivers
v0xa040808_0 .net *"_s2", 15 0, L_0xa044c98; 1 drivers
v0xa040868_0 .net "data_i", 15 0, L_0xa044df0; 1 drivers
v0xa0408c8_0 .alias "data_o", 31 0, v0xa043468_0;
L_0xa044c48 .part L_0xa044df0, 15, 1;
LS_0xa044c98_0_0 .concat [ 1 1 1 1], L_0xa044c48, L_0xa044c48, L_0xa044c48, L_0xa044c48;
LS_0xa044c98_0_4 .concat [ 1 1 1 1], L_0xa044c48, L_0xa044c48, L_0xa044c48, L_0xa044c48;
LS_0xa044c98_0_8 .concat [ 1 1 1 1], L_0xa044c48, L_0xa044c48, L_0xa044c48, L_0xa044c48;
LS_0xa044c98_0_12 .concat [ 1 1 1 1], L_0xa044c48, L_0xa044c48, L_0xa044c48, L_0xa044c48;
L_0xa044c98 .concat [ 4 4 4 4], LS_0xa044c98_0_0, LS_0xa044c98_0_4, LS_0xa044c98_0_8, LS_0xa044c98_0_12;
L_0xa044d30 .concat [ 16 16 0 0], L_0xa044df0, L_0xa044c98;
S_0xa040478 .scope module, "ALU" "ALU" 3 151, 13 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa040538_0 .net "ALUCtrl_i", 2 0, v0xa0403d8_0; 1 drivers
v0xa0405b8_0 .alias "data1_i", 31 0, v0xa043c60_0;
v0xa040608_0 .alias "data2_i", 31 0, v0xa043d20_0;
v0xa040668_0 .alias "data_o", 31 0, v0xa0425f8_0;
v0xa0406d8_0 .var "result_temp", 31 0;
E_0xa0404f8 .event edge, v0xa0402f8_0, v0xa0405b8_0, v0xa040608_0;
S_0xa040258 .scope module, "ALU_Control" "ALU_Control" 3 158, 14 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa0402f8_0 .alias "ALUCtrl_o", 2 0, v0xa040538_0;
v0xa040368_0 .net "ALUOp_i", 1 0, v0xa03f188_0; 1 drivers
v0xa0403d8_0 .var "aluCtrl_temp", 2 0;
v0xa040428_0 .net "funct_i", 5 0, L_0xa045058; 1 drivers
E_0xa0402d8 .event edge, v0xa03f188_0, v0xa040428_0;
S_0xa03ff38 .scope module, "HazardDetection" "HazardDetection" 3 164, 15 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa03ffd8_0 .net "IDEX_MemRead_i", 0 0, L_0xa0450a8; 1 drivers
v0xa040048_0 .alias "IDEX_RegisterRt_i", 4 0, v0xa042758_0;
v0xa0400b8_0 .var "IFIDWrite_o", 0 0;
v0xa040128_0 .var "MUX8_o", 0 0;
v0xa040178_0 .var "PCWrite_o", 0 0;
v0xa0401c8_0 .alias "instr_i", 31 0, v0xa043540_0;
E_0xa03fe58 .event edge, v0xa03ffd8_0, v0xa03f940_0, v0xa03fe98_0;
S_0xa03fc18 .scope module, "IF_ID" "IF_ID" 3 173, 16 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa03fa88_0 .alias "IFIDWrite_i", 0 0, v0xa042cb0_0;
v0xa03fca8_0 .alias "addr_i", 31 0, v0xa042680_0;
v0xa03fd08_0 .var "addr_o", 31 0;
v0xa03fd68_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03fdb8_0 .alias "flush_i", 0 0, v0xa0433b0_0;
v0xa03fe08_0 .alias "instr_i", 31 0, v0xa042d00_0;
v0xa03fe98_0 .var "instr_o", 31 0;
v0xa03fee8_0 .alias "stall_i", 0 0, v0xa043f58_0;
S_0xa03f108 .scope module, "ID_EX" "ID_EX" 3 184, 17 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa03f188_0 .var "ALUOp_o", 1 0;
v0xa03f1d8_0 .var "ALUSrc_o", 0 0;
v0xa03f238_0 .alias "RS_data_i", 31 0, v0xa042a58_0;
v0xa03f288_0 .var "RS_data_o", 31 0;
v0xa03f2d8_0 .alias "RT_data_i", 31 0, v0xa042ae0_0;
v0xa03f348_0 .var "RT_data_o", 31 0;
v0xa03f3b8_0 .var "RegDst_o", 0 0;
v0xa03f418_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03db78_0 .net "ctrl_EX_i", 3 0, L_0xa0453d8; 1 drivers
v0xa03f530_0 .net "ctrl_M_i", 1 0, L_0xa045388; 1 drivers
v0xa03f590_0 .var "ctrl_M_o", 1 0;
v0xa03f5e0_0 .net "ctrl_WB_i", 1 0, L_0xa045300; 1 drivers
v0xa03f668_0 .var "ctrl_WB_o", 1 0;
v0xa03f6d8_0 .net "instr1115_i", 4 0, L_0xa0450f8; 1 drivers
v0xa03f728_0 .var "instr1115_o", 4 0;
v0xa03f788_0 .net "instr1620_FW_i", 4 0, L_0xa045198; 1 drivers
v0xa03f830_0 .var "instr1620_FW_o", 4 0;
v0xa03f8a0_0 .net "instr1620_MUX_i", 4 0, L_0xa045148; 1 drivers
v0xa03f940_0 .var "instr1620_MUX_o", 4 0;
v0xa03f990_0 .net "instr2125_i", 4 0, L_0xa0452b0; 1 drivers
v0xa03f8f0_0 .var "instr2125_o", 4 0;
v0xa03fa38_0 .alias "sign_extend_i", 31 0, v0xa043468_0;
v0xa03f9e0_0 .var "sign_extend_o", 31 0;
v0xa03faf8_0 .alias "stall_i", 0 0, v0xa043f58_0;
S_0xa03eb60 .scope module, "EX_MEM" "EX_MEM" 3 211, 18 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa03ebe0_0 .alias "ALUOut_i", 31 0, v0xa0425f8_0;
v0xa03ec40_0 .var "ALUOut_o", 31 0;
v0xa03ecc8_0 .alias "MEM_i", 1 0, v0xa0426d0_0;
v0xa03ed28_0 .var "MemRead_o", 0 0;
v0xa03ed78_0 .var "MemWrite_o", 0 0;
v0xa03edc8_0 .alias "WB_i", 1 0, v0xa0427c0_0;
v0xa03ee18_0 .var "WB_o", 1 0;
v0xa03ee88_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03eed8_0 .alias "mux3_i", 4 0, v0xa043b20_0;
v0xa03ef28_0 .var "mux3_o", 4 0;
v0xa03efe0_0 .alias "mux7_i", 31 0, v0xa042ec0_0;
v0xa03f030_0 .var "mux7_o", 31 0;
v0xa03f0b8_0 .alias "stall_i", 0 0, v0xa043f58_0;
S_0xa03e6c0 .scope module, "MEM_WB" "MEM_WB" 3 227, 19 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa03e740_0 .net "ReadData_i", 31 0, v0xa03ce58_0; 1 drivers
v0xa03e7a0_0 .var "ReadData_o", 31 0;
v0xa03e7f0_0 .alias "WB_i", 1 0, v0xa043120_0;
v0xa03e850_0 .var "WB_o", 1 0;
v0xa03e8a0_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03e8f0_0 .alias "immed_i", 31 0, v0xa042e20_0;
v0xa03e980_0 .var "immed_o", 31 0;
v0xa03e9d0_0 .alias "mux3_i", 4 0, v0xa042e70_0;
v0xa03ea20_0 .var "mux3_o", 4 0;
v0xa03eaa8_0 .alias "stall_i", 0 0, v0xa043f58_0;
S_0xa03e1f0 .scope module, "ForwardingUnit" "ForwardingUnit" 3 240, 20 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa03e2b0_0 .alias "EX_MEM_RegRd_i", 4 0, v0xa042e70_0;
v0xa03e320_0 .net "EX_MEM_regWrite_i", 0 0, L_0xa045580; 1 drivers
v0xa03e380_0 .alias "ForwardA_o", 1 0, v0xa0410f0_0;
v0xa03e3e0_0 .alias "ForwardB_o", 1 0, v0xa040de8_0;
v0xa03e430_0 .alias "ID_EX_RegRs", 4 0, v0xa042b68_0;
v0xa03e490_0 .alias "ID_EX_RegRt", 4 0, v0xa042c28_0;
v0xa03e510_0 .alias "MEM_WB_RegRd_i", 4 0, v0xa0430c0_0;
v0xa03e580_0 .net "MEM_WB_regWrite_i", 0 0, L_0xa0455d0; 1 drivers
v0xa03e5d0_0 .var "fa_temp", 1 0;
v0xa03e630_0 .var "fb_temp", 1 0;
E_0xa03e270/0 .event edge, v0xa03e320_0, v0xa03e2b0_0, v0xa03e430_0, v0xa03e490_0;
E_0xa03e270/1 .event edge, v0xa03e580_0, v0xa03d6d0_0;
E_0xa03e270 .event/or E_0xa03e270/0, E_0xa03e270/1;
S_0xa03dee0 .scope module, "PC" "PC" 3 255, 21 1, S_0xa03b6d8;
 .timescale 0 0;
v0xa03df60_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03dfb0_0 .net "pcEnable_i", 0 0, L_0xa045490; 1 drivers
v0xa03e010_0 .alias "pc_i", 31 0, v0xa0439e8_0;
v0xa03e070_0 .var "pc_o", 31 0;
v0xa03e0e0_0 .alias "rst_i", 0 0, v0xa043da8_0;
v0xa03e130_0 .alias "stall_i", 0 0, v0xa043f58_0;
v0xa03e1a0_0 .alias "start_i", 0 0, v0xa043e88_0;
S_0xa03dc30 .scope module, "Instruction_Memory" "Instruction_Memory" 3 266, 22 1, S_0xa03b6d8;
 .timescale 0 0;
L_0xa045840 .functor BUFZ 32, L_0xa0456a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xa03dcb0_0 .net *"_s0", 31 0, L_0xa0456a8; 1 drivers
v0xa03dd00_0 .net *"_s2", 31 0, L_0xa045748; 1 drivers
v0xa03dd50_0 .net *"_s4", 29 0, L_0xa0456f8; 1 drivers
v0xa03dda0_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0xa03ddf0_0 .alias "addr_i", 31 0, v0xa0434b8_0;
v0xa03de40_0 .alias "instr_o", 31 0, v0xa042d00_0;
v0xa03de90 .array "memory", 511 0, 31 0;
L_0xa0456a8 .array/port v0xa03de90, L_0xa045748;
L_0xa0456f8 .part v0xa03e070_0, 2, 30;
L_0xa045748 .concat [ 30 2 0 0], L_0xa0456f8, C4<00>;
S_0xa03d650 .scope module, "Registers" "Registers" 3 271, 23 1, S_0xa03b6d8;
 .timescale 0 0;
L_0xa045900 .functor BUFZ 32, L_0xa0458b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xa0459f0 .functor BUFZ 32, L_0xa0459a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xa03d6d0_0 .alias "RDaddr_i", 4 0, v0xa0430c0_0;
v0xa03d8a8_0 .alias "RDdata_i", 31 0, v0xa042f60_0;
v0xa03d8f8_0 .net "RSaddr_i", 4 0, L_0xa045a90; 1 drivers
v0xa03d948_0 .alias "RSdata_o", 31 0, v0xa042a58_0;
v0xa03d998_0 .net "RTaddr_i", 4 0, L_0xa045b18; 1 drivers
v0xa03d9e8_0 .alias "RTdata_o", 31 0, v0xa042ae0_0;
v0xa03da38_0 .net "RegWrite_i", 0 0, L_0xa045620; 1 drivers
v0xa03da88_0 .net *"_s0", 31 0, L_0xa0458b0; 1 drivers
v0xa03dad8_0 .net *"_s4", 31 0, L_0xa0459a0; 1 drivers
v0xa03db28_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03dbe0 .array "register", 31 0, 31 0;
L_0xa0458b0 .array/port v0xa03dbe0, L_0xa045a90;
L_0xa0459a0 .array/port v0xa03dbe0, L_0xa045b18;
S_0xa03b758 .scope module, "dcache" "dcache_top" 3 283, 24 1, S_0xa03b6d8;
 .timescale 0 0;
P_0xa03b7dc .param/l "STATE_IDLE" 24 68, C4<000>;
P_0xa03b7f0 .param/l "STATE_MISS" 24 72, C4<100>;
P_0xa03b804 .param/l "STATE_READMISS" 24 69, C4<001>;
P_0xa03b818 .param/l "STATE_READMISSOK" 24 70, C4<010>;
P_0xa03b82c .param/l "STATE_WRITEBACK" 24 71, C4<011>;
L_0xa042508 .functor OR 1, v0xa03ed28_0, v0xa03ed78_0, C4<0>, C4<0>;
L_0xa041020 .functor NOT 1, L_0xa046a70, C4<0>, C4<0>, C4<0>;
L_0xa045e18 .functor AND 1, L_0xa041020, L_0xa042508, C4<1>, C4<1>;
L_0xa045f80 .functor BUFZ 5, L_0xa045cb0, C4<00000>, C4<00000>, C4<00000>;
L_0xa0460f8 .functor BUFZ 1, L_0xa042508, C4<0>, C4<0>, C4<0>;
L_0xa046130 .functor OR 1, v0xa03c860_0, L_0xa0439b0, C4<0>, C4<0>;
L_0xa046648 .functor BUFZ 256, L_0xa046ec0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xa0439b0 .functor AND 1, L_0xa046a70, v0xa03ed78_0, C4<1>, C4<1>;
L_0xa043670 .functor BUFZ 1, L_0xa0439b0, C4<0>, C4<0>, C4<0>;
L_0xa046950 .functor AND 1, L_0xa045f30, L_0xa046898, C4<1>, C4<1>;
L_0xa046b98 .functor BUFZ 256, L_0xa046ec0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xa03c138_0 .net *"_s26", 0 0, C4<1>; 1 drivers
v0xa03c188_0 .net *"_s34", 4 0, C4<00000>; 1 drivers
v0xa03c1e8_0 .net *"_s36", 31 0, L_0xa0463f0; 1 drivers
v0xa03c248_0 .net *"_s38", 4 0, C4<00000>; 1 drivers
v0xa03c298_0 .net *"_s40", 31 0, L_0xa0464a0; 1 drivers
v0xa03c2f8_0 .net *"_s52", 0 0, L_0xa046898; 1 drivers
v0xa03c378_0 .net *"_s54", 0 0, L_0xa046950; 1 drivers
v0xa03c3d8_0 .net *"_s56", 0 0, C4<1>; 1 drivers
v0xa03c460_0 .net *"_s58", 0 0, C4<0>; 1 drivers
v0xa03c4c0_0 .net *"_s8", 0 0, L_0xa041020; 1 drivers
v0xa03c520_0 .var/i "a", 31 0;
v0xa03c580_0 .net "cache_dirty", 0 0, L_0xa043670; 1 drivers
v0xa03c618_0 .net "cache_sram_data", 255 0, L_0xa046260; 1 drivers
v0xa03c668_0 .net "cache_sram_enable", 0 0, L_0xa0460f8; 1 drivers
v0xa03c6b8_0 .net "cache_sram_index", 4 0, L_0xa045f80; 1 drivers
v0xa03c740_0 .net "cache_sram_tag", 23 0, L_0xa046168; 1 drivers
v0xa03c7d8_0 .net "cache_sram_write", 0 0, L_0xa046130; 1 drivers
v0xa03c860_0 .var "cache_we", 0 0;
v0xa03c900_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03c950_0 .var/i "eeee", 31 0;
v0xa03c8b0_0 .var/i "ffff", 31 0;
v0xa03c9f8_0 .var/i "flag", 31 0;
v0xa03c9a0_0 .net "hit", 0 0, L_0xa046a70; 1 drivers
v0xa03caa8_0 .alias "mem_ack_i", 0 0, v0xa044458_0;
v0xa03ca48_0 .alias "mem_addr_o", 31 0, v0xa044228_0;
v0xa03cb60_0 .alias "mem_data_i", 255 0, v0xa0444a8_0;
v0xa03cc20_0 .alias "mem_data_o", 255 0, v0xa044278_0;
v0xa03cc70_0 .var "mem_enable", 0 0;
v0xa03cbb0_0 .alias "mem_enable_o", 0 0, v0xa0442c8_0;
v0xa03cd38_0 .var "mem_write", 0 0;
v0xa03ccc0_0 .alias "mem_write_o", 0 0, v0xa044318_0;
v0xa03ce08_0 .alias "p1_MemRead_i", 0 0, v0xa043590_0;
v0xa03cd88_0 .alias "p1_MemWrite_i", 0 0, v0xa043708_0;
v0xa03cee0_0 .alias "p1_addr_i", 31 0, v0xa042e20_0;
v0xa03ce58_0 .var "p1_data", 31 0;
v0xa03cfc0_0 .alias "p1_data_i", 31 0, v0xa043e38_0;
v0xa03cf30_0 .alias "p1_data_o", 31 0, v0xa03e740_0;
v0xa03d0a8_0 .net "p1_index", 4 0, L_0xa045cb0; 1 drivers
v0xa03d010_0 .net "p1_offset", 4 0, L_0xa045c60; 1 drivers
v0xa03d198_0 .net "p1_req", 0 0, L_0xa042508; 1 drivers
v0xa03d0f8_0 .alias "p1_stall_o", 0 0, v0xa043f58_0;
v0xa03d290_0 .net "p1_tag", 21 0, L_0xa045d00; 1 drivers
v0xa03d1e8_0 .net "r_hit_data", 255 0, L_0xa046b98; 1 drivers
v0xa03d390_0 .alias "rst_i", 0 0, v0xa043da8_0;
v0xa03d2e0_0 .net "sram_cache_data", 255 0, L_0xa046ec0; 1 drivers
v0xa03d498_0 .net "sram_cache_tag", 23 0, L_0xa046cb0; 1 drivers
v0xa03d3e0_0 .net "sram_dirty", 0 0, L_0xa045fb8; 1 drivers
v0xa03d430_0 .net "sram_tag", 21 0, L_0xa046008; 1 drivers
v0xa03d5b0_0 .net "sram_valid", 0 0, L_0xa045f30; 1 drivers
v0xa03d600_0 .var "state", 2 0;
v0xa03d4e8_0 .var/i "temp", 31 0;
v0xa03d538_0 .var "w_hit_data", 255 0;
v0xa03d728_0 .var "write_back", 0 0;
v0xa03d778_0 .net "write_hit", 0 0, L_0xa0439b0; 1 drivers
E_0xa03b0e0 .event edge, v0xa03cfc0_0, v0xa03d1e8_0, v0xa03d010_0;
E_0xa03b928 .event edge, v0xa03d1e8_0, v0xa03d010_0;
L_0xa045c60 .part v0xa03ec40_0, 0, 5;
L_0xa045cb0 .part v0xa03ec40_0, 5, 5;
L_0xa045d00 .part v0xa03ec40_0, 10, 22;
L_0xa045f30 .part L_0xa046cb0, 23, 1;
L_0xa045fb8 .part L_0xa046cb0, 22, 1;
L_0xa046008 .part L_0xa046cb0, 0, 22;
L_0xa046168 .concat [ 22 1 1 0], L_0xa045d00, L_0xa043670, C4<1>;
L_0xa046260 .functor MUXZ 256, v0xa03b258_0, v0xa03d538_0, L_0xa046a70, C4<>;
L_0xa0463f0 .concat [ 5 5 22 0], C4<00000>, L_0xa045cb0, L_0xa046008;
L_0xa0464a0 .concat [ 5 5 22 0], C4<00000>, L_0xa045cb0, L_0xa045d00;
L_0xa046590 .functor MUXZ 32, L_0xa0464a0, L_0xa0463f0, v0xa03d728_0, C4<>;
L_0xa046898 .cmp/eq 22, L_0xa045d00, L_0xa046008;
L_0xa046a70 .functor MUXZ 1, C4<0>, C4<1>, L_0xa046950, C4<>;
S_0xa03bd70 .scope module, "dcache_tag_sram" "dcache_tag_sram" 24 236, 25 1, S_0xa03b758;
 .timescale 0 0;
v0xa03bdf0_0 .net *"_s0", 23 0, L_0xa046bd0; 1 drivers
v0xa03be60_0 .net *"_s2", 23 0, C4<000000000000000000000000>; 1 drivers
v0xa03bec0_0 .alias "addr_i", 4 0, v0xa03c6b8_0;
v0xa03bf10_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03bf60_0 .alias "data_i", 23 0, v0xa03c740_0;
v0xa03bfb0_0 .alias "data_o", 23 0, v0xa03d498_0;
v0xa03c000_0 .alias "enable_i", 0 0, v0xa03c668_0;
v0xa03c070 .array "memory", 31 0, 23 0;
v0xa03c0e8_0 .alias "write_i", 0 0, v0xa03c7d8_0;
L_0xa046bd0 .array/port v0xa03c070, L_0xa045f80;
L_0xa046cb0 .functor MUXZ 24, C4<000000000000000000000000>, L_0xa046bd0, L_0xa0460f8, C4<>;
S_0xa03b958 .scope module, "dcache_data_sram" "dcache_data_sram" 24 249, 26 1, S_0xa03b758;
 .timescale 0 0;
v0xa03b9d8_0 .net *"_s0", 255 0, L_0xa046d68; 1 drivers
v0xa03ba48_0 .net *"_s2", 255 0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0xa03baa8_0 .alias "addr_i", 4 0, v0xa03c6b8_0;
v0xa03bb08_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03bb78_0 .alias "data_i", 255 0, v0xa03c618_0;
v0xa03bbc8_0 .alias "data_o", 255 0, v0xa03d2e0_0;
v0xa03bc38_0 .alias "enable_i", 0 0, v0xa03c668_0;
v0xa03bc98 .array "memory", 31 0, 255 0;
v0xa03bd10_0 .alias "write_i", 0 0, v0xa03c7d8_0;
L_0xa046d68 .array/port v0xa03bc98, L_0xa045f80;
L_0xa046ec0 .functor MUXZ 256, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, L_0xa046d68, L_0xa0460f8, C4<>;
S_0xa002ac0 .scope module, "Data_Memory" "Data_Memory" 2 36, 27 1, S_0xa006608;
 .timescale 0 0;
P_0xa00784c .param/l "STATE_ACK" 27 34, C4<010>;
P_0xa007860 .param/l "STATE_FINISH" 27 35, C4<011>;
P_0xa007874 .param/l "STATE_IDLE" 27 32, C4<000>;
P_0xa007888 .param/l "STATE_WAIT" 27 33, C4<001>;
v0x9ffea48_0 .net *"_s2", 31 0, L_0xa047090; 1 drivers
v0xa03af08_0 .net *"_s4", 26 0, L_0xa047018; 1 drivers
v0xa03af68_0 .net *"_s6", 4 0, C4<00000>; 1 drivers
v0xa03afc8_0 .var "ack", 0 0;
v0xa03b030_0 .alias "ack_o", 0 0, v0xa044458_0;
v0xa03b090_0 .net "addr", 26 0, L_0xa047150; 1 drivers
v0xa03b110_0 .alias "addr_i", 31 0, v0xa044228_0;
v0xa03b170_0 .alias "clk_i", 0 0, v0xa043360_0;
v0xa03b1f8_0 .var "count", 3 0;
v0xa03b258_0 .var "data", 255 0;
v0xa03b2e8_0 .alias "data_i", 255 0, v0xa044278_0;
v0xa03b348_0 .alias "data_o", 255 0, v0xa0444a8_0;
v0xa03b3e0_0 .alias "enable_i", 0 0, v0xa0442c8_0;
v0xa03b440 .array "memory", 511 0, 255 0;
v0xa03b4d0_0 .var "ok", 0 0;
v0xa03b530_0 .alias "rst_i", 0 0, v0xa043da8_0;
v0xa03b5d8_0 .var "state", 1 0;
v0xa03b638_0 .alias "write_i", 0 0, v0xa044318_0;
E_0x9fc9850 .event posedge, v0xa03b170_0;
E_0x9fff528 .event negedge, v0xa03b170_0;
E_0x9fb42b8 .event negedge, v0xa03b530_0, v0xa03b170_0;
L_0xa047018 .part L_0xa046590, 5, 27;
L_0xa047090 .concat [ 27 5 0 0], L_0xa047018, C4<00000>;
L_0xa047150 .part L_0xa047090, 0, 27;
    .scope S_0xa0423b8;
T_0 ;
    %wait E_0xa041b10;
    %set/v v0xa042448_0, 0, 1;
    %set/v v0xa042590_0, 0, 1;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v0xa0424b8_0, 6;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 6;
T_0.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_0.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.2 ;
    %movi 8, 129, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xa042540_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %movi 8, 138, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xa042540_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %movi 8, 140, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xa042540_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %movi 8, 236, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xa042540_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %movi 8, 28, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xa042540_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %movi 8, 12, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xa042540_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa042448_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0xa042540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa042590_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xa041c58;
T_1 ;
    %wait E_0xa041cd8;
    %load/v 8, v0xa041d08_0, 26;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 38, v0xa041d08_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %mov 38, 2, 1;
T_1.1 ;
    %mov 36, 38, 1; Move signal select into place
    %mov 37, 36, 1; Repetition 2
    %mov 34, 36, 2;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0xa041d78_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xa041a20;
T_2 ;
    %wait E_0xa041aa0;
    %load/v 8, v0xa041bf0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0xa041b30_0, 32;
    %set/v v0xa041b80_0, 8, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0xa041ac0_0, 32;
    %set/v v0xa041b80_0, 8, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xa041808;
T_3 ;
    %wait E_0xa041888;
    %load/v 8, v0xa0419b8_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0xa0418f8_0, 32;
    %set/v v0xa041948_0, 8, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0xa0418a8_0, 32;
    %set/v v0xa041948_0, 8, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xa0415d0;
T_4 ;
    %wait E_0xa041650;
    %load/v 8, v0xa041780_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0xa0416c0_0, 5;
    %set/v v0xa041710_0, 8, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0xa041670_0, 5;
    %set/v v0xa041710_0, 8, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xa041398;
T_5 ;
    %wait E_0xa041418;
    %load/v 8, v0xa041548_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0xa041488_0, 32;
    %set/v v0xa0414d8_0, 8, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0xa041438_0, 32;
    %set/v v0xa0414d8_0, 8, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xa041160;
T_6 ;
    %wait E_0xa0411e0;
    %load/v 8, v0xa041330_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0xa041270_0, 32;
    %set/v v0xa0412e0_0, 8, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0xa041200_0, 32;
    %set/v v0xa0412e0_0, 8, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xa040e58;
T_7 ;
    %wait E_0xa040ed8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0xa0410f0_0, 1;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 1;
T_7.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0xa040fd0_0, 32;
    %set/v v0xa041088_0, 8, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0xa0410f0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0xa040f80_0, 32;
    %set/v v0xa041088_0, 8, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v0xa040f10_0, 32;
    %set/v v0xa041088_0, 8, 32;
T_7.5 ;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xa040b90;
T_8 ;
    %wait E_0xa040c10;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.0, 4;
    %load/x1p 8, v0xa040de8_0, 1;
    %jmp T_8.1;
T_8.0 ;
    %mov 8, 2, 1;
T_8.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0xa040d28_0, 32;
    %set/v v0xa040d78_0, 8, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0xa040de8_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0xa040cb8_0, 32;
    %set/v v0xa040d78_0, 8, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0xa040c48_0, 32;
    %set/v v0xa040d78_0, 8, 32;
T_8.5 ;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xa040938;
T_9 ;
    %wait E_0xa0409b8;
    %load/v 8, v0xa040b08_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0xa040a48_0, 8;
    %set/v v0xa040aa8_0, 8, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0xa0409d8_0, 8;
    %set/v v0xa040aa8_0, 8, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xa040478;
T_10 ;
    %wait E_0xa0404f8;
    %load/v 8, v0xa040538_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %load/v 8, v0xa0405b8_0, 32;
    %load/v 40, v0xa040608_0, 32;
    %and 8, 40, 32;
    %set/v v0xa0406d8_0, 8, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/v 8, v0xa0405b8_0, 32;
    %load/v 40, v0xa040608_0, 32;
    %or 8, 40, 32;
    %set/v v0xa0406d8_0, 8, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/v 8, v0xa0405b8_0, 32;
    %load/v 40, v0xa040608_0, 32;
    %add 8, 40, 32;
    %set/v v0xa0406d8_0, 8, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/v 8, v0xa0405b8_0, 32;
    %load/v 40, v0xa040608_0, 32;
    %sub 8, 40, 32;
    %set/v v0xa0406d8_0, 8, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/v 8, v0xa0405b8_0, 32;
    %load/v 40, v0xa040608_0, 32;
    %mul 8, 40, 32;
    %set/v v0xa0406d8_0, 8, 32;
    %jmp T_10.6;
T_10.5 ;
    %set/v v0xa0406d8_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xa040258;
T_11 ;
    %wait E_0xa0402d8;
    %load/v 8, v0xa040368_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/v 8, v0xa040428_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_11.5, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_11.6, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_11.9, 6;
    %movi 8, 4, 3;
    %set/v v0xa0403d8_0, 8, 3;
    %jmp T_11.11;
T_11.5 ;
    %movi 8, 2, 3;
    %set/v v0xa0403d8_0, 8, 3;
    %jmp T_11.11;
T_11.6 ;
    %movi 8, 6, 3;
    %set/v v0xa0403d8_0, 8, 3;
    %jmp T_11.11;
T_11.7 ;
    %set/v v0xa0403d8_0, 1, 3;
    %jmp T_11.11;
T_11.8 ;
    %set/v v0xa0403d8_0, 0, 3;
    %jmp T_11.11;
T_11.9 ;
    %movi 8, 1, 3;
    %set/v v0xa0403d8_0, 8, 3;
    %jmp T_11.11;
T_11.11 ;
    %jmp T_11.4;
T_11.1 ;
    %movi 8, 1, 3;
    %set/v v0xa0403d8_0, 8, 3;
    %jmp T_11.4;
T_11.2 ;
    %movi 8, 6, 3;
    %set/v v0xa0403d8_0, 8, 3;
    %jmp T_11.4;
T_11.3 ;
    %movi 8, 2, 3;
    %set/v v0xa0403d8_0, 8, 3;
    %jmp T_11.4;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xa03ff38;
T_12 ;
    %wait E_0xa03fe58;
    %load/v 8, v0xa03ffd8_0, 1;
    %load/v 9, v0xa040048_0, 5;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 14, v0xa0401c8_0, 5;
    %jmp T_12.1;
T_12.0 ;
    %mov 14, 2, 5;
T_12.1 ;
; Save base=14 wid=5 in lookaside.
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0xa040048_0, 5;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 15, v0xa0401c8_0, 5;
    %jmp T_12.3;
T_12.2 ;
    %mov 15, 2, 5;
T_12.3 ;
; Save base=15 wid=5 in lookaside.
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa040178_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa0400b8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa040128_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa040178_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa0400b8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa040128_0, 0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xa03fc18;
T_13 ;
    %wait E_0x9fff528;
    %load/v 8, v0xa03fdb8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.0, 4;
    %load/v 8, v0xa03fca8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03fd08_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03fe98_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0xa03fee8_0, 1;
    %load/v 9, v0xa03fa88_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0xa03fa88_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/v 8, v0xa03fca8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03fd08_0, 0, 8;
    %load/v 8, v0xa03fe08_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03fe98_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xa03f108;
T_14 ;
    %wait E_0x9fff528;
    %load/v 8, v0xa03faf8_0, 1;
    %jmp/0xz  T_14.0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0xa03f6d8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xa03f728_0, 0, 8;
    %load/v 8, v0xa03f8a0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xa03f940_0, 0, 8;
    %load/v 8, v0xa03f788_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xa03f830_0, 0, 8;
    %load/v 8, v0xa03f990_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xa03f8f0_0, 0, 8;
    %load/v 8, v0xa03fa38_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03f9e0_0, 0, 8;
    %load/v 8, v0xa03f238_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03f288_0, 0, 8;
    %load/v 8, v0xa03f2d8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03f348_0, 0, 8;
    %load/v 8, v0xa03f5e0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03f668_0, 0, 8;
    %load/v 8, v0xa03f530_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03f590_0, 0, 8;
    %load/v 8, v0xa03db78_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03f3b8_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.2, 4;
    %load/x1p 8, v0xa03db78_0, 2;
    %jmp T_14.3;
T_14.2 ;
    %mov 8, 2, 2;
T_14.3 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03f188_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.4, 4;
    %load/x1p 8, v0xa03db78_0, 1;
    %jmp T_14.5;
T_14.4 ;
    %mov 8, 2, 1;
T_14.5 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03f1d8_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xa03eb60;
T_15 ;
    %wait E_0x9fff528;
    %load/v 8, v0xa03f0b8_0, 1;
    %jmp/0xz  T_15.0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0xa03edc8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03ee18_0, 0, 8;
    %load/v 8, v0xa03ebe0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03ec40_0, 0, 8;
    %load/v 8, v0xa03efe0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03f030_0, 0, 8;
    %load/v 8, v0xa03eed8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xa03ef28_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.2, 4;
    %load/x1p 8, v0xa03ecc8_0, 1;
    %jmp T_15.3;
T_15.2 ;
    %mov 8, 2, 1;
T_15.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03ed28_0, 0, 8;
    %load/v 8, v0xa03ecc8_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03ed78_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xa03e6c0;
T_16 ;
    %wait E_0x9fff528;
    %load/v 8, v0xa03eaa8_0, 1;
    %jmp/0xz  T_16.0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0xa03e7f0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03e850_0, 0, 8;
    %load/v 8, v0xa03e740_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03e7a0_0, 0, 8;
    %load/v 8, v0xa03e8f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03e980_0, 0, 8;
    %load/v 8, v0xa03e9d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xa03ea20_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xa03e1f0;
T_17 ;
    %wait E_0xa03e270;
    %set/v v0xa03e5d0_0, 0, 2;
    %set/v v0xa03e630_0, 0, 2;
    %load/v 8, v0xa03e320_0, 1;
    %load/v 9, v0xa03e2b0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0xa03e2b0_0, 5;
    %load/v 13, v0xa03e430_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.2, 4;
    %movi 8, 2, 2;
    %set/v v0xa03e5d0_0, 8, 2;
T_17.2 ;
    %load/v 8, v0xa03e2b0_0, 5;
    %load/v 13, v0xa03e490_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.4, 4;
    %movi 8, 2, 2;
    %set/v v0xa03e630_0, 8, 2;
T_17.4 ;
T_17.0 ;
    %load/v 8, v0xa03e580_0, 1;
    %load/v 9, v0xa03e510_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.6, 8;
    %load/v 8, v0xa03e510_0, 5;
    %load/v 13, v0xa03e430_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.8, 4;
    %movi 8, 1, 2;
    %set/v v0xa03e5d0_0, 8, 2;
T_17.8 ;
    %load/v 8, v0xa03e510_0, 5;
    %load/v 13, v0xa03e490_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.10, 4;
    %movi 8, 1, 2;
    %set/v v0xa03e630_0, 8, 2;
T_17.10 ;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xa03dee0;
T_18 ;
    %wait E_0x9fb42b8;
    %load/v 8, v0xa03e0e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03e070_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0xa03e130_0, 1;
    %jmp/0xz  T_18.2, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0xa03e1a0_0, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v0xa03dfb0_0, 1;
    %jmp/0xz  T_18.6, 8;
    %load/v 8, v0xa03e010_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03e070_0, 0, 8;
T_18.6 ;
    %jmp T_18.5;
T_18.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa03e070_0, 0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xa03d650;
T_19 ;
    %wait E_0x9fc9850;
    %load/v 8, v0xa03da38_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0xa03d8a8_0, 32;
    %ix/getv 3, v0xa03d6d0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xa03dbe0, 0, 8;
t_0 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xa03bd70;
T_20 ;
    %wait E_0x9fff528;
    %load/v 8, v0xa03c000_0, 1;
    %load/v 9, v0xa03c0e8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0xa03bf60_0, 24;
    %ix/getv 3, v0xa03bec0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xa03c070, 0, 8;
t_1 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xa03b958;
T_21 ;
    %wait E_0x9fff528;
    %load/v 8, v0xa03bc38_0, 1;
    %load/v 9, v0xa03bd10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0xa03bb78_0, 256;
    %ix/getv 3, v0xa03baa8_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xa03bc98, 0, 8;
t_2 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xa03b758;
T_22 ;
    %set/v v0xa03c9f8_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0xa03b758;
T_23 ;
    %wait E_0xa03b928;
    %set/v v0xa03d4e8_0, 0, 32;
    %set/v v0xa03c520_0, 0, 32;
T_23.0 ;
    %load/v 8, v0xa03c520_0, 32;
   %cmpi/s 8, 5, 32;
    %jmp/0xz T_23.1, 5;
    %load/v 8, v0xa03d4e8_0, 32;
    %ix/getv/s 1, v0xa03c520_0;
    %jmp/1 T_23.2, 4;
    %load/x1p 100, v0xa03d010_0, 1;
    %jmp T_23.3;
T_23.2 ;
    %mov 100, 2, 1;
T_23.3 ;
    %mov 72, 100, 1; Move signal select into place
    %mov 73, 0, 27;
    %mov 40, 72, 28;
    %mov 68, 0, 4;
    %add 8, 40, 32;
    %set/v v0xa03d4e8_0, 8, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xa03c520_0, 32;
    %set/v v0xa03c520_0, 8, 32;
    %jmp T_23.0;
T_23.1 ;
    %load/v 8, v0xa03d010_0, 5;
    %mov 13, 0, 28;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 33;
    %muli 8, 32, 33;
    %addi 8, 31, 33;
    %set/v v0xa03c8b0_0, 8, 32;
    %load/v 8, v0xa03c8b0_0, 32;
    %mov 40, 39, 1;
    %subi 8, 31, 33;
    %set/v v0xa03c950_0, 8, 32;
    %load/v 8, v0xa03c9a0_0, 1;
    %jmp/0xz  T_23.4, 8;
    %load/v 8, v0xa03c8b0_0, 32;
    %set/v v0xa03c520_0, 8, 32;
T_23.6 ;
    %load/v 8, v0xa03c950_0, 32;
    %load/v 40, v0xa03c520_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz T_23.7, 5;
    %vpi_call 24 142 "$display", v0xa03c520_0;
    %ix/getv/s 1, v0xa03c520_0;
    %jmp/1 T_23.8, 4;
    %load/x1p 8, v0xa03d1e8_0, 1;
    %jmp T_23.9;
T_23.8 ;
    %mov 8, 2, 1;
T_23.9 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0xa03c520_0, 32;
    %load/v 41, v0xa03d010_0, 5;
    %movi 46, 0, 27;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  41, 32;
    %muli 41, 32, 32;
    %sub 9, 41, 32;
    %ix/get 1, 9, 32;
    %jmp/1 t_3, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0xa03ce58_0, 0, 8;
t_3 ;
    %load/v 8, v0xa03c520_0, 32;
    %subi 8, 1, 32;
    %set/v v0xa03c520_0, 8, 32;
    %jmp T_23.6;
T_23.7 ;
    %jmp T_23.5;
T_23.4 ;
    %set/v v0xa03ce58_0, 0, 32;
T_23.5 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xa03b758;
T_24 ;
    %wait E_0xa03b0e0;
    %load/v 264, v0xa03d010_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 0, 6;
    %mov 264, 4, 1;
    %jmp/0  T_24.0, 264;
    %load/v 265, v0xa03cfc0_0, 32;
    %jmp/1  T_24.2, 264;
T_24.0 ; End of true expr.
    %load/v 297, v0xa03d1e8_0, 32; Only need 32 of 256 bits
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.1, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.2;
T_24.1 ;
    %mov 265, 297, 32; Return false value
T_24.2 ;
    %mov 8, 265, 32;
    %load/v 264, v0xa03d010_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 4, 6;
    %mov 264, 4, 1;
    %jmp/0  T_24.3, 264;
    %load/v 265, v0xa03cfc0_0, 32;
    %jmp/1  T_24.5, 264;
T_24.3 ; End of true expr.
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.6, 4;
    %load/x1p 297, v0xa03d1e8_0, 32;
    %jmp T_24.7;
T_24.6 ;
    %mov 297, 2, 32;
T_24.7 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.4, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.5;
T_24.4 ;
    %mov 265, 297, 32; Return false value
T_24.5 ;
    %mov 40, 265, 32;
    %load/v 264, v0xa03d010_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 8, 6;
    %mov 264, 4, 1;
    %jmp/0  T_24.8, 264;
    %load/v 265, v0xa03cfc0_0, 32;
    %jmp/1  T_24.10, 264;
T_24.8 ; End of true expr.
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.11, 4;
    %load/x1p 297, v0xa03d1e8_0, 32;
    %jmp T_24.12;
T_24.11 ;
    %mov 297, 2, 32;
T_24.12 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.9, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.10;
T_24.9 ;
    %mov 265, 297, 32; Return false value
T_24.10 ;
    %mov 72, 265, 32;
    %load/v 264, v0xa03d010_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 12, 6;
    %mov 264, 4, 1;
    %jmp/0  T_24.13, 264;
    %load/v 265, v0xa03cfc0_0, 32;
    %jmp/1  T_24.15, 264;
T_24.13 ; End of true expr.
    %ix/load 1, 96, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.16, 4;
    %load/x1p 297, v0xa03d1e8_0, 32;
    %jmp T_24.17;
T_24.16 ;
    %mov 297, 2, 32;
T_24.17 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.14, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.15;
T_24.14 ;
    %mov 265, 297, 32; Return false value
T_24.15 ;
    %mov 104, 265, 32;
    %load/v 264, v0xa03d010_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 16, 7;
    %mov 264, 4, 1;
    %jmp/0  T_24.18, 264;
    %load/v 265, v0xa03cfc0_0, 32;
    %jmp/1  T_24.20, 264;
T_24.18 ; End of true expr.
    %ix/load 1, 128, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.21, 4;
    %load/x1p 297, v0xa03d1e8_0, 32;
    %jmp T_24.22;
T_24.21 ;
    %mov 297, 2, 32;
T_24.22 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.19, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.20;
T_24.19 ;
    %mov 265, 297, 32; Return false value
T_24.20 ;
    %mov 136, 265, 32;
    %load/v 264, v0xa03d010_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 20, 7;
    %mov 264, 4, 1;
    %jmp/0  T_24.23, 264;
    %load/v 265, v0xa03cfc0_0, 32;
    %jmp/1  T_24.25, 264;
T_24.23 ; End of true expr.
    %ix/load 1, 160, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.26, 4;
    %load/x1p 297, v0xa03d1e8_0, 32;
    %jmp T_24.27;
T_24.26 ;
    %mov 297, 2, 32;
T_24.27 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.24, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.25;
T_24.24 ;
    %mov 265, 297, 32; Return false value
T_24.25 ;
    %mov 168, 265, 32;
    %load/v 264, v0xa03d010_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 24, 7;
    %mov 264, 4, 1;
    %jmp/0  T_24.28, 264;
    %load/v 265, v0xa03cfc0_0, 32;
    %jmp/1  T_24.30, 264;
T_24.28 ; End of true expr.
    %ix/load 1, 192, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.31, 4;
    %load/x1p 297, v0xa03d1e8_0, 32;
    %jmp T_24.32;
T_24.31 ;
    %mov 297, 2, 32;
T_24.32 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.29, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.30;
T_24.29 ;
    %mov 265, 297, 32; Return false value
T_24.30 ;
    %mov 200, 265, 32;
    %load/v 264, v0xa03d010_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 28, 7;
    %mov 264, 4, 1;
    %jmp/0  T_24.33, 264;
    %load/v 265, v0xa03cfc0_0, 32;
    %jmp/1  T_24.35, 264;
T_24.33 ; End of true expr.
    %ix/load 1, 224, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.36, 4;
    %load/x1p 297, v0xa03d1e8_0, 32;
    %jmp T_24.37;
T_24.36 ;
    %mov 297, 2, 32;
T_24.37 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.34, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.35;
T_24.34 ;
    %mov 265, 297, 32; Return false value
T_24.35 ;
    %mov 232, 265, 32;
    %set/v v0xa03d538_0, 8, 256;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xa03b758;
T_25 ;
    %wait E_0x9fb42b8;
    %load/v 8, v0xa03d390_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03cc70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03cd38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03c860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03d728_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0xa03c9f8_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0xa03c9f8_0, 8, 32;
    %load/v 8, v0xa03d600_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_25.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_25.3, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_25.4, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_25.5, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_25.6, 6;
    %jmp T_25.7;
T_25.2 ;
    %load/v 8, v0xa03d198_0, 1;
    %load/v 9, v0xa03c9a0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.8, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 8;
    %jmp T_25.9;
T_25.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 0;
T_25.9 ;
    %jmp T_25.7;
T_25.3 ;
    %load/v 8, v0xa03d3e0_0, 1;
    %jmp/0xz  T_25.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03cc70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03cd38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03d728_0, 0, 1;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 8;
    %jmp T_25.11;
T_25.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03cc70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03cd38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03d728_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 8;
T_25.11 ;
    %jmp T_25.7;
T_25.4 ;
    %load/v 8, v0xa03caa8_0, 1;
    %jmp/0xz  T_25.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03cc70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03c860_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 8;
    %jmp T_25.13;
T_25.12 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 8;
T_25.13 ;
    %jmp T_25.7;
T_25.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03c860_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/v 8, v0xa03caa8_0, 1;
    %jmp/0xz  T_25.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03d728_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03cd38_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 8;
    %jmp T_25.15;
T_25.14 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xa03d600_0, 0, 8;
T_25.15 ;
    %jmp T_25.7;
T_25.7 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xa002ac0;
T_26 ;
    %wait E_0x9fb42b8;
    %load/v 8, v0xa03b530_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa03b1f8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03b4d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03afc8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03b5d8_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0xa03b5d8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_26.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_26.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_26.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.2 ;
    %load/v 8, v0xa03b3e0_0, 1;
    %jmp/0xz  T_26.7, 8;
    %load/v 8, v0xa03b1f8_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa03b1f8_0, 0, 8;
    %movi 8, 1, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03b5d8_0, 0, 8;
    %jmp T_26.8;
T_26.7 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03b5d8_0, 0, 0;
T_26.8 ;
    %jmp T_26.6;
T_26.3 ;
    %load/v 8, v0xa03b1f8_0, 4;
    %cmpi/u 8, 6, 4;
    %jmp/0xz  T_26.9, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03b4d0_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03b5d8_0, 0, 8;
    %jmp T_26.10;
T_26.9 ;
    %load/v 8, v0xa03b1f8_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa03b1f8_0, 0, 8;
    %movi 8, 1, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03b5d8_0, 0, 8;
T_26.10 ;
    %jmp T_26.6;
T_26.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa03b1f8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03b4d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03afc8_0, 0, 1;
    %movi 8, 3, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03b5d8_0, 0, 8;
    %jmp T_26.6;
T_26.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa03afc8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa03b5d8_0, 0, 0;
    %jmp T_26.6;
T_26.6 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xa002ac0;
T_27 ;
    %wait E_0x9fff528;
    %load/v 8, v0xa03b4d0_0, 1;
    %load/v 9, v0xa03b638_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/getv 3, v0xa03b090_0;
    %load/av 8, v0xa03b440, 256;
    %set/v v0xa03b258_0, 8, 256;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xa002ac0;
T_28 ;
    %wait E_0x9fc9850;
    %load/v 8, v0xa03b4d0_0, 1;
    %load/v 9, v0xa03b638_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v0xa03b2e8_0, 256;
    %ix/getv 3, v0xa03b090_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xa03b440, 0, 8;
t_4 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xa006608;
T_29 ;
    %delay 25, 0;
    %load/v 8, v0xa043ed8_0, 1;
    %inv 8, 1;
    %set/v v0xa043ed8_0, 8, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0xa006608;
T_30 ;
    %movi 8, 1, 32;
    %set/v v0xa0441d8_0, 8, 32;
    %set/v v0xa0443b8_0, 0, 32;
T_30.0 ;
    %load/v 8, v0xa0443b8_0, 32;
   %cmpi/s 8, 512, 32;
    %jmp/0xz T_30.1, 5;
    %ix/getv/s 3, v0xa0443b8_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0xa03de90, 0, 32;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xa0443b8_0, 32;
    %set/v v0xa0443b8_0, 8, 32;
    %jmp T_30.0;
T_30.1 ;
    %set/v v0xa0443b8_0, 0, 32;
T_30.2 ;
    %load/v 8, v0xa0443b8_0, 32;
   %cmpi/s 8, 512, 32;
    %jmp/0xz T_30.3, 5;
    %ix/getv/s 3, v0xa0443b8_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0xa03b440, 0, 256;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xa0443b8_0, 32;
    %set/v v0xa0443b8_0, 8, 32;
    %jmp T_30.2;
T_30.3 ;
    %set/v v0xa0443b8_0, 0, 32;
T_30.4 ;
    %load/v 8, v0xa0443b8_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_30.5, 5;
    %ix/getv/s 3, v0xa0443b8_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0xa03c070, 0, 24;
t_7 ;
    %ix/getv/s 3, v0xa0443b8_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0xa03bc98, 0, 256;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xa0443b8_0, 32;
    %set/v v0xa0443b8_0, 8, 32;
    %jmp T_30.4;
T_30.5 ;
    %set/v v0xa0443b8_0, 0, 32;
T_30.6 ;
    %load/v 8, v0xa0443b8_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_30.7, 5;
    %ix/getv/s 3, v0xa0443b8_0;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v0xa03dbe0, 0, 32;
t_9 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xa0443b8_0, 32;
    %set/v v0xa0443b8_0, 8, 32;
    %jmp T_30.6;
T_30.7 ;
    %vpi_call 2 73 "$readmemb", "instruction.txt", v0xa03de90;
    %vpi_call 2 74 "$dumpfile", "test.vcd";
    %vpi_call 2 75 "$dumpvars";
    %vpi_func 2 78 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0xa0444f8_0, 8, 32;
    %vpi_func 2 79 "$fopen", 8, 32, "cache.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0xa044548_0, 8, 32;
    %movi 8, 5, 256;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0xa03b440, 8, 256;
    %set/v v0xa043ed8_0, 0, 1;
    %set/v v0xa044080_0, 0, 1;
    %set/v v0xa044138_0, 0, 1;
    %delay 12, 0;
    %set/v v0xa044080_0, 1, 1;
    %set/v v0xa044138_0, 1, 1;
    %end;
    .thread T_30;
    .scope S_0xa006608;
T_31 ;
    %wait E_0x9fff528;
    %load/v 8, v0xa0441d8_0, 32;
    %cmpi/u 8, 150, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 98 "$fdisplay", v0xa0444f8_0, "Flush Cache! \012";
    %set/v v0xa0443b8_0, 0, 32;
T_31.2 ;
    %load/v 8, v0xa0443b8_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_31.3, 5;
    %ix/getv/s 3, v0xa0443b8_0;
    %load/av 8, v0xa03c070, 24;
    %set/v v0xa0445e0_0, 8, 24;
    %load/v 8, v0xa0443b8_0, 32;
    %set/v v0xa044408_0, 8, 5;
    %load/v 8, v0xa044408_0, 5;
    %load/v 13, v0xa0445e0_0, 22; Select 22 out of 24 bits
    %set/v v0xa044188_0, 8, 27;
    %ix/getv/s 3, v0xa0443b8_0;
    %load/av 8, v0xa03bc98, 256;
    %ix/getv 3, v0xa044188_0;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0xa03b440, 8, 256;
t_10 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xa0443b8_0, 32;
    %set/v v0xa0443b8_0, 8, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %movi 8, 150, 32;
    %load/v 40, v0xa0441d8_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_31.4, 5;
    %vpi_call 2 107 "$stop";
T_31.4 ;
    %vpi_call 2 110 "$fdisplay", v0xa0444f8_0, "cycle = %d, Start = %b", v0xa0441d8_0, v0xa044138_0;
    %vpi_call 2 112 "$fdisplay", v0xa0444f8_0, "PC = %d", v0xa03e070_0;
    %vpi_call 2 115 "$fdisplay", v0xa0444f8_0, "Registers";
    %vpi_call 2 116 "$fdisplay", v0xa0444f8_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0xa03dbe0, 0>, &A<v0xa03dbe0, 8>, &A<v0xa03dbe0, 16>, &A<v0xa03dbe0, 24>;
    %vpi_call 2 117 "$fdisplay", v0xa0444f8_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0xa03dbe0, 1>, &A<v0xa03dbe0, 9>, &A<v0xa03dbe0, 17>, &A<v0xa03dbe0, 25>;
    %vpi_call 2 118 "$fdisplay", v0xa0444f8_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0xa03dbe0, 2>, &A<v0xa03dbe0, 10>, &A<v0xa03dbe0, 18>, &A<v0xa03dbe0, 26>;
    %vpi_call 2 119 "$fdisplay", v0xa0444f8_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0xa03dbe0, 3>, &A<v0xa03dbe0, 11>, &A<v0xa03dbe0, 19>, &A<v0xa03dbe0, 27>;
    %vpi_call 2 120 "$fdisplay", v0xa0444f8_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0xa03dbe0, 4>, &A<v0xa03dbe0, 12>, &A<v0xa03dbe0, 20>, &A<v0xa03dbe0, 28>;
    %vpi_call 2 121 "$fdisplay", v0xa0444f8_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0xa03dbe0, 5>, &A<v0xa03dbe0, 13>, &A<v0xa03dbe0, 21>, &A<v0xa03dbe0, 29>;
    %vpi_call 2 122 "$fdisplay", v0xa0444f8_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0xa03dbe0, 6>, &A<v0xa03dbe0, 14>, &A<v0xa03dbe0, 22>, &A<v0xa03dbe0, 30>;
    %vpi_call 2 123 "$fdisplay", v0xa0444f8_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0xa03dbe0, 7>, &A<v0xa03dbe0, 15>, &A<v0xa03dbe0, 23>, &A<v0xa03dbe0, 31>;
    %vpi_call 2 126 "$fdisplay", v0xa0444f8_0, "Data Memory: 0x0000 = %h", &A<v0xa03b440, 0>;
    %vpi_call 2 127 "$fdisplay", v0xa0444f8_0, "Data Memory: 0x0020 = %h", &A<v0xa03b440, 1>;
    %vpi_call 2 128 "$fdisplay", v0xa0444f8_0, "Data Memory: 0x0040 = %h", &A<v0xa03b440, 2>;
    %vpi_call 2 129 "$fdisplay", v0xa0444f8_0, "Data Memory: 0x0060 = %h", &A<v0xa03b440, 3>;
    %vpi_call 2 130 "$fdisplay", v0xa0444f8_0, "Data Memory: 0x0080 = %h", &A<v0xa03b440, 4>;
    %vpi_call 2 131 "$fdisplay", v0xa0444f8_0, "Data Memory: 0x00A0 = %h", &A<v0xa03b440, 5>;
    %vpi_call 2 132 "$fdisplay", v0xa0444f8_0, "Data Memory: 0x00C0 = %h", &A<v0xa03b440, 6>;
    %vpi_call 2 133 "$fdisplay", v0xa0444f8_0, "Data Memory: 0x00E0 = %h", &A<v0xa03b440, 7>;
    %vpi_call 2 134 "$fdisplay", v0xa0444f8_0, "Data Memory: 0x0400 = %h", &A<v0xa03b440, 32>;
    %vpi_call 2 136 "$fdisplay", v0xa0444f8_0, "\012";
    %load/v 8, v0xa03d0f8_0, 1;
    %load/v 9, v0xa03d600_0, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 0, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.6, 8;
    %load/v 8, v0xa03d3e0_0, 1;
    %jmp/0xz  T_31.8, 8;
    %load/v 8, v0xa03cd88_0, 1;
    %jmp/0xz  T_31.10, 8;
    %vpi_call 2 142 "$fdisplay", v0xa044548_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0xa0441d8_0, v0xa03cee0_0, v0xa03cfc0_0;
    %jmp T_31.11;
T_31.10 ;
    %load/v 8, v0xa03ce08_0, 1;
    %jmp/0xz  T_31.12, 8;
    %vpi_call 2 144 "$fdisplay", v0xa044548_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0xa0441d8_0, v0xa03cee0_0, v0xa03cf30_0;
T_31.12 ;
T_31.11 ;
    %jmp T_31.9;
T_31.8 ;
    %load/v 8, v0xa03cd88_0, 1;
    %jmp/0xz  T_31.14, 8;
    %vpi_call 2 148 "$fdisplay", v0xa044548_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0xa0441d8_0, v0xa03cee0_0, v0xa03cfc0_0;
    %jmp T_31.15;
T_31.14 ;
    %load/v 8, v0xa03ce08_0, 1;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 2 150 "$fdisplay", v0xa044548_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0xa0441d8_0, v0xa03cee0_0, v0xa03cf30_0;
T_31.16 ;
T_31.15 ;
T_31.9 ;
    %set/v v0xa044368_0, 1, 1;
    %jmp T_31.7;
T_31.6 ;
    %load/v 8, v0xa03d0f8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.18, 8;
    %load/v 8, v0xa044368_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.20, 8;
    %load/v 8, v0xa03cd88_0, 1;
    %jmp/0xz  T_31.22, 8;
    %vpi_call 2 157 "$fdisplay", v0xa044548_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0xa0441d8_0, v0xa03cee0_0, v0xa03cfc0_0;
    %jmp T_31.23;
T_31.22 ;
    %load/v 8, v0xa03ce08_0, 1;
    %jmp/0xz  T_31.24, 8;
    %vpi_call 2 159 "$fdisplay", v0xa044548_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0xa0441d8_0, v0xa03cee0_0, v0xa03cf30_0;
T_31.24 ;
T_31.23 ;
T_31.20 ;
    %set/v v0xa044368_0, 0, 1;
T_31.18 ;
T_31.7 ;
    %load/v 8, v0xa0441d8_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0xa0441d8_0, 8, 32;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "Control.v";
    "Adder.v";
    "shiftLeft2_32.v";
    "shiftLeft2_26.v";
    "MUX32.v";
    "MUX5.v";
    "MUX3.v";
    "MUX8.v";
    "Sign_Extend.v";
    "ALU.v";
    "ALU_Control.v";
    "HazardDetection.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
    "ForwardingUnit.v";
    "PC.v";
    "Instruction_Memory.v";
    "Registers.v";
    "dcache_top.v";
    "dcache_tag_sram.v";
    "dcache_data_sram.v";
    "Data_Memory.v";
