Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Sun Feb  1 18:53:26 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -file ./report/top_kernel_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.363        0.000                      0                 6903        0.047        0.000                      0                 6903        4.427        0.000                       0                  3042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.363        0.000                      0                 6903        0.047        0.000                      0                 6903        4.427        0.000                       0                  3042  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 5.114ns (77.791%)  route 1.460ns (22.209%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3047, unset)         0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_39
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_39
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_39
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_39
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_39
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_39
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_39
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.373     3.367    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[1]_A2_DATA[1])
                                                      0.241     3.608 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.608    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[1]_A2A1[1])
                                                      0.098     3.706 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, unplaced)         0.000     3.706    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[1]_U[13])
                                                      0.647     4.353 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, unplaced)         0.000     4.353    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[13]_U_DATA[13])
                                                      0.059     4.412 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, unplaced)         0.000     4.412    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.111 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     5.111    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[13]_P[13])
                                                      0.141     5.252 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, unplaced)         0.292     5.544    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln56_fu_1147_p1
                         LUT2 (Prop_LUT2_I1_O)        0.040     5.584 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3/O
                         net (fo=1, unplaced)         0.021     5.605    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3_n_5
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     5.853 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     5.860    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2_n_5
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     5.890 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     5.897    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2_n_5
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.043 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.206    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_20_fu_1157_p3
                         LUT6 (Prop_LUT6_I2_O)        0.040     6.246 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2/O
                         net (fo=23, unplaced)        0.266     6.512    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2_n_5
                         LUT2 (Prop_LUT2_I1_O)        0.085     6.597 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[11]_i_1/O
                         net (fo=1, unplaced)         0.058     6.655    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2_n_18
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3047, unset)         0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[11]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[11]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  3.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.783%)  route 0.045ns (54.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3047, unset)         0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p1_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p1_reg[31]/Q
                         net (fo=1, unplaced)         0.045     0.096    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1[31]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3047, unset)         0.054     0.054    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.054    
                         RAMB18E2 (Hold_RAMB18E2_CLKBWRCLK_DINBDIN[15])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261                bd_0_i/hls_inst/inst/A_1_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



