{
  "family": "STM32F0",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "STM32F031x": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "INIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Initial CRC value"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register bits",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "General-purpose 8-bit data register\n              bits",
                "width": 8
              }
            },
            "CR": {
              "RESET": {
                "bit": 0,
                "description": "reset bit"
              },
              "REV_IN": {
                "bit": 5,
                "description": "Reverse input data",
                "width": 2
              },
              "REV_OUT": {
                "bit": 7,
                "description": "Reverse output data"
              }
            },
            "INIT": {
              "INIT": {
                "bit": 0,
                "description": "Programmable initial CRC\n              value",
                "width": 32
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOF",
              "base": "0x48001400"
            },
            {
              "name": "GPIOC",
              "base": "0x48000800"
            },
            {
              "name": "GPIOB",
              "base": "0x48000400"
            },
            {
              "name": "GPIOA",
              "base": "0x48000000"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed\n          register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down\n          register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset\n          register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock\n          register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low\n          register"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high\n          register"
            },
            "BRR": {
              "offset": "0x28",
              "size": 32,
              "description": "Port bit reset register"
            }
          },
          "bits": {
            "MODER": {
              "MODER15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bit\n              15"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bit\n              14"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bit\n              13"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bit\n              12"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bit\n              11"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bit\n              10"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bit 9"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bit 8"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bit 7"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bit 6"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bit 5"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bit 4"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bit 3"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bit 2"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bit 1"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bit 0"
              }
            },
            "OSPEEDR": {
              "OSPEEDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "IDR": {
              "IDR15": {
                "bit": 15,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR0": {
                "bit": 0,
                "description": "Port input data (y =\n              0..15)"
              }
            },
            "ODR": {
              "ODR15": {
                "bit": 15,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR0": {
                "bit": 0,
                "description": "Port output data (y =\n              0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=\n              0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Port x lock bit y"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=\n              0..15)"
              }
            },
            "AFRL": {
              "AFRL7": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL6": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL5": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL4": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL3": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL2": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL1": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL0": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFRH15": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH14": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH13": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH12": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH11": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH10": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH9": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH8": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              }
            },
            "BRR": {
              "BR0": {
                "bit": 0,
                "description": "Port x Reset bit y"
              },
              "BR1": {
                "bit": 1,
                "description": "Port x Reset bit y"
              },
              "BR2": {
                "bit": 2,
                "description": "Port x Reset bit y"
              },
              "BR3": {
                "bit": 3,
                "description": "Port x Reset bit y"
              },
              "BR4": {
                "bit": 4,
                "description": "Port x Reset bit y"
              },
              "BR5": {
                "bit": 5,
                "description": "Port x Reset bit y"
              },
              "BR6": {
                "bit": 6,
                "description": "Port x Reset bit y"
              },
              "BR7": {
                "bit": 7,
                "description": "Port x Reset bit y"
              },
              "BR8": {
                "bit": 8,
                "description": "Port x Reset bit y"
              },
              "BR9": {
                "bit": 9,
                "description": "Port x Reset bit y"
              },
              "BR10": {
                "bit": 10,
                "description": "Port x Reset bit y"
              },
              "BR11": {
                "bit": 11,
                "description": "Port x Reset bit y"
              },
              "BR12": {
                "bit": 12,
                "description": "Port x Reset bit y"
              },
              "BR13": {
                "bit": 13,
                "description": "Port x Reset bit y"
              },
              "BR14": {
                "bit": 14,
                "description": "Port x Reset bit y"
              },
              "BR15": {
                "bit": 15,
                "description": "Port x Reset bit y"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 25
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode\n              enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional\n              mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation\n              enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "DFF": {
                "bit": 11,
                "description": "Data frame format"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "NSSP": {
                "bit": 3,
                "description": "NSS pulse management"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt\n              enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt\n              enable"
              },
              "DS": {
                "bit": 8,
                "description": "Data size",
                "width": 4
              },
              "FRXTH": {
                "bit": 12,
                "description": "FIFO reception threshold"
              },
              "LDMA_RX": {
                "bit": 13,
                "description": "Last DMA transfer for\n              reception"
              },
              "LDMA_TX": {
                "bit": 14,
                "description": "Last DMA transfer for\n              transmission"
              }
            },
            "SR": {
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "CHSIDE": {
                "bit": 2,
                "description": "Channel side"
              },
              "UDR": {
                "bit": 3,
                "description": "Underrun flag"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "TIFRFE": {
                "bit": 8,
                "description": "TI frame format error"
              },
              "FRLVL": {
                "bit": 9,
                "description": "FIFO reception level",
                "width": 2
              },
              "FTLVL": {
                "bit": 11,
                "description": "FIFO transmission level",
                "width": 2
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            },
            "I2SCFGR": {
              "I2SMOD": {
                "bit": 11,
                "description": "I2S mode selection"
              },
              "I2SE": {
                "bit": 10,
                "description": "I2S Enable"
              },
              "I2SCFG": {
                "bit": 8,
                "description": "I2S configuration mode",
                "width": 2
              },
              "PCMSYNC": {
                "bit": 7,
                "description": "PCM frame synchronization"
              },
              "I2SSTD": {
                "bit": 4,
                "description": "I2S standard selection",
                "width": 2
              },
              "CKPOL": {
                "bit": 3,
                "description": "Steady state clock\n              polarity"
              },
              "DATLEN": {
                "bit": 1,
                "description": "Data length to be\n              transferred",
                "width": 2
              },
              "CHLEN": {
                "bit": 0,
                "description": "Channel length (number of bits per audio\n              channel)"
              }
            },
            "I2SPR": {
              "MCKOE": {
                "bit": 9,
                "description": "Master clock output enable"
              },
              "ODD": {
                "bit": 8,
                "description": "Odd factor for the\n              prescaler"
              },
              "I2SDIV": {
                "bit": 0,
                "description": "I2S Linear prescaler",
                "width": 8
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "power control register"
            },
            "CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "power control/status register"
            }
          },
          "bits": {
            "CR": {
              "FPDS": {
                "bit": 9,
                "description": "Flash power down in Stop\n              mode"
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write\n              protection"
              },
              "PLS": {
                "bit": 5,
                "description": "PVD level selection",
                "width": 3
              },
              "PVDE": {
                "bit": 4,
                "description": "Power voltage detector\n              enable"
              },
              "CSBF": {
                "bit": 3,
                "description": "Clear standby flag"
              },
              "CWUF": {
                "bit": 2,
                "description": "Clear wakeup flag"
              },
              "PDDS": {
                "bit": 1,
                "description": "Power down deepsleep"
              },
              "LPDS": {
                "bit": 0,
                "description": "Low-power deep sleep"
              }
            },
            "CSR": {
              "BRE": {
                "bit": 9,
                "description": "Backup regulator enable"
              },
              "EWUP": {
                "bit": 8,
                "description": "Enable WKUP pin"
              },
              "BRR": {
                "bit": 3,
                "description": "Backup regulator ready"
              },
              "PVDO": {
                "bit": 2,
                "description": "PVD output"
              },
              "SBF": {
                "bit": 1,
                "description": "Standby flag"
              },
              "WUF": {
                "bit": 0,
                "description": "Wakeup flag"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 23
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "TIMINGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Timing register"
            },
            "TIMEOUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt and Status register"
            },
            "ICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "PECR": {
              "offset": "0x20",
              "size": 32,
              "description": "PEC register"
            },
            "RXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TXDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "TXIE": {
                "bit": 1,
                "description": "TX Interrupt enable"
              },
              "RXIE": {
                "bit": 2,
                "description": "RX Interrupt enable"
              },
              "ADDRIE": {
                "bit": 3,
                "description": "Address match interrupt enable (slave\n              only)"
              },
              "NACKIE": {
                "bit": 4,
                "description": "Not acknowledge received interrupt\n              enable"
              },
              "STOPIE": {
                "bit": 5,
                "description": "STOP detection Interrupt\n              enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transfer Complete interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 7,
                "description": "Error interrupts enable"
              },
              "DNF": {
                "bit": 8,
                "description": "Digital noise filter",
                "width": 4
              },
              "ANFOFF": {
                "bit": 12,
                "description": "Analog noise filter OFF"
              },
              "SWRST": {
                "bit": 13,
                "description": "Software reset"
              },
              "TXDMAEN": {
                "bit": 14,
                "description": "DMA transmission requests\n              enable"
              },
              "RXDMAEN": {
                "bit": 15,
                "description": "DMA reception requests\n              enable"
              },
              "SBC": {
                "bit": 16,
                "description": "Slave byte control"
              },
              "NOSTRETCH": {
                "bit": 17,
                "description": "Clock stretching disable"
              },
              "WUPEN": {
                "bit": 18,
                "description": "Wakeup from STOP enable"
              },
              "GCEN": {
                "bit": 19,
                "description": "General call enable"
              },
              "SMBHEN": {
                "bit": 20,
                "description": "SMBus Host address enable"
              },
              "SMBDEN": {
                "bit": 21,
                "description": "SMBus Device Default address\n              enable"
              },
              "ALERTEN": {
                "bit": 22,
                "description": "SMBUS alert enable"
              },
              "PECEN": {
                "bit": 23,
                "description": "PEC enable"
              }
            },
            "CR2": {
              "PECBYTE": {
                "bit": 26,
                "description": "Packet error checking byte"
              },
              "AUTOEND": {
                "bit": 25,
                "description": "Automatic end mode (master\n              mode)"
              },
              "RELOAD": {
                "bit": 24,
                "description": "NBYTES reload mode"
              },
              "NBYTES": {
                "bit": 16,
                "description": "Number of bytes",
                "width": 8
              },
              "NACK": {
                "bit": 15,
                "description": "NACK generation (slave\n              mode)"
              },
              "STOP": {
                "bit": 14,
                "description": "Stop generation (master\n              mode)"
              },
              "START": {
                "bit": 13,
                "description": "Start generation"
              },
              "HEAD10R": {
                "bit": 12,
                "description": "10-bit address header only read\n              direction (master receiver mode)"
              },
              "ADD10": {
                "bit": 11,
                "description": "10-bit addressing mode (master\n              mode)"
              },
              "RD_WRN": {
                "bit": 10,
                "description": "Transfer direction (master\n              mode)"
              },
              "SADD8": {
                "bit": 8,
                "description": "Slave address bit 9:8 (master\n              mode)",
                "width": 2
              },
              "SADD1": {
                "bit": 1,
                "description": "Slave address bit 7:1 (master\n              mode)",
                "width": 7
              },
              "SADD0": {
                "bit": 0,
                "description": "Slave address bit 0 (master\n              mode)"
              }
            },
            "OAR1": {
              "OA1_0": {
                "bit": 0,
                "description": "Interface address"
              },
              "OA1_1": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA1_8": {
                "bit": 8,
                "description": "Interface address",
                "width": 2
              },
              "OA1MODE": {
                "bit": 10,
                "description": "Own Address 1 10-bit mode"
              },
              "OA1EN": {
                "bit": 15,
                "description": "Own Address 1 enable"
              }
            },
            "OAR2": {
              "OA2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA2MSK": {
                "bit": 8,
                "description": "Own Address 2 masks",
                "width": 3
              },
              "OA2EN": {
                "bit": 15,
                "description": "Own Address 2 enable"
              }
            },
            "TIMINGR": {
              "SCLL": {
                "bit": 0,
                "description": "SCL low period (master\n              mode)",
                "width": 8
              },
              "SCLH": {
                "bit": 8,
                "description": "SCL high period (master\n              mode)",
                "width": 8
              },
              "SDADEL": {
                "bit": 16,
                "description": "Data hold time",
                "width": 4
              },
              "SCLDEL": {
                "bit": 20,
                "description": "Data setup time",
                "width": 4
              },
              "PRESC": {
                "bit": 28,
                "description": "Timing prescaler",
                "width": 4
              }
            },
            "TIMEOUTR": {
              "TIMEOUTA": {
                "bit": 0,
                "description": "Bus timeout A",
                "width": 12
              },
              "TIDLE": {
                "bit": 12,
                "description": "Idle clock timeout\n              detection"
              },
              "TIMOUTEN": {
                "bit": 15,
                "description": "Clock timeout enable"
              },
              "TIMEOUTB": {
                "bit": 16,
                "description": "Bus timeout B",
                "width": 12
              },
              "TEXTEN": {
                "bit": 31,
                "description": "Extended clock timeout\n              enable"
              }
            },
            "ISR": {
              "ADDCODE": {
                "bit": 17,
                "description": "Address match code (Slave\n              mode)",
                "width": 7
              },
              "DIR": {
                "bit": 16,
                "description": "Transfer direction (Slave\n              mode)"
              },
              "BUSY": {
                "bit": 15,
                "description": "Bus busy"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Timeout or t_low detection\n              flag"
              },
              "PECERR": {
                "bit": 11,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 10,
                "description": "Overrun/Underrun (slave\n              mode)"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TCR": {
                "bit": 7,
                "description": "Transfer Complete Reload"
              },
              "TC": {
                "bit": 6,
                "description": "Transfer Complete (master\n              mode)"
              },
              "STOPF": {
                "bit": 5,
                "description": "Stop detection flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "Not acknowledge received\n              flag"
              },
              "ADDR": {
                "bit": 3,
                "description": "Address matched (slave\n              mode)"
              },
              "RXNE": {
                "bit": 2,
                "description": "Receive data register not empty\n              (receivers)"
              },
              "TXIS": {
                "bit": 1,
                "description": "Transmit interrupt status\n              (transmitters)"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmit data register empty\n              (transmitters)"
              }
            },
            "ICR": {
              "ALERTCF": {
                "bit": 13,
                "description": "Alert flag clear"
              },
              "TIMOUTCF": {
                "bit": 12,
                "description": "Timeout detection flag\n              clear"
              },
              "PECCF": {
                "bit": 11,
                "description": "PEC Error flag clear"
              },
              "OVRCF": {
                "bit": 10,
                "description": "Overrun/Underrun flag\n              clear"
              },
              "ARLOCF": {
                "bit": 9,
                "description": "Arbitration lost flag\n              clear"
              },
              "BERRCF": {
                "bit": 8,
                "description": "Bus error flag clear"
              },
              "STOPCF": {
                "bit": 5,
                "description": "Stop detection flag clear"
              },
              "NACKCF": {
                "bit": 4,
                "description": "Not Acknowledge flag clear"
              },
              "ADDRCF": {
                "bit": 3,
                "description": "Address Matched flag clear"
              }
            },
            "PECR": {
              "PEC": {
                "bit": 0,
                "description": "Packet error checking\n              register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "8-bit receive data",
                "width": 8
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "8-bit transmit data",
                "width": 8
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "WINR": {
              "offset": "0x10",
              "size": 32,
              "description": "Window register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n              value",
                "width": 12
              }
            },
            "SR": {
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n              update"
              },
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n              update"
              },
              "WVU": {
                "bit": 2,
                "description": "Watchdog counter window value\n              update"
              }
            },
            "WINR": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog counter window\n              value",
                "width": 12
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM1",
              "base": "0x40012C00",
              "irq": 13
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 15
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 16
            },
            {
              "name": "TIM14",
              "base": "0x40002000",
              "irq": 19
            },
            {
              "name": "TIM16",
              "base": "0x40014400",
              "irq": 21
            },
            {
              "name": "TIM17",
              "base": "0x40014800",
              "irq": 22
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SMCR": {
              "offset": "0x08",
              "size": 32,
              "description": "slave mode control register"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA/Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register (output\n          mode)"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input\n          mode)"
            },
            "CCMR2_Output": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register (output\n          mode)"
            },
            "CCMR2_Input": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (input\n          mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable\n          register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "RCR": {
              "offset": "0x30",
              "size": 32,
              "description": "repetition counter register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "CCR2": {
              "offset": "0x38",
              "size": 32,
              "description": "capture/compare register 2"
            },
            "CCR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "capture/compare register 3"
            },
            "CCR4": {
              "offset": "0x40",
              "size": 32,
              "description": "capture/compare register 4"
            },
            "BDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "break and dead-time register"
            },
            "DCR": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA control register"
            },
            "DMAR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA address for full transfer"
            }
          },
          "bits": {
            "CR1": {
              "CKD": {
                "bit": 8,
                "description": "Clock division",
                "width": 2
              },
              "ARPE": {
                "bit": 7,
                "description": "Auto-reload preload enable"
              },
              "CMS": {
                "bit": 5,
                "description": "Center-aligned mode\n              selection",
                "width": 2
              },
              "DIR": {
                "bit": 4,
                "description": "Direction"
              },
              "OPM": {
                "bit": 3,
                "description": "One-pulse mode"
              },
              "URS": {
                "bit": 2,
                "description": "Update request source"
              },
              "UDIS": {
                "bit": 1,
                "description": "Update disable"
              },
              "CEN": {
                "bit": 0,
                "description": "Counter enable"
              }
            },
            "CR2": {
              "OIS4": {
                "bit": 14,
                "description": "Output Idle state 4"
              },
              "OIS3N": {
                "bit": 13,
                "description": "Output Idle state 3"
              },
              "OIS3": {
                "bit": 12,
                "description": "Output Idle state 3"
              },
              "OIS2N": {
                "bit": 11,
                "description": "Output Idle state 2"
              },
              "OIS2": {
                "bit": 10,
                "description": "Output Idle state 2"
              },
              "OIS1N": {
                "bit": 9,
                "description": "Output Idle state 1"
              },
              "OIS1": {
                "bit": 8,
                "description": "Output Idle state 1"
              },
              "TI1S": {
                "bit": 7,
                "description": "TI1 selection"
              },
              "MMS": {
                "bit": 4,
                "description": "Master mode selection",
                "width": 3
              },
              "CCDS": {
                "bit": 3,
                "description": "Capture/compare DMA\n              selection"
              },
              "CCUS": {
                "bit": 2,
                "description": "Capture/compare control update\n              selection"
              },
              "CCPC": {
                "bit": 0,
                "description": "Capture/compare preloaded\n              control"
              }
            },
            "SMCR": {
              "ETP": {
                "bit": 15,
                "description": "External trigger polarity"
              },
              "ECE": {
                "bit": 14,
                "description": "External clock enable"
              },
              "ETPS": {
                "bit": 12,
                "description": "External trigger prescaler",
                "width": 2
              },
              "ETF": {
                "bit": 8,
                "description": "External trigger filter",
                "width": 4
              },
              "MSM": {
                "bit": 7,
                "description": "Master/Slave mode"
              },
              "TS": {
                "bit": 4,
                "description": "Trigger selection",
                "width": 3
              },
              "SMS": {
                "bit": 0,
                "description": "Slave mode selection",
                "width": 3
              }
            },
            "DIER": {
              "TDE": {
                "bit": 14,
                "description": "Trigger DMA request enable"
              },
              "COMDE": {
                "bit": 13,
                "description": "Reserved"
              },
              "CC4DE": {
                "bit": 12,
                "description": "Capture/Compare 4 DMA request\n              enable"
              },
              "CC3DE": {
                "bit": 11,
                "description": "Capture/Compare 3 DMA request\n              enable"
              },
              "CC2DE": {
                "bit": 10,
                "description": "Capture/Compare 2 DMA request\n              enable"
              },
              "CC1DE": {
                "bit": 9,
                "description": "Capture/Compare 1 DMA request\n              enable"
              },
              "UDE": {
                "bit": 8,
                "description": "Update DMA request enable"
              },
              "BIE": {
                "bit": 7,
                "description": "Break interrupt enable"
              },
              "TIE": {
                "bit": 6,
                "description": "Trigger interrupt enable"
              },
              "COMIE": {
                "bit": 5,
                "description": "COM interrupt enable"
              },
              "CC4IE": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              enable"
              },
              "CC3IE": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              enable"
              },
              "CC2IE": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              enable"
              },
              "CC1IE": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt\n              enable"
              },
              "UIE": {
                "bit": 0,
                "description": "Update interrupt enable"
              }
            },
            "SR": {
              "CC4OF": {
                "bit": 12,
                "description": "Capture/Compare 4 overcapture\n              flag"
              },
              "CC3OF": {
                "bit": 11,
                "description": "Capture/Compare 3 overcapture\n              flag"
              },
              "CC2OF": {
                "bit": 10,
                "description": "Capture/compare 2 overcapture\n              flag"
              },
              "CC1OF": {
                "bit": 9,
                "description": "Capture/Compare 1 overcapture\n              flag"
              },
              "BIF": {
                "bit": 7,
                "description": "Break interrupt flag"
              },
              "TIF": {
                "bit": 6,
                "description": "Trigger interrupt flag"
              },
              "COMIF": {
                "bit": 5,
                "description": "COM interrupt flag"
              },
              "CC4IF": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              flag"
              },
              "CC3IF": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              flag"
              },
              "CC2IF": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              flag"
              },
              "CC1IF": {
                "bit": 1,
                "description": "Capture/compare 1 interrupt\n              flag"
              },
              "UIF": {
                "bit": 0,
                "description": "Update interrupt flag"
              }
            },
            "EGR": {
              "BG": {
                "bit": 7,
                "description": "Break generation"
              },
              "TG": {
                "bit": 6,
                "description": "Trigger generation"
              },
              "COMG": {
                "bit": 5,
                "description": "Capture/Compare control update\n              generation"
              },
              "CC4G": {
                "bit": 4,
                "description": "Capture/compare 4\n              generation"
              },
              "CC3G": {
                "bit": 3,
                "description": "Capture/compare 3\n              generation"
              },
              "CC2G": {
                "bit": 2,
                "description": "Capture/compare 2\n              generation"
              },
              "CC1G": {
                "bit": 1,
                "description": "Capture/compare 1\n              generation"
              },
              "UG": {
                "bit": 0,
                "description": "Update generation"
              }
            },
            "CCMR1_Output": {
              "OC2CE": {
                "bit": 15,
                "description": "Output Compare 2 clear\n              enable"
              },
              "OC2M": {
                "bit": 12,
                "description": "Output Compare 2 mode",
                "width": 3
              },
              "OC2PE": {
                "bit": 11,
                "description": "Output Compare 2 preload\n              enable"
              },
              "OC2FE": {
                "bit": 10,
                "description": "Output Compare 2 fast\n              enable"
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2\n              selection",
                "width": 2
              },
              "OC1CE": {
                "bit": 7,
                "description": "Output Compare 1 clear\n              enable"
              },
              "OC1M": {
                "bit": 4,
                "description": "Output Compare 1 mode",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "Output Compare 1 preload\n              enable"
              },
              "OC1FE": {
                "bit": 2,
                "description": "Output Compare 1 fast\n              enable"
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR1_Input": {
              "IC2F": {
                "bit": 12,
                "description": "Input capture 2 filter",
                "width": 4
              },
              "IC2PCS": {
                "bit": 10,
                "description": "Input capture 2 prescaler",
                "width": 2
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2\n              selection",
                "width": 2
              },
              "IC1F": {
                "bit": 4,
                "description": "Input capture 1 filter",
                "width": 4
              },
              "IC1PCS": {
                "bit": 2,
                "description": "Input capture 1 prescaler",
                "width": 2
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR2_Output": {
              "OC4CE": {
                "bit": 15,
                "description": "Output compare 4 clear\n              enable"
              },
              "OC4M": {
                "bit": 12,
                "description": "Output compare 4 mode",
                "width": 3
              },
              "OC4PE": {
                "bit": 11,
                "description": "Output compare 4 preload\n              enable"
              },
              "OC4FE": {
                "bit": 10,
                "description": "Output compare 4 fast\n              enable"
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "OC3CE": {
                "bit": 7,
                "description": "Output compare 3 clear\n              enable"
              },
              "OC3M": {
                "bit": 4,
                "description": "Output compare 3 mode",
                "width": 3
              },
              "OC3PE": {
                "bit": 3,
                "description": "Output compare 3 preload\n              enable"
              },
              "OC3FE": {
                "bit": 2,
                "description": "Output compare 3 fast\n              enable"
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/Compare 3\n              selection",
                "width": 2
              }
            },
            "CCMR2_Input": {
              "IC4F": {
                "bit": 12,
                "description": "Input capture 4 filter",
                "width": 4
              },
              "IC4PSC": {
                "bit": 10,
                "description": "Input capture 4 prescaler",
                "width": 2
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "IC3F": {
                "bit": 4,
                "description": "Input capture 3 filter",
                "width": 4
              },
              "IC3PSC": {
                "bit": 2,
                "description": "Input capture 3 prescaler",
                "width": 2
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/compare 3\n              selection",
                "width": 2
              }
            },
            "CCER": {
              "CC4P": {
                "bit": 13,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC4E": {
                "bit": 12,
                "description": "Capture/Compare 4 output\n              enable"
              },
              "CC3NP": {
                "bit": 11,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC3NE": {
                "bit": 10,
                "description": "Capture/Compare 3 complementary output\n              enable"
              },
              "CC3P": {
                "bit": 9,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC3E": {
                "bit": 8,
                "description": "Capture/Compare 3 output\n              enable"
              },
              "CC2NP": {
                "bit": 7,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC2NE": {
                "bit": 6,
                "description": "Capture/Compare 2 complementary output\n              enable"
              },
              "CC2P": {
                "bit": 5,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC2E": {
                "bit": 4,
                "description": "Capture/Compare 2 output\n              enable"
              },
              "CC1NP": {
                "bit": 3,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1NE": {
                "bit": 2,
                "description": "Capture/Compare 1 complementary output\n              enable"
              },
              "CC1P": {
                "bit": 1,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1E": {
                "bit": 0,
                "description": "Capture/Compare 1 output\n              enable"
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "counter value",
                "width": 16
              }
            },
            "PSC": {
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto-reload value",
                "width": 16
              }
            },
            "RCR": {
              "REP": {
                "bit": 0,
                "description": "Repetition counter value",
                "width": 8
              }
            },
            "CCR1": {
              "CCR1": {
                "bit": 0,
                "description": "Capture/Compare 1 value",
                "width": 16
              }
            },
            "CCR2": {
              "CCR2": {
                "bit": 0,
                "description": "Capture/Compare 2 value",
                "width": 16
              }
            },
            "CCR3": {
              "CCR3": {
                "bit": 0,
                "description": "Capture/Compare 3 value",
                "width": 16
              }
            },
            "CCR4": {
              "CCR4": {
                "bit": 0,
                "description": "Capture/Compare 3 value",
                "width": 16
              }
            },
            "BDTR": {
              "MOE": {
                "bit": 15,
                "description": "Main output enable"
              },
              "AOE": {
                "bit": 14,
                "description": "Automatic output enable"
              },
              "BKP": {
                "bit": 13,
                "description": "Break polarity"
              },
              "BKE": {
                "bit": 12,
                "description": "Break enable"
              },
              "OSSR": {
                "bit": 11,
                "description": "Off-state selection for Run\n              mode"
              },
              "OSSI": {
                "bit": 10,
                "description": "Off-state selection for Idle\n              mode"
              },
              "LOCK": {
                "bit": 8,
                "description": "Lock configuration",
                "width": 2
              },
              "DTG": {
                "bit": 0,
                "description": "Dead-time generator setup",
                "width": 8
              }
            },
            "DCR": {
              "DBL": {
                "bit": 8,
                "description": "DMA burst length",
                "width": 5
              },
              "DBA": {
                "bit": 0,
                "description": "DMA base address",
                "width": 5
              }
            },
            "DMAR": {
              "DMAB": {
                "bit": 0,
                "description": "DMA register for burst\n              accesses",
                "width": 16
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40010400",
              "irq": 1
            }
          ],
          "registers": {
            "IMR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt mask register\n          (EXTI_IMR)"
            },
            "EMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Event mask register (EXTI_EMR)"
            },
            "RTSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Rising Trigger selection register\n          (EXTI_RTSR)"
            },
            "FTSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Falling Trigger selection register\n          (EXTI_FTSR)"
            },
            "SWIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Software interrupt event register\n          (EXTI_SWIER)"
            },
            "PR": {
              "offset": "0x14",
              "size": 32,
              "description": "Pending register (EXTI_PR)"
            }
          },
          "bits": {
            "IMR": {
              "MR0": {
                "bit": 0,
                "description": "Interrupt Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Interrupt Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Interrupt Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Interrupt Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Interrupt Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Interrupt Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Interrupt Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Interrupt Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Interrupt Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Interrupt Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Interrupt Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Interrupt Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Interrupt Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Interrupt Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Interrupt Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Interrupt Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Interrupt Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Interrupt Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Interrupt Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Interrupt Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Interrupt Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Interrupt Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Interrupt Mask on line 22"
              },
              "MR23": {
                "bit": 23,
                "description": "Interrupt Mask on line 23"
              },
              "MR24": {
                "bit": 24,
                "description": "Interrupt Mask on line 24"
              },
              "MR25": {
                "bit": 25,
                "description": "Interrupt Mask on line 25"
              },
              "MR26": {
                "bit": 26,
                "description": "Interrupt Mask on line 26"
              },
              "MR27": {
                "bit": 27,
                "description": "Interrupt Mask on line 27"
              }
            },
            "EMR": {
              "MR0": {
                "bit": 0,
                "description": "Event Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Event Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Event Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Event Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Event Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Event Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Event Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Event Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Event Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Event Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Event Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Event Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Event Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Event Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Event Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Event Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Event Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Event Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Event Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Event Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Event Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Event Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Event Mask on line 22"
              },
              "MR23": {
                "bit": 23,
                "description": "Event Mask on line 23"
              },
              "MR24": {
                "bit": 24,
                "description": "Event Mask on line 24"
              },
              "MR25": {
                "bit": 25,
                "description": "Event Mask on line 25"
              },
              "MR26": {
                "bit": 26,
                "description": "Event Mask on line 26"
              },
              "MR27": {
                "bit": 27,
                "description": "Event Mask on line 27"
              }
            },
            "RTSR": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Rising trigger event configuration of\n              line 17"
              },
              "TR19": {
                "bit": 19,
                "description": "Rising trigger event configuration of\n              line 19"
              }
            },
            "FTSR": {
              "TR0": {
                "bit": 0,
                "description": "Falling trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Falling trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Falling trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Falling trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Falling trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Falling trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Falling trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Falling trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Falling trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Falling trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Falling trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Falling trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Falling trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Falling trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Falling trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Falling trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Falling trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Falling trigger event configuration of\n              line 17"
              },
              "TR19": {
                "bit": 19,
                "description": "Falling trigger event configuration of\n              line 19"
              }
            },
            "SWIER": {
              "SWIER0": {
                "bit": 0,
                "description": "Software Interrupt on line\n              0"
              },
              "SWIER1": {
                "bit": 1,
                "description": "Software Interrupt on line\n              1"
              },
              "SWIER2": {
                "bit": 2,
                "description": "Software Interrupt on line\n              2"
              },
              "SWIER3": {
                "bit": 3,
                "description": "Software Interrupt on line\n              3"
              },
              "SWIER4": {
                "bit": 4,
                "description": "Software Interrupt on line\n              4"
              },
              "SWIER5": {
                "bit": 5,
                "description": "Software Interrupt on line\n              5"
              },
              "SWIER6": {
                "bit": 6,
                "description": "Software Interrupt on line\n              6"
              },
              "SWIER7": {
                "bit": 7,
                "description": "Software Interrupt on line\n              7"
              },
              "SWIER8": {
                "bit": 8,
                "description": "Software Interrupt on line\n              8"
              },
              "SWIER9": {
                "bit": 9,
                "description": "Software Interrupt on line\n              9"
              },
              "SWIER10": {
                "bit": 10,
                "description": "Software Interrupt on line\n              10"
              },
              "SWIER11": {
                "bit": 11,
                "description": "Software Interrupt on line\n              11"
              },
              "SWIER12": {
                "bit": 12,
                "description": "Software Interrupt on line\n              12"
              },
              "SWIER13": {
                "bit": 13,
                "description": "Software Interrupt on line\n              13"
              },
              "SWIER14": {
                "bit": 14,
                "description": "Software Interrupt on line\n              14"
              },
              "SWIER15": {
                "bit": 15,
                "description": "Software Interrupt on line\n              15"
              },
              "SWIER16": {
                "bit": 16,
                "description": "Software Interrupt on line\n              16"
              },
              "SWIER17": {
                "bit": 17,
                "description": "Software Interrupt on line\n              17"
              },
              "SWIER19": {
                "bit": 19,
                "description": "Software Interrupt on line\n              19"
              }
            },
            "PR": {
              "PR0": {
                "bit": 0,
                "description": "Pending bit 0"
              },
              "PR1": {
                "bit": 1,
                "description": "Pending bit 1"
              },
              "PR2": {
                "bit": 2,
                "description": "Pending bit 2"
              },
              "PR3": {
                "bit": 3,
                "description": "Pending bit 3"
              },
              "PR4": {
                "bit": 4,
                "description": "Pending bit 4"
              },
              "PR5": {
                "bit": 5,
                "description": "Pending bit 5"
              },
              "PR6": {
                "bit": 6,
                "description": "Pending bit 6"
              },
              "PR7": {
                "bit": 7,
                "description": "Pending bit 7"
              },
              "PR8": {
                "bit": 8,
                "description": "Pending bit 8"
              },
              "PR9": {
                "bit": 9,
                "description": "Pending bit 9"
              },
              "PR10": {
                "bit": 10,
                "description": "Pending bit 10"
              },
              "PR11": {
                "bit": 11,
                "description": "Pending bit 11"
              },
              "PR12": {
                "bit": 12,
                "description": "Pending bit 12"
              },
              "PR13": {
                "bit": 13,
                "description": "Pending bit 13"
              },
              "PR14": {
                "bit": 14,
                "description": "Pending bit 14"
              },
              "PR15": {
                "bit": 15,
                "description": "Pending bit 15"
              },
              "PR16": {
                "bit": 16,
                "description": "Pending bit 16"
              },
              "PR17": {
                "bit": 17,
                "description": "Pending bit 17"
              },
              "PR19": {
                "bit": 19,
                "description": "Pending bit 19"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            }
          ],
          "registers": {
            "ISER": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set Enable Register"
            },
            "ICER": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear Enable\n          Register"
            },
            "ISPR": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register 0"
            },
            "IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register 1"
            },
            "IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register 2"
            },
            "IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register 3"
            },
            "IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register 4"
            },
            "IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register 5"
            },
            "IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register 6"
            },
            "IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register 7"
            }
          },
          "bits": {
            "ISER": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IPR0": {
              "PRI_00": {
                "bit": 6,
                "description": "PRI_00",
                "width": 2
              },
              "PRI_01": {
                "bit": 14,
                "description": "PRI_01",
                "width": 2
              },
              "PRI_02": {
                "bit": 22,
                "description": "PRI_02",
                "width": 2
              },
              "PRI_03": {
                "bit": 30,
                "description": "PRI_03",
                "width": 2
              }
            },
            "IPR1": {
              "PRI_40": {
                "bit": 6,
                "description": "PRI_40",
                "width": 2
              },
              "PRI_41": {
                "bit": 14,
                "description": "PRI_41",
                "width": 2
              },
              "PRI_42": {
                "bit": 22,
                "description": "PRI_42",
                "width": 2
              },
              "PRI_43": {
                "bit": 30,
                "description": "PRI_43",
                "width": 2
              }
            },
            "IPR2": {
              "PRI_80": {
                "bit": 6,
                "description": "PRI_80",
                "width": 2
              },
              "PRI_81": {
                "bit": 14,
                "description": "PRI_81",
                "width": 2
              },
              "PRI_82": {
                "bit": 22,
                "description": "PRI_82",
                "width": 2
              },
              "PRI_83": {
                "bit": 30,
                "description": "PRI_83",
                "width": 2
              }
            },
            "IPR3": {
              "PRI_120": {
                "bit": 6,
                "description": "PRI_120",
                "width": 2
              },
              "PRI_121": {
                "bit": 14,
                "description": "PRI_121",
                "width": 2
              },
              "PRI_122": {
                "bit": 22,
                "description": "PRI_122",
                "width": 2
              },
              "PRI_123": {
                "bit": 30,
                "description": "PRI_123",
                "width": 2
              }
            },
            "IPR4": {
              "PRI_160": {
                "bit": 6,
                "description": "PRI_160",
                "width": 2
              },
              "PRI_161": {
                "bit": 14,
                "description": "PRI_161",
                "width": 2
              },
              "PRI_162": {
                "bit": 22,
                "description": "PRI_162",
                "width": 2
              },
              "PRI_163": {
                "bit": 30,
                "description": "PRI_163",
                "width": 2
              }
            },
            "IPR5": {
              "PRI_200": {
                "bit": 6,
                "description": "PRI_200",
                "width": 2
              },
              "PRI_201": {
                "bit": 14,
                "description": "PRI_201",
                "width": 2
              },
              "PRI_202": {
                "bit": 22,
                "description": "PRI_202",
                "width": 2
              },
              "PRI_203": {
                "bit": 30,
                "description": "PRI_203",
                "width": 2
              }
            },
            "IPR6": {
              "PRI_240": {
                "bit": 6,
                "description": "PRI_240",
                "width": 2
              },
              "PRI_241": {
                "bit": 14,
                "description": "PRI_241",
                "width": 2
              },
              "PRI_242": {
                "bit": 22,
                "description": "PRI_242",
                "width": 2
              },
              "PRI_243": {
                "bit": 30,
                "description": "PRI_243",
                "width": 2
              }
            },
            "IPR7": {
              "PRI_280": {
                "bit": 6,
                "description": "PRI_280",
                "width": 2
              },
              "PRI_281": {
                "bit": 14,
                "description": "PRI_281",
                "width": 2
              },
              "PRI_282": {
                "bit": 22,
                "description": "PRI_282",
                "width": 2
              },
              "PRI_283": {
                "bit": 30,
                "description": "PRI_283",
                "width": 2
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40020000",
              "irq": 9
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA interrupt status register\n          (DMA_ISR)"
            },
            "IFCR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA interrupt flag clear register\n          (DMA_IFCR)"
            },
            "CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA channel 1 number of data\n          register"
            },
            "CPAR1": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA channel 1 peripheral address\n          register"
            },
            "CMAR1": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA channel 1 memory address\n          register"
            },
            "CCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR2": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA channel 2 number of data\n          register"
            },
            "CPAR2": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA channel 2 peripheral address\n          register"
            },
            "CMAR2": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA channel 2 memory address\n          register"
            },
            "CCR3": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR3": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA channel 3 number of data\n          register"
            },
            "CPAR3": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA channel 3 peripheral address\n          register"
            },
            "CMAR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA channel 3 memory address\n          register"
            },
            "CCR4": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR4": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA channel 4 number of data\n          register"
            },
            "CPAR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA channel 4 peripheral address\n          register"
            },
            "CMAR4": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA channel 4 memory address\n          register"
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR5": {
              "offset": "0x5C",
              "size": 32,
              "description": "DMA channel 5 number of data\n          register"
            },
            "CPAR5": {
              "offset": "0x60",
              "size": 32,
              "description": "DMA channel 5 peripheral address\n          register"
            },
            "CMAR5": {
              "offset": "0x64",
              "size": 32,
              "description": "DMA channel 5 memory address\n          register"
            },
            "CCR6": {
              "offset": "0x6C",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR6": {
              "offset": "0x70",
              "size": 32,
              "description": "DMA channel 6 number of data\n          register"
            },
            "CPAR6": {
              "offset": "0x74",
              "size": 32,
              "description": "DMA channel 6 peripheral address\n          register"
            },
            "CMAR6": {
              "offset": "0x78",
              "size": 32,
              "description": "DMA channel 6 memory address\n          register"
            },
            "CCR7": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR7": {
              "offset": "0x84",
              "size": 32,
              "description": "DMA channel 7 number of data\n          register"
            },
            "CPAR7": {
              "offset": "0x88",
              "size": 32,
              "description": "DMA channel 7 peripheral address\n          register"
            },
            "CMAR7": {
              "offset": "0x8C",
              "size": 32,
              "description": "DMA channel 7 memory address\n          register"
            }
          },
          "bits": {
            "ISR": {
              "GIF1": {
                "bit": 0,
                "description": "Channel 1 Global interrupt\n              flag"
              },
              "TCIF1": {
                "bit": 1,
                "description": "Channel 1 Transfer Complete\n              flag"
              },
              "HTIF1": {
                "bit": 2,
                "description": "Channel 1 Half Transfer Complete\n              flag"
              },
              "TEIF1": {
                "bit": 3,
                "description": "Channel 1 Transfer Error\n              flag"
              },
              "GIF2": {
                "bit": 4,
                "description": "Channel 2 Global interrupt\n              flag"
              },
              "TCIF2": {
                "bit": 5,
                "description": "Channel 2 Transfer Complete\n              flag"
              },
              "HTIF2": {
                "bit": 6,
                "description": "Channel 2 Half Transfer Complete\n              flag"
              },
              "TEIF2": {
                "bit": 7,
                "description": "Channel 2 Transfer Error\n              flag"
              },
              "GIF3": {
                "bit": 8,
                "description": "Channel 3 Global interrupt\n              flag"
              },
              "TCIF3": {
                "bit": 9,
                "description": "Channel 3 Transfer Complete\n              flag"
              },
              "HTIF3": {
                "bit": 10,
                "description": "Channel 3 Half Transfer Complete\n              flag"
              },
              "TEIF3": {
                "bit": 11,
                "description": "Channel 3 Transfer Error\n              flag"
              },
              "GIF4": {
                "bit": 12,
                "description": "Channel 4 Global interrupt\n              flag"
              },
              "TCIF4": {
                "bit": 13,
                "description": "Channel 4 Transfer Complete\n              flag"
              },
              "HTIF4": {
                "bit": 14,
                "description": "Channel 4 Half Transfer Complete\n              flag"
              },
              "TEIF4": {
                "bit": 15,
                "description": "Channel 4 Transfer Error\n              flag"
              },
              "GIF5": {
                "bit": 16,
                "description": "Channel 5 Global interrupt\n              flag"
              },
              "TCIF5": {
                "bit": 17,
                "description": "Channel 5 Transfer Complete\n              flag"
              },
              "HTIF5": {
                "bit": 18,
                "description": "Channel 5 Half Transfer Complete\n              flag"
              },
              "TEIF5": {
                "bit": 19,
                "description": "Channel 5 Transfer Error\n              flag"
              },
              "GIF6": {
                "bit": 20,
                "description": "Channel 6 Global interrupt\n              flag"
              },
              "TCIF6": {
                "bit": 21,
                "description": "Channel 6 Transfer Complete\n              flag"
              },
              "HTIF6": {
                "bit": 22,
                "description": "Channel 6 Half Transfer Complete\n              flag"
              },
              "TEIF6": {
                "bit": 23,
                "description": "Channel 6 Transfer Error\n              flag"
              },
              "GIF7": {
                "bit": 24,
                "description": "Channel 7 Global interrupt\n              flag"
              },
              "TCIF7": {
                "bit": 25,
                "description": "Channel 7 Transfer Complete\n              flag"
              },
              "HTIF7": {
                "bit": 26,
                "description": "Channel 7 Half Transfer Complete\n              flag"
              },
              "TEIF7": {
                "bit": 27,
                "description": "Channel 7 Transfer Error\n              flag"
              }
            },
            "IFCR": {
              "CGIF1": {
                "bit": 0,
                "description": "Channel 1 Global interrupt\n              clear"
              },
              "CGIF2": {
                "bit": 4,
                "description": "Channel 2 Global interrupt\n              clear"
              },
              "CGIF3": {
                "bit": 8,
                "description": "Channel 3 Global interrupt\n              clear"
              },
              "CGIF4": {
                "bit": 12,
                "description": "Channel 4 Global interrupt\n              clear"
              },
              "CGIF5": {
                "bit": 16,
                "description": "Channel 5 Global interrupt\n              clear"
              },
              "CGIF6": {
                "bit": 20,
                "description": "Channel 6 Global interrupt\n              clear"
              },
              "CGIF7": {
                "bit": 24,
                "description": "Channel 7 Global interrupt\n              clear"
              },
              "CTCIF1": {
                "bit": 1,
                "description": "Channel 1 Transfer Complete\n              clear"
              },
              "CTCIF2": {
                "bit": 5,
                "description": "Channel 2 Transfer Complete\n              clear"
              },
              "CTCIF3": {
                "bit": 9,
                "description": "Channel 3 Transfer Complete\n              clear"
              },
              "CTCIF4": {
                "bit": 13,
                "description": "Channel 4 Transfer Complete\n              clear"
              },
              "CTCIF5": {
                "bit": 17,
                "description": "Channel 5 Transfer Complete\n              clear"
              },
              "CTCIF6": {
                "bit": 21,
                "description": "Channel 6 Transfer Complete\n              clear"
              },
              "CTCIF7": {
                "bit": 25,
                "description": "Channel 7 Transfer Complete\n              clear"
              },
              "CHTIF1": {
                "bit": 2,
                "description": "Channel 1 Half Transfer\n              clear"
              },
              "CHTIF2": {
                "bit": 6,
                "description": "Channel 2 Half Transfer\n              clear"
              },
              "CHTIF3": {
                "bit": 10,
                "description": "Channel 3 Half Transfer\n              clear"
              },
              "CHTIF4": {
                "bit": 14,
                "description": "Channel 4 Half Transfer\n              clear"
              },
              "CHTIF5": {
                "bit": 18,
                "description": "Channel 5 Half Transfer\n              clear"
              },
              "CHTIF6": {
                "bit": 22,
                "description": "Channel 6 Half Transfer\n              clear"
              },
              "CHTIF7": {
                "bit": 26,
                "description": "Channel 7 Half Transfer\n              clear"
              },
              "CTEIF1": {
                "bit": 3,
                "description": "Channel 1 Transfer Error\n              clear"
              },
              "CTEIF2": {
                "bit": 7,
                "description": "Channel 2 Transfer Error\n              clear"
              },
              "CTEIF3": {
                "bit": 11,
                "description": "Channel 3 Transfer Error\n              clear"
              },
              "CTEIF4": {
                "bit": 15,
                "description": "Channel 4 Transfer Error\n              clear"
              },
              "CTEIF5": {
                "bit": 19,
                "description": "Channel 5 Transfer Error\n              clear"
              },
              "CTEIF6": {
                "bit": 23,
                "description": "Channel 6 Transfer Error\n              clear"
              },
              "CTEIF7": {
                "bit": 27,
                "description": "Channel 7 Transfer Error\n              clear"
              }
            },
            "CCR1": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR1": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR1": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR1": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR2": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR2": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR2": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR2": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR3": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR3": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR3": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR3": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR4": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR4": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR4": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR4": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR5": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR5": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR5": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR5": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR6": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR6": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR6": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR6": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR7": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR7": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR7": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR7": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40021000",
              "irq": 4
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock configuration register\n          (RCC_CFGR)"
            },
            "CIR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock interrupt register\n          (RCC_CIR)"
            },
            "APB2RSTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB2 peripheral reset register\n          (RCC_APB2RSTR)"
            },
            "APB1RSTR": {
              "offset": "0x10",
              "size": 32,
              "description": "APB1 peripheral reset register\n          (RCC_APB1RSTR)"
            },
            "AHBENR": {
              "offset": "0x14",
              "size": 32,
              "description": "AHB Peripheral Clock enable register\n          (RCC_AHBENR)"
            },
            "APB2ENR": {
              "offset": "0x18",
              "size": 32,
              "description": "APB2 peripheral clock enable register\n          (RCC_APB2ENR)"
            },
            "APB1ENR": {
              "offset": "0x1C",
              "size": 32,
              "description": "APB1 peripheral clock enable register\n          (RCC_APB1ENR)"
            },
            "BDCR": {
              "offset": "0x20",
              "size": 32,
              "description": "Backup domain control register\n          (RCC_BDCR)"
            },
            "CSR": {
              "offset": "0x24",
              "size": 32,
              "description": "Control/status register\n          (RCC_CSR)"
            },
            "AHBRSTR": {
              "offset": "0x28",
              "size": 32,
              "description": "AHB peripheral reset register"
            },
            "CFGR2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Clock configuration register 2"
            },
            "CFGR3": {
              "offset": "0x30",
              "size": 32,
              "description": "Clock configuration register 3"
            },
            "CR2": {
              "offset": "0x34",
              "size": 32,
              "description": "Clock control register 2"
            }
          },
          "bits": {
            "CR": {
              "HSION": {
                "bit": 0,
                "description": "Internal High Speed clock\n              enable"
              },
              "HSIRDY": {
                "bit": 1,
                "description": "Internal High Speed clock ready\n              flag"
              },
              "HSITRIM": {
                "bit": 3,
                "description": "Internal High Speed clock\n              trimming",
                "width": 5
              },
              "HSICAL": {
                "bit": 8,
                "description": "Internal High Speed clock\n              Calibration",
                "width": 8
              },
              "HSEON": {
                "bit": 16,
                "description": "External High Speed clock\n              enable"
              },
              "HSERDY": {
                "bit": 17,
                "description": "External High Speed clock ready\n              flag"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "External High Speed clock\n              Bypass"
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock Security System\n              enable"
              },
              "PLLON": {
                "bit": 24,
                "description": "PLL enable"
              },
              "PLLRDY": {
                "bit": 25,
                "description": "PLL clock ready flag"
              }
            },
            "CFGR": {
              "SW": {
                "bit": 0,
                "description": "System clock Switch",
                "width": 2
              },
              "SWS": {
                "bit": 2,
                "description": "System Clock Switch Status",
                "width": 2
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler",
                "width": 4
              },
              "PPRE": {
                "bit": 8,
                "description": "APB Low speed prescaler\n              (APB1)",
                "width": 3
              },
              "ADCPRE": {
                "bit": 14,
                "description": "ADC prescaler",
                "width": 2
              },
              "PLLSRC": {
                "bit": 16,
                "description": "PLL entry clock source"
              },
              "PLLXTPRE": {
                "bit": 17,
                "description": "HSE divider for PLL entry"
              },
              "PLLMUL": {
                "bit": 18,
                "description": "PLL Multiplication Factor",
                "width": 4
              },
              "MCO": {
                "bit": 24,
                "description": "Microcontroller clock\n              output",
                "width": 3
              }
            },
            "CIR": {
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI Ready Interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE Ready Interrupt flag"
              },
              "HSIRDYF": {
                "bit": 2,
                "description": "HSI Ready Interrupt flag"
              },
              "HSERDYF": {
                "bit": 3,
                "description": "HSE Ready Interrupt flag"
              },
              "PLLRDYF": {
                "bit": 4,
                "description": "PLL Ready Interrupt flag"
              },
              "HSI14RDYF": {
                "bit": 5,
                "description": "HSI14 ready interrupt flag"
              },
              "CSSF": {
                "bit": 7,
                "description": "Clock Security System Interrupt\n              flag"
              },
              "LSIRDYIE": {
                "bit": 8,
                "description": "LSI Ready Interrupt Enable"
              },
              "LSERDYIE": {
                "bit": 9,
                "description": "LSE Ready Interrupt Enable"
              },
              "HSIRDYIE": {
                "bit": 10,
                "description": "HSI Ready Interrupt Enable"
              },
              "HSERDYIE": {
                "bit": 11,
                "description": "HSE Ready Interrupt Enable"
              },
              "PLLRDYIE": {
                "bit": 12,
                "description": "PLL Ready Interrupt Enable"
              },
              "HSI14RDYE": {
                "bit": 13,
                "description": "HSI14 ready interrupt\n              enable"
              },
              "LSIRDYC": {
                "bit": 16,
                "description": "LSI Ready Interrupt Clear"
              },
              "LSERDYC": {
                "bit": 17,
                "description": "LSE Ready Interrupt Clear"
              },
              "HSIRDYC": {
                "bit": 18,
                "description": "HSI Ready Interrupt Clear"
              },
              "HSERDYC": {
                "bit": 19,
                "description": "HSE Ready Interrupt Clear"
              },
              "PLLRDYC": {
                "bit": 20,
                "description": "PLL Ready Interrupt Clear"
              },
              "HSI14RDYC": {
                "bit": 21,
                "description": "HSI 14 MHz Ready Interrupt\n              Clear"
              },
              "CSSC": {
                "bit": 23,
                "description": "Clock security system interrupt\n              clear"
              }
            },
            "APB2RSTR": {
              "SYSCFGRST": {
                "bit": 0,
                "description": "SYSCFG and COMP reset"
              },
              "ADCRST": {
                "bit": 9,
                "description": "ADC interface reset"
              },
              "TIM1RST": {
                "bit": 11,
                "description": "TIM1 timer reset"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI 1 reset"
              },
              "USART1RST": {
                "bit": 14,
                "description": "USART1 reset"
              },
              "TIM16RST": {
                "bit": 17,
                "description": "TIM16 timer reset"
              },
              "TIM17RST": {
                "bit": 18,
                "description": "TIM17 timer reset"
              },
              "DBGMCURST": {
                "bit": 22,
                "description": "Debug MCU reset"
              }
            },
            "APB1RSTR": {
              "TIM2RST": {
                "bit": 0,
                "description": "Timer 2 reset"
              },
              "TIM3RST": {
                "bit": 1,
                "description": "Timer 3 reset"
              },
              "TIM14RST": {
                "bit": 8,
                "description": "Timer 14 reset"
              },
              "WWDGRST": {
                "bit": 11,
                "description": "Window watchdog reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C1 reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "CECRST": {
                "bit": 30,
                "description": "HDMI CEC reset"
              }
            },
            "AHBENR": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA1 clock enable"
              },
              "SRAMEN": {
                "bit": 2,
                "description": "SRAM interface clock\n              enable"
              },
              "FLITFEN": {
                "bit": 4,
                "description": "FLITF clock enable"
              },
              "CRCEN": {
                "bit": 6,
                "description": "CRC clock enable"
              },
              "IOPAEN": {
                "bit": 17,
                "description": "I/O port A clock enable"
              },
              "IOPBEN": {
                "bit": 18,
                "description": "I/O port B clock enable"
              },
              "IOPCEN": {
                "bit": 19,
                "description": "I/O port C clock enable"
              },
              "IOPFEN": {
                "bit": 22,
                "description": "I/O port F clock enable"
              },
              "TSCEN": {
                "bit": 24,
                "description": "Touch sensing controller clock\n              enable"
              }
            },
            "APB2ENR": {
              "SYSCFGEN": {
                "bit": 0,
                "description": "SYSCFG clock enable"
              },
              "ADCEN": {
                "bit": 9,
                "description": "ADC 1 interface clock\n              enable"
              },
              "TIM1EN": {
                "bit": 11,
                "description": "TIM1 Timer clock enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI 1 clock enable"
              },
              "USART1EN": {
                "bit": 14,
                "description": "USART1 clock enable"
              },
              "TIM16EN": {
                "bit": 17,
                "description": "TIM16 timer clock enable"
              },
              "TIM17EN": {
                "bit": 18,
                "description": "TIM17 timer clock enable"
              },
              "DBGMCUEN": {
                "bit": 22,
                "description": "MCU debug module clock\n              enable"
              }
            },
            "APB1ENR": {
              "TIM2EN": {
                "bit": 0,
                "description": "Timer 2 clock enable"
              },
              "TIM3EN": {
                "bit": 1,
                "description": "Timer 3 clock enable"
              },
              "TIM14EN": {
                "bit": 8,
                "description": "Timer 14 clock enable"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock\n              enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C 1 clock enable"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock\n              enable"
              },
              "CECEN": {
                "bit": 30,
                "description": "HDMI CEC interface clock\n              enable"
              }
            },
            "BDCR": {
              "LSEON": {
                "bit": 0,
                "description": "External Low Speed oscillator\n              enable"
              },
              "LSERDY": {
                "bit": 1,
                "description": "External Low Speed oscillator\n              ready"
              },
              "LSEBYP": {
                "bit": 2,
                "description": "External Low Speed oscillator\n              bypass"
              },
              "LSEDRV": {
                "bit": 3,
                "description": "LSE oscillator drive\n              capability",
                "width": 2
              },
              "RTCSEL": {
                "bit": 8,
                "description": "RTC clock source selection",
                "width": 2
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable"
              },
              "BDRST": {
                "bit": 16,
                "description": "Backup domain software\n              reset"
              }
            },
            "CSR": {
              "LSION": {
                "bit": 0,
                "description": "Internal low speed oscillator\n              enable"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "Internal low speed oscillator\n              ready"
              },
              "RMVF": {
                "bit": 24,
                "description": "Remove reset flag"
              },
              "OBLRSTF": {
                "bit": 25,
                "description": "Option byte loader reset\n              flag"
              },
              "PINRSTF": {
                "bit": 26,
                "description": "PIN reset flag"
              },
              "PORRSTF": {
                "bit": 27,
                "description": "POR/PDR reset flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "IWDGRSTF": {
                "bit": 29,
                "description": "Independent watchdog reset\n              flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "LPWRRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              }
            },
            "AHBRSTR": {
              "IOPARST": {
                "bit": 17,
                "description": "I/O port A reset"
              },
              "IOPBRST": {
                "bit": 18,
                "description": "I/O port B reset"
              },
              "IOPCRST": {
                "bit": 19,
                "description": "I/O port C reset"
              },
              "IOPFRST": {
                "bit": 22,
                "description": "I/O port F reset"
              },
              "TSCRST": {
                "bit": 24,
                "description": "Touch sensing controller\n              reset"
              }
            },
            "CFGR2": {
              "PREDIV": {
                "bit": 0,
                "description": "PREDIV division factor",
                "width": 4
              }
            },
            "CFGR3": {
              "USART1SW": {
                "bit": 0,
                "description": "USART1 clock source\n              selection",
                "width": 2
              },
              "I2C1SW": {
                "bit": 4,
                "description": "I2C1 clock source\n              selection"
              },
              "CECSW": {
                "bit": 6,
                "description": "HDMI CEC clock source\n              selection"
              },
              "ADCSW": {
                "bit": 8,
                "description": "ADC clock source selection"
              }
            },
            "CR2": {
              "HSI14ON": {
                "bit": 0,
                "description": "HSI14 clock enable"
              },
              "HSI14RDY": {
                "bit": 1,
                "description": "HR14 clock ready flag"
              },
              "HSI14DIS": {
                "bit": 2,
                "description": "HSI14 clock request from ADC\n              disable"
              },
              "HSI14TRIM": {
                "bit": 3,
                "description": "HSI14 clock trimming",
                "width": 5
              },
              "HSI14CAL": {
                "bit": 8,
                "description": "HSI14 clock calibration",
                "width": 8
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "CFGR1": {
              "offset": "0x00",
              "size": 32,
              "description": "configuration register 1"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "external interrupt configuration register\n          1"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "external interrupt configuration register\n          2"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "external interrupt configuration register\n          3"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "external interrupt configuration register\n          4"
            },
            "CFGR2": {
              "offset": "0x18",
              "size": 32,
              "description": "configuration register 2"
            }
          },
          "bits": {
            "CFGR1": {
              "I2C_PB9_FM": {
                "bit": 19,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits."
              },
              "I2C_PB8_FM": {
                "bit": 18,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits."
              },
              "I2C_PB7_FM": {
                "bit": 17,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits."
              },
              "I2C_PB6_FM": {
                "bit": 16,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits."
              },
              "TIM17_DMA_RMP": {
                "bit": 12,
                "description": "TIM17 DMA request remapping\n              bit"
              },
              "TIM16_DMA_RMP": {
                "bit": 11,
                "description": "TIM16 DMA request remapping\n              bit"
              },
              "USART1_RX_DMA_RMP": {
                "bit": 10,
                "description": "USART1_RX DMA request remapping\n              bit"
              },
              "USART1_TX_DMA_RMP": {
                "bit": 9,
                "description": "USART1_TX DMA remapping\n              bit"
              },
              "ADC_DMA_RMP": {
                "bit": 8,
                "description": "ADC DMA remapping bit"
              },
              "MEM_MODE": {
                "bit": 0,
                "description": "Memory mapping selection\n              bits",
                "width": 2
              }
            },
            "EXTICR1": {
              "EXTI3": {
                "bit": 12,
                "description": "EXTI 3 configuration bits",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI 2 configuration bits",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI 1 configuration bits",
                "width": 4
              },
              "EXTI0": {
                "bit": 0,
                "description": "EXTI 0 configuration bits",
                "width": 4
              }
            },
            "EXTICR2": {
              "EXTI7": {
                "bit": 12,
                "description": "EXTI 7 configuration bits",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI 6 configuration bits",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI 5 configuration bits",
                "width": 4
              },
              "EXTI4": {
                "bit": 0,
                "description": "EXTI 4 configuration bits",
                "width": 4
              }
            },
            "EXTICR3": {
              "EXTI11": {
                "bit": 12,
                "description": "EXTI 11 configuration bits",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI 10 configuration bits",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI 9 configuration bits",
                "width": 4
              },
              "EXTI8": {
                "bit": 0,
                "description": "EXTI 8 configuration bits",
                "width": 4
              }
            },
            "EXTICR4": {
              "EXTI15": {
                "bit": 12,
                "description": "EXTI 15 configuration bits",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI 14 configuration bits",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI 13 configuration bits",
                "width": 4
              },
              "EXTI12": {
                "bit": 0,
                "description": "EXTI 12 configuration bits",
                "width": 4
              }
            },
            "CFGR2": {
              "SRAM_PEF": {
                "bit": 8,
                "description": "SRAM parity flag"
              },
              "PVD_LOCK": {
                "bit": 2,
                "description": "PVD lock enable bit"
              },
              "SRAM_PARITY_LOCK": {
                "bit": 1,
                "description": "SRAM parity lock bit"
              },
              "LOCUP_LOCK": {
                "bit": 0,
                "description": "Cortex-M0 LOCKUP bit enable\n              bit"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x40012400",
              "irq": 12
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "interrupt and status register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "interrupt enable register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "control register"
            },
            "CFGR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "configuration register 1"
            },
            "CFGR2": {
              "offset": "0x10",
              "size": 32,
              "description": "configuration register 2"
            },
            "SMPR": {
              "offset": "0x14",
              "size": 32,
              "description": "sampling time register"
            },
            "TR": {
              "offset": "0x20",
              "size": 32,
              "description": "watchdog threshold register"
            },
            "CHSELR": {
              "offset": "0x28",
              "size": 32,
              "description": "channel selection register"
            },
            "DR": {
              "offset": "0x40",
              "size": 32,
              "description": "data register"
            },
            "CCR": {
              "offset": "0x308",
              "size": 32,
              "description": "common configuration register"
            }
          },
          "bits": {
            "ISR": {
              "AWD": {
                "bit": 7,
                "description": "Analog watchdog flag"
              },
              "OVR": {
                "bit": 4,
                "description": "ADC overrun"
              },
              "EOS": {
                "bit": 3,
                "description": "End of sequence flag"
              },
              "EOC": {
                "bit": 2,
                "description": "End of conversion flag"
              },
              "EOSMP": {
                "bit": 1,
                "description": "End of sampling flag"
              },
              "ADRDY": {
                "bit": 0,
                "description": "ADC ready"
              }
            },
            "IER": {
              "AWDIE": {
                "bit": 7,
                "description": "Analog watchdog interrupt\n              enable"
              },
              "OVRIE": {
                "bit": 4,
                "description": "Overrun interrupt enable"
              },
              "EOSIE": {
                "bit": 3,
                "description": "End of conversion sequence interrupt\n              enable"
              },
              "EOCIE": {
                "bit": 2,
                "description": "End of conversion interrupt\n              enable"
              },
              "EOSMPIE": {
                "bit": 1,
                "description": "End of sampling flag interrupt\n              enable"
              },
              "ADRDYIE": {
                "bit": 0,
                "description": "ADC ready interrupt enable"
              }
            },
            "CR": {
              "ADCAL": {
                "bit": 31,
                "description": "ADC calibration"
              },
              "ADSTP": {
                "bit": 4,
                "description": "ADC stop conversion\n              command"
              },
              "ADSTART": {
                "bit": 2,
                "description": "ADC start conversion\n              command"
              },
              "ADDIS": {
                "bit": 1,
                "description": "ADC disable command"
              },
              "ADEN": {
                "bit": 0,
                "description": "ADC enable command"
              }
            },
            "CFGR1": {
              "AWDCH": {
                "bit": 26,
                "description": "Analog watchdog channel\n              selection",
                "width": 5
              },
              "AWDEN": {
                "bit": 23,
                "description": "Analog watchdog enable"
              },
              "AWDSGL": {
                "bit": 22,
                "description": "Enable the watchdog on a single channel\n              or on all channels"
              },
              "DISCEN": {
                "bit": 16,
                "description": "Discontinuous mode"
              },
              "AUTOFF": {
                "bit": 15,
                "description": "Auto-off mode"
              },
              "AUTDLY": {
                "bit": 14,
                "description": "Auto-delayed conversion\n              mode"
              },
              "CONT": {
                "bit": 13,
                "description": "Single / continuous conversion\n              mode"
              },
              "OVRMOD": {
                "bit": 12,
                "description": "Overrun management mode"
              },
              "EXTEN": {
                "bit": 10,
                "description": "External trigger enable and polarity\n              selection",
                "width": 2
              },
              "EXTSEL": {
                "bit": 6,
                "description": "External trigger selection",
                "width": 3
              },
              "ALIGN": {
                "bit": 5,
                "description": "Data alignment"
              },
              "RES": {
                "bit": 3,
                "description": "Data resolution",
                "width": 2
              },
              "SCANDIR": {
                "bit": 2,
                "description": "Scan sequence direction"
              },
              "DMACFG": {
                "bit": 1,
                "description": "Direct memery access\n              configuration"
              },
              "DMAEN": {
                "bit": 0,
                "description": "Direct memory access\n              enable"
              }
            },
            "CFGR2": {
              "JITOFF_D4": {
                "bit": 31,
                "description": "JITOFF_D4"
              },
              "JITOFF_D2": {
                "bit": 30,
                "description": "JITOFF_D2"
              }
            },
            "SMPR": {
              "SMPR": {
                "bit": 0,
                "description": "Sampling time selection",
                "width": 3
              }
            },
            "TR": {
              "HT": {
                "bit": 16,
                "description": "Analog watchdog higher\n              threshold",
                "width": 12
              },
              "LT": {
                "bit": 0,
                "description": "Analog watchdog lower\n              threshold",
                "width": 12
              }
            },
            "CHSELR": {
              "CHSEL18": {
                "bit": 18,
                "description": "Channel-x selection"
              },
              "CHSEL17": {
                "bit": 17,
                "description": "Channel-x selection"
              },
              "CHSEL16": {
                "bit": 16,
                "description": "Channel-x selection"
              },
              "CHSEL15": {
                "bit": 15,
                "description": "Channel-x selection"
              },
              "CHSEL14": {
                "bit": 14,
                "description": "Channel-x selection"
              },
              "CHSEL13": {
                "bit": 13,
                "description": "Channel-x selection"
              },
              "CHSEL12": {
                "bit": 12,
                "description": "Channel-x selection"
              },
              "CHSEL11": {
                "bit": 11,
                "description": "Channel-x selection"
              },
              "CHSEL10": {
                "bit": 10,
                "description": "Channel-x selection"
              },
              "CHSEL9": {
                "bit": 9,
                "description": "Channel-x selection"
              },
              "CHSEL8": {
                "bit": 8,
                "description": "Channel-x selection"
              },
              "CHSEL7": {
                "bit": 7,
                "description": "Channel-x selection"
              },
              "CHSEL6": {
                "bit": 6,
                "description": "Channel-x selection"
              },
              "CHSEL5": {
                "bit": 5,
                "description": "Channel-x selection"
              },
              "CHSEL4": {
                "bit": 4,
                "description": "Channel-x selection"
              },
              "CHSEL3": {
                "bit": 3,
                "description": "Channel-x selection"
              },
              "CHSEL2": {
                "bit": 2,
                "description": "Channel-x selection"
              },
              "CHSEL1": {
                "bit": 1,
                "description": "Channel-x selection"
              },
              "CHSEL0": {
                "bit": 0,
                "description": "Channel-x selection"
              }
            },
            "DR": {
              "DATA": {
                "bit": 0,
                "description": "Converted data",
                "width": 16
              }
            },
            "CCR": {
              "VBATEN": {
                "bit": 24,
                "description": "VBAT enable"
              },
              "TSEN": {
                "bit": 23,
                "description": "Temperature sensor enable"
              },
              "VREFEN": {
                "bit": 22,
                "description": "Temperature sensor and VREFINT\n              enable"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 27
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register 3"
            },
            "BRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud rate register"
            },
            "GTPR": {
              "offset": "0x10",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            },
            "RTOR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receiver timeout register"
            },
            "RQR": {
              "offset": "0x18",
              "size": 32,
              "description": "Request register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt & status\n          register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt flag clear register"
            },
            "RDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "EOBIE": {
                "bit": 27,
                "description": "End of Block interrupt\n              enable"
              },
              "RTOIE": {
                "bit": 26,
                "description": "Receiver timeout interrupt\n              enable"
              },
              "DEAT": {
                "bit": 21,
                "description": "Driver Enable assertion\n              time",
                "width": 5
              },
              "DEDT": {
                "bit": 16,
                "description": "Driver Enable deassertion\n              time",
                "width": 5
              },
              "OVER8": {
                "bit": 15,
                "description": "Oversampling mode"
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt\n              enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              }
            },
            "CR2": {
              "ADD4": {
                "bit": 28,
                "description": "Address of the USART node",
                "width": 4
              },
              "ADD0": {
                "bit": 24,
                "description": "Address of the USART node",
                "width": 4
              },
              "RTOEN": {
                "bit": 23,
                "description": "Receiver timeout enable"
              },
              "ABRMOD": {
                "bit": 21,
                "description": "Auto baud rate mode",
                "width": 2
              },
              "ABREN": {
                "bit": 20,
                "description": "Auto baud rate enable"
              },
              "MSBFIRST": {
                "bit": 19,
                "description": "Most significant bit first"
              },
              "DATAINV": {
                "bit": 18,
                "description": "Binary data inversion"
              },
              "TXINV": {
                "bit": 17,
                "description": "TX pin active level\n              inversion"
              },
              "RXINV": {
                "bit": 16,
                "description": "RX pin active level\n              inversion"
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap TX/RX pins"
              },
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt\n              enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "LIN break detection length"
              },
              "ADDM7": {
                "bit": 4,
                "description": "7-bit Address Detection/4-bit Address\n              Detection"
              }
            },
            "CR3": {
              "WUFIE": {
                "bit": 22,
                "description": "Wakeup from Stop mode interrupt\n              enable"
              },
              "WUS": {
                "bit": 20,
                "description": "Wakeup from Stop mode interrupt flag\n              selection",
                "width": 2
              },
              "SCARCNT": {
                "bit": 17,
                "description": "Smartcard auto-retry count",
                "width": 3
              },
              "DEP": {
                "bit": 15,
                "description": "Driver enable polarity\n              selection"
              },
              "DEM": {
                "bit": 14,
                "description": "Driver enable mode"
              },
              "DDRE": {
                "bit": 13,
                "description": "DMA Disable on Reception\n              Error"
              },
              "OVRDIS": {
                "bit": 12,
                "description": "Overrun Disable"
              },
              "ONEBIT": {
                "bit": 11,
                "description": "One sample bit method\n              enable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "IrDA low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "IrDA mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "BRR": {
              "DIV_Mantissa": {
                "bit": 4,
                "description": "mantissa of USARTDIV",
                "width": 12
              },
              "DIV_Fraction": {
                "bit": 0,
                "description": "fraction of USARTDIV",
                "width": 4
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            },
            "RTOR": {
              "BLEN": {
                "bit": 24,
                "description": "Block Length",
                "width": 8
              },
              "RTO": {
                "bit": 0,
                "description": "Receiver timeout value",
                "width": 24
              }
            },
            "RQR": {
              "TXFRQ": {
                "bit": 4,
                "description": "Transmit data flush\n              request"
              },
              "RXFRQ": {
                "bit": 3,
                "description": "Receive data flush request"
              },
              "MMRQ": {
                "bit": 2,
                "description": "Mute mode request"
              },
              "SBKRQ": {
                "bit": 1,
                "description": "Send break request"
              },
              "ABRRQ": {
                "bit": 0,
                "description": "Auto baud rate request"
              }
            },
            "ISR": {
              "REACK": {
                "bit": 22,
                "description": "Receive enable acknowledge\n              flag"
              },
              "TEACK": {
                "bit": 21,
                "description": "Transmit enable acknowledge\n              flag"
              },
              "WUF": {
                "bit": 20,
                "description": "Wakeup from Stop mode flag"
              },
              "RWU": {
                "bit": 19,
                "description": "Receiver wakeup from Mute\n              mode"
              },
              "SBKF": {
                "bit": 18,
                "description": "Send break flag"
              },
              "CMF": {
                "bit": 17,
                "description": "character match flag"
              },
              "BUSY": {
                "bit": 16,
                "description": "Busy flag"
              },
              "ABRF": {
                "bit": 15,
                "description": "Auto baud rate flag"
              },
              "ABRE": {
                "bit": 14,
                "description": "Auto baud rate error"
              },
              "EOBF": {
                "bit": 12,
                "description": "End of block flag"
              },
              "RTOF": {
                "bit": 11,
                "description": "Receiver timeout"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS flag"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTS interrupt flag"
              },
              "LBDF": {
                "bit": 8,
                "description": "LIN break detection flag"
              },
              "TXE": {
                "bit": 7,
                "description": "Transmit data register\n              empty"
              },
              "TC": {
                "bit": 6,
                "description": "Transmission complete"
              },
              "RXNE": {
                "bit": 5,
                "description": "Read data register not\n              empty"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle line detected"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error"
              },
              "NF": {
                "bit": 2,
                "description": "Noise detected flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing error"
              },
              "PE": {
                "bit": 0,
                "description": "Parity error"
              }
            },
            "ICR": {
              "WUCF": {
                "bit": 20,
                "description": "Wakeup from Stop mode clear\n              flag"
              },
              "CMCF": {
                "bit": 17,
                "description": "Character match clear flag"
              },
              "EOBCF": {
                "bit": 12,
                "description": "End of timeout clear flag"
              },
              "RTOCF": {
                "bit": 11,
                "description": "Receiver timeout clear\n              flag"
              },
              "CTSCF": {
                "bit": 9,
                "description": "CTS clear flag"
              },
              "LBDCF": {
                "bit": 8,
                "description": "LIN break detection clear\n              flag"
              },
              "TCCF": {
                "bit": 6,
                "description": "Transmission complete clear\n              flag"
              },
              "IDLECF": {
                "bit": 4,
                "description": "Idle line detected clear\n              flag"
              },
              "ORECF": {
                "bit": 3,
                "description": "Overrun error clear flag"
              },
              "NCF": {
                "bit": 2,
                "description": "Noise detected clear flag"
              },
              "FECF": {
                "bit": 1,
                "description": "Framing error clear flag"
              },
              "PECF": {
                "bit": 0,
                "description": "Parity error clear flag"
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive data value",
                "width": 9
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data value",
                "width": 9
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 2
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "control register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "initialization and status\n          register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "ALRMAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "alarm A register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "SSR": {
              "offset": "0x28",
              "size": 32,
              "description": "sub second register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "timestamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "timestamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "time-stamp sub second register"
            },
            "CALR": {
              "offset": "0x3C",
              "size": 32,
              "description": "calibration register"
            },
            "TAFCR": {
              "offset": "0x40",
              "size": 32,
              "description": "tamper and alternate function configuration\n          register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "BKP0R": {
              "offset": "0x50",
              "size": 32,
              "description": "backup register"
            },
            "BKP1R": {
              "offset": "0x54",
              "size": 32,
              "description": "backup register"
            },
            "BKP2R": {
              "offset": "0x58",
              "size": 32,
              "description": "backup register"
            },
            "BKP3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "backup register"
            },
            "BKP4R": {
              "offset": "0x60",
              "size": 32,
              "description": "backup register"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "CR": {
              "TSEDGE": {
                "bit": 3,
                "description": "Time-stamp event active\n              edge"
              },
              "REFCKON": {
                "bit": 4,
                "description": "RTC_REFIN reference clock detection\n              enable (50 or 60 Hz)"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "Bypass the shadow\n              registers"
              },
              "FMT": {
                "bit": 6,
                "description": "Hour format"
              },
              "ALRAE": {
                "bit": 8,
                "description": "Alarm A enable"
              },
              "TSE": {
                "bit": 11,
                "description": "timestamp enable"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "Alarm A interrupt enable"
              },
              "TSIE": {
                "bit": 15,
                "description": "Time-stamp interrupt\n              enable"
              },
              "ADD1H": {
                "bit": 16,
                "description": "Add 1 hour (summer time\n              change)"
              },
              "SUB1H": {
                "bit": 17,
                "description": "Subtract 1 hour (winter time\n              change)"
              },
              "BKP": {
                "bit": 18,
                "description": "Backup"
              },
              "COSEL": {
                "bit": 19,
                "description": "Calibration output\n              selection"
              },
              "POL": {
                "bit": 20,
                "description": "Output polarity"
              },
              "OSEL": {
                "bit": 21,
                "description": "Output selection",
                "width": 2
              },
              "COE": {
                "bit": 23,
                "description": "Calibration output enable"
              }
            },
            "ISR": {
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization\n              flag"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "ALRAF": {
                "bit": 8,
                "description": "Alarm A flag"
              },
              "TSF": {
                "bit": 11,
                "description": "Time-stamp flag"
              },
              "TSOVF": {
                "bit": 12,
                "description": "Time-stamp overflow flag"
              },
              "TAMP1F": {
                "bit": 13,
                "description": "RTC_TAMP1 detection flag"
              },
              "TAMP2F": {
                "bit": 14,
                "description": "RTC_TAMP2 detection flag"
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler\n              factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler\n              factor",
                "width": 15
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format.",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format.",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format.",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format.",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format.",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD\n              format.",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format.",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD\n              format.",
                "width": 4
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Reserved"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a\n              second",
                "width": 15
              }
            },
            "TSTR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format.",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format.",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format.",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD\n              format.",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format.",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD\n              format.",
                "width": 4
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Use an 8-second calibration cycle\n              period"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use a 16-second calibration cycle\n              period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Reserved"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "TAFCR": {
              "PC15MODE": {
                "bit": 23,
                "description": "PC15 mode"
              },
              "PC15VALUE": {
                "bit": 22,
                "description": "PC15 value"
              },
              "PC14MODE": {
                "bit": 21,
                "description": "PC14 mode"
              },
              "PC14VALUE": {
                "bit": 20,
                "description": "PC14 value"
              },
              "PC13MODE": {
                "bit": 19,
                "description": "PC13 mode"
              },
              "PC13VALUE": {
                "bit": 18,
                "description": "RTC_ALARM output type/PC13\n              value"
              },
              "TAMP_PUDIS": {
                "bit": 15,
                "description": "RTC_TAMPx pull-up disable"
              },
              "TAMP_PRCH": {
                "bit": 13,
                "description": "RTC_TAMPx precharge\n              duration",
                "width": 2
              },
              "TAMPFLT": {
                "bit": 11,
                "description": "RTC_TAMPx filter count",
                "width": 2
              },
              "TAMPFREQ": {
                "bit": 8,
                "description": "Tamper sampling frequency",
                "width": 3
              },
              "TAMPTS": {
                "bit": 7,
                "description": "Activate timestamp on tamper detection\n              event"
              },
              "TAMP2_TRG": {
                "bit": 4,
                "description": "Active level for RTC_TAMP2\n              input"
              },
              "TAMP2E": {
                "bit": 3,
                "description": "RTC_TAMP2 input detection\n              enable"
              },
              "TAMPIE": {
                "bit": 2,
                "description": "Tamper interrupt enable"
              },
              "TAMP1TRG": {
                "bit": 1,
                "description": "Active level for RTC_TAMP1\n              input"
              },
              "TAMP1E": {
                "bit": 0,
                "description": "RTC_TAMP1 input detection\n              enable"
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "TSC": {
          "instances": [
            {
              "name": "TSC",
              "base": "0x40024000",
              "irq": 8
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "interrupt enable register"
            },
            "ICR": {
              "offset": "0x08",
              "size": 32,
              "description": "interrupt clear register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt status register"
            },
            "IOHCR": {
              "offset": "0x10",
              "size": 32,
              "description": "I/O hysteresis control\n          register"
            },
            "IOASCR": {
              "offset": "0x18",
              "size": 32,
              "description": "I/O analog switch control\n          register"
            },
            "IOSCR": {
              "offset": "0x20",
              "size": 32,
              "description": "I/O sampling control register"
            },
            "IOCCR": {
              "offset": "0x28",
              "size": 32,
              "description": "I/O channel control register"
            },
            "IOGCSR": {
              "offset": "0x30",
              "size": 32,
              "description": "I/O group control status\n          register"
            },
            "IOG1CR": {
              "offset": "0x34",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG2CR": {
              "offset": "0x38",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG3CR": {
              "offset": "0x3C",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG4CR": {
              "offset": "0x40",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG5CR": {
              "offset": "0x44",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG6CR": {
              "offset": "0x48",
              "size": 32,
              "description": "I/O group x counter register"
            }
          },
          "bits": {
            "CR": {
              "CTPH": {
                "bit": 28,
                "description": "Charge transfer pulse high",
                "width": 4
              },
              "CTPL": {
                "bit": 24,
                "description": "Charge transfer pulse low",
                "width": 4
              },
              "SSD": {
                "bit": 17,
                "description": "Spread spectrum deviation",
                "width": 7
              },
              "SSE": {
                "bit": 16,
                "description": "Spread spectrum enable"
              },
              "SSPSC": {
                "bit": 15,
                "description": "Spread spectrum prescaler"
              },
              "PGPSC": {
                "bit": 12,
                "description": "pulse generator prescaler",
                "width": 3
              },
              "MCV": {
                "bit": 5,
                "description": "Max count value",
                "width": 3
              },
              "IODEF": {
                "bit": 4,
                "description": "I/O Default mode"
              },
              "SYNCPOL": {
                "bit": 3,
                "description": "Synchronization pin\n              polarity"
              },
              "AM": {
                "bit": 2,
                "description": "Acquisition mode"
              },
              "START": {
                "bit": 1,
                "description": "Start a new acquisition"
              },
              "TSCE": {
                "bit": 0,
                "description": "Touch sensing controller\n              enable"
              }
            },
            "IER": {
              "MCEIE": {
                "bit": 1,
                "description": "Max count error interrupt\n              enable"
              },
              "EOAIE": {
                "bit": 0,
                "description": "End of acquisition interrupt\n              enable"
              }
            },
            "ICR": {
              "MCEIC": {
                "bit": 1,
                "description": "Max count error interrupt\n              clear"
              },
              "EOAIC": {
                "bit": 0,
                "description": "End of acquisition interrupt\n              clear"
              }
            },
            "ISR": {
              "MCEF": {
                "bit": 1,
                "description": "Max count error flag"
              },
              "EOAF": {
                "bit": 0,
                "description": "End of acquisition flag"
              }
            },
            "IOHCR": {
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1 Schmitt trigger hysteresis\n              mode"
              }
            },
            "IOASCR": {
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4 analog switch\n              enable"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3 analog switch\n              enable"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2 analog switch\n              enable"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1 analog switch\n              enable"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4 analog switch\n              enable"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3 analog switch\n              enable"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2 analog switch\n              enable"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1 analog switch\n              enable"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4 analog switch\n              enable"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3 analog switch\n              enable"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2 analog switch\n              enable"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1 analog switch\n              enable"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4 analog switch\n              enable"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3 analog switch\n              enable"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2 analog switch\n              enable"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1 analog switch\n              enable"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4 analog switch\n              enable"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3 analog switch\n              enable"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2 analog switch\n              enable"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1 analog switch\n              enable"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4 analog switch\n              enable"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3 analog switch\n              enable"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2 analog switch\n              enable"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1 analog switch\n              enable"
              }
            },
            "IOSCR": {
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4 sampling mode"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3 sampling mode"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2 sampling mode"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1 sampling mode"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4 sampling mode"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3 sampling mode"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2 sampling mode"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1 sampling mode"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4 sampling mode"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3 sampling mode"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2 sampling mode"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1 sampling mode"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4 sampling mode"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3 sampling mode"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2 sampling mode"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1 sampling mode"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4 sampling mode"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3 sampling mode"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2 sampling mode"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1 sampling mode"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4 sampling mode"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3 sampling mode"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2 sampling mode"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1 sampling mode"
              }
            },
            "IOCCR": {
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4 channel mode"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3 channel mode"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2 channel mode"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1 channel mode"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4 channel mode"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3 channel mode"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2 channel mode"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1 channel mode"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4 channel mode"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3 channel mode"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2 channel mode"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1 channel mode"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4 channel mode"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3 channel mode"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2 channel mode"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1 channel mode"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4 channel mode"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3 channel mode"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2 channel mode"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1 channel mode"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4 channel mode"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3 channel mode"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2 channel mode"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1 channel mode"
              }
            },
            "IOGCSR": {
              "G8S": {
                "bit": 23,
                "description": "Analog I/O group x status"
              },
              "G7S": {
                "bit": 22,
                "description": "Analog I/O group x status"
              },
              "G6S": {
                "bit": 21,
                "description": "Analog I/O group x status"
              },
              "G5S": {
                "bit": 20,
                "description": "Analog I/O group x status"
              },
              "G4S": {
                "bit": 19,
                "description": "Analog I/O group x status"
              },
              "G3S": {
                "bit": 18,
                "description": "Analog I/O group x status"
              },
              "G2S": {
                "bit": 17,
                "description": "Analog I/O group x status"
              },
              "G1S": {
                "bit": 16,
                "description": "Analog I/O group x status"
              },
              "G8E": {
                "bit": 7,
                "description": "Analog I/O group x enable"
              },
              "G7E": {
                "bit": 6,
                "description": "Analog I/O group x enable"
              },
              "G6E": {
                "bit": 5,
                "description": "Analog I/O group x enable"
              },
              "G5E": {
                "bit": 4,
                "description": "Analog I/O group x enable"
              },
              "G4E": {
                "bit": 3,
                "description": "Analog I/O group x enable"
              },
              "G3E": {
                "bit": 2,
                "description": "Analog I/O group x enable"
              },
              "G2E": {
                "bit": 1,
                "description": "Analog I/O group x enable"
              },
              "G1E": {
                "bit": 0,
                "description": "Analog I/O group x enable"
              }
            },
            "IOG1CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG2CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG3CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG4CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG5CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG6CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            }
          }
        },
        "CEC": {
          "instances": [
            {
              "name": "CEC",
              "base": "0x40007800",
              "irq": 30
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "configuration register"
            },
            "TXDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Tx data register"
            },
            "RXDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Rx Data Register"
            },
            "ISR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt and Status Register"
            },
            "IER": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt enable register"
            }
          },
          "bits": {
            "CR": {
              "TXEOM": {
                "bit": 2,
                "description": "Tx End Of Message"
              },
              "TXSOM": {
                "bit": 1,
                "description": "Tx start of message"
              },
              "CECEN": {
                "bit": 0,
                "description": "CEC Enable"
              }
            },
            "CFGR": {
              "LBPEGEN": {
                "bit": 11,
                "description": "Generate Error-Bit on Long Bit Period\n              Error"
              },
              "BREGEN": {
                "bit": 10,
                "description": "Generate error-bit on bit rising\n              error"
              },
              "BRESTP": {
                "bit": 9,
                "description": "Rx-stop on bit rising\n              error"
              },
              "RXTOL": {
                "bit": 8,
                "description": "Rx-Tolerance"
              },
              "SFT": {
                "bit": 5,
                "description": "Signal Free Time",
                "width": 3
              },
              "LSTN": {
                "bit": 4,
                "description": "Listen mode"
              },
              "OAR": {
                "bit": 0,
                "description": "Own Address",
                "width": 4
              }
            },
            "TXDR": {
              "TXD": {
                "bit": 0,
                "description": "Tx Data register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDR": {
                "bit": 0,
                "description": "CEC Rx Data Register",
                "width": 8
              }
            },
            "ISR": {
              "TXACKE": {
                "bit": 12,
                "description": "Tx-Missing acknowledge\n              error"
              },
              "TXERR": {
                "bit": 11,
                "description": "Tx-Error"
              },
              "TXUDR": {
                "bit": 10,
                "description": "Tx-Buffer Underrun"
              },
              "TXEND": {
                "bit": 9,
                "description": "End of Transmission"
              },
              "TXBR": {
                "bit": 8,
                "description": "Tx-Byte Request"
              },
              "ARBLST": {
                "bit": 7,
                "description": "Arbitration Lost"
              },
              "RXACKE": {
                "bit": 6,
                "description": "Rx-Missing Acknowledge"
              },
              "LBPE": {
                "bit": 5,
                "description": "Rx-Long Bit Period Error"
              },
              "SBPE": {
                "bit": 4,
                "description": "Rx-Short Bit period error"
              },
              "BRE": {
                "bit": 3,
                "description": "Rx-Bit rising error"
              },
              "RXOVR": {
                "bit": 2,
                "description": "Rx-Overrun"
              },
              "RXEND": {
                "bit": 1,
                "description": "End Of Reception"
              },
              "RXBR": {
                "bit": 0,
                "description": "Rx-Byte Received"
              }
            },
            "IER": {
              "TXACKIE": {
                "bit": 12,
                "description": "Tx-Missing Acknowledge Error Interrupt\n              Enable"
              },
              "TXERRIE": {
                "bit": 11,
                "description": "Tx-Error Interrupt Enable"
              },
              "TXUDRIE": {
                "bit": 10,
                "description": "Tx-Underrun interrupt\n              enable"
              },
              "TXENDIE": {
                "bit": 9,
                "description": "Tx-End of message interrupt\n              enable"
              },
              "TXBRIE": {
                "bit": 8,
                "description": "Tx-Byte Request Interrupt\n              Enable"
              },
              "ARBLSTIE": {
                "bit": 7,
                "description": "Arbitration Lost Interrupt\n              Enable"
              },
              "RXACKIE": {
                "bit": 6,
                "description": "Rx-Missing Acknowledge Error Interrupt\n              Enable"
              },
              "LBPEIE": {
                "bit": 5,
                "description": "Long Bit Period Error Interrupt\n              Enable"
              },
              "SBPEIE": {
                "bit": 4,
                "description": "Short Bit Period Error Interrupt\n              Enable"
              },
              "BREIE": {
                "bit": 3,
                "description": "Bit Rising Error Interrupt\n              Enable"
              },
              "RXOVRIE": {
                "bit": 2,
                "description": "Rx-Buffer Overrun Interrupt\n              Enable"
              },
              "RXENDIE": {
                "bit": 1,
                "description": "End Of Reception Interrupt\n              Enable"
              },
              "RXBRIE": {
                "bit": 0,
                "description": "Rx-Byte Received Interrupt\n              Enable"
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "Flash",
              "base": "0x40022000",
              "irq": 3
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash access control register"
            },
            "KEYR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash key register"
            },
            "OPTKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash option key register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Flash status register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash control register"
            },
            "AR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash address register"
            },
            "OBR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Option byte register"
            },
            "WRPR": {
              "offset": "0x20",
              "size": 32,
              "description": "Write protection register"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "LATENCY",
                "width": 3
              },
              "PRFTBE": {
                "bit": 4,
                "description": "PRFTBE"
              },
              "PRFTBS": {
                "bit": 5,
                "description": "PRFTBS"
              }
            },
            "KEYR": {
              "FKEYR": {
                "bit": 0,
                "description": "Flash Key",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEYR": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "EOP": {
                "bit": 5,
                "description": "End of operation"
              },
              "WRPRT": {
                "bit": 4,
                "description": "Write protection error"
              },
              "PGERR": {
                "bit": 2,
                "description": "Programming error"
              },
              "BSY": {
                "bit": 0,
                "description": "Busy"
              }
            },
            "CR": {
              "FORCE_OPTLOAD": {
                "bit": 13,
                "description": "Force option byte loading"
              },
              "EOPIE": {
                "bit": 12,
                "description": "End of operation interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 10,
                "description": "Error interrupt enable"
              },
              "OPTWRE": {
                "bit": 9,
                "description": "Option bytes write enable"
              },
              "LOCK": {
                "bit": 7,
                "description": "Lock"
              },
              "STRT": {
                "bit": 6,
                "description": "Start"
              },
              "OPTER": {
                "bit": 5,
                "description": "Option byte erase"
              },
              "OPTPG": {
                "bit": 4,
                "description": "Option byte programming"
              },
              "MER": {
                "bit": 2,
                "description": "Mass erase"
              },
              "PER": {
                "bit": 1,
                "description": "Page erase"
              },
              "PG": {
                "bit": 0,
                "description": "Programming"
              }
            },
            "AR": {
              "FAR": {
                "bit": 0,
                "description": "Flash address",
                "width": 32
              }
            },
            "OBR": {
              "Data1": {
                "bit": 24,
                "description": "Data1",
                "width": 8
              },
              "Data0": {
                "bit": 16,
                "description": "Data0",
                "width": 8
              },
              "VDDA_MONITOR": {
                "bit": 13,
                "description": "VDDA_MONITOR"
              },
              "BOOT1": {
                "bit": 12,
                "description": "BOOT1"
              },
              "nRST_STDBY": {
                "bit": 10,
                "description": "nRST_STDBY"
              },
              "nRST_STOP": {
                "bit": 9,
                "description": "nRST_STOP"
              },
              "WDG_SW": {
                "bit": 8,
                "description": "WDG_SW"
              },
              "LEVEL2_PROT": {
                "bit": 2,
                "description": "Level 2 protection status"
              },
              "LEVEL1_PROT": {
                "bit": 1,
                "description": "Level 1 protection status"
              },
              "OPTERR": {
                "bit": 0,
                "description": "Option byte error"
              }
            },
            "WRPR": {
              "WRP": {
                "bit": 0,
                "description": "Write protect",
                "width": 16
              }
            }
          }
        },
        "DBGMCU": {
          "instances": [
            {
              "name": "DBGMCU",
              "base": "0x40015800"
            }
          ],
          "registers": {
            "IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "MCU Device ID Code Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Debug MCU Configuration\n          Register"
            },
            "APBLFZ": {
              "offset": "0x08",
              "size": 32,
              "description": "APB Low Freeze Register"
            },
            "APBHFZ": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB High Freeze Register"
            }
          },
          "bits": {
            "IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "Device Identifier",
                "width": 12
              },
              "DIV_ID": {
                "bit": 12,
                "description": "Division Identifier",
                "width": 4
              },
              "REV_ID": {
                "bit": 16,
                "description": "Revision Identifier",
                "width": 16
              }
            },
            "CR": {
              "DBG_STOP": {
                "bit": 1,
                "description": "Debug Stop Mode"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "Debug Standby Mode"
              }
            },
            "APBLFZ": {
              "DBG_TIMER2_STOP": {
                "bit": 0,
                "description": "Debug Timer 2 stopped when Core is\n              halted"
              },
              "DBG_TIMER3_STOP": {
                "bit": 1,
                "description": "Debug Timer 3 stopped when Core is\n              halted"
              },
              "DBG_TIMER6_STOP": {
                "bit": 4,
                "description": "Debug Timer 6 stopped when Core is\n              halted"
              },
              "DBG_TIMER14_STOP": {
                "bit": 8,
                "description": "Debug Timer 14 stopped when Core is\n              halted"
              },
              "DBG_RTC_STOP": {
                "bit": 10,
                "description": "Debug RTC stopped when Core is\n              halted"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "Debug Window Wachdog stopped when Core\n              is halted"
              },
              "DBG_IWDG_STOP": {
                "bit": 12,
                "description": "Debug Independent Wachdog stopped when\n              Core is halted"
              },
              "I2C1_SMBUS_TIMEOUT": {
                "bit": 21,
                "description": "SMBUS timeout mode stopped when Core is\n              halted"
              }
            },
            "APBHFZ": {
              "DBG_TIMER1_STOP": {
                "bit": 11,
                "description": "Debug Timer 1 stopped when Core is\n              halted"
              },
              "DBG_TIMER15_STO": {
                "bit": 16,
                "description": "Debug Timer 15 stopped when Core is\n              halted"
              },
              "DBG_TIMER16_STO": {
                "bit": 17,
                "description": "Debug Timer 16 stopped when Core is\n              halted"
              },
              "DBG_TIMER17_STO": {
                "bit": 18,
                "description": "Debug Timer 17 stopped when Core is\n              halted"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 47,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQ_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_IRQ_IRQHandler"
          },
          {
            "number": 18,
            "name": "RTC_IRQ_IRQHandler"
          },
          {
            "number": 19,
            "name": "FLASH_IRQ_IRQHandler"
          },
          {
            "number": 20,
            "name": "RCC_IRQ_IRQHandler"
          },
          {
            "number": 21,
            "name": "EXTI0_1_IRQ_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI2_3_IRQ_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI4_15_IRQ_IRQHandler"
          },
          {
            "number": 24,
            "name": "TSC_IRQ_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA_CH1_IRQ_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA_CH2_3_IRQ_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA_CH4_5_IRQ_IRQHandler"
          },
          {
            "number": 28,
            "name": "ADC_COMP_IRQ_IRQHandler"
          },
          {
            "number": 29,
            "name": "TIM1_BRK_UP_IRQ_IRQHandler"
          },
          {
            "number": 30,
            "name": "TIM1_CC_IRQ_IRQHandler"
          },
          {
            "number": 31,
            "name": "TIM2_IRQ_IRQHandler"
          },
          {
            "number": 32,
            "name": "TIM3_IRQ_IRQHandler"
          },
          {
            "number": 35,
            "name": "TIM14_IRQ_IRQHandler"
          },
          {
            "number": 37,
            "name": "TIM16_IRQ_IRQHandler"
          },
          {
            "number": 38,
            "name": "TIM17_IRQ_IRQHandler"
          },
          {
            "number": 39,
            "name": "I2C1_IRQ_IRQHandler"
          },
          {
            "number": 41,
            "name": "SPI1_IRQ_IRQHandler"
          },
          {
            "number": 43,
            "name": "USART1_IRQ_IRQHandler"
          },
          {
            "number": 46,
            "name": "CEC_IRQ_IRQHandler"
          }
        ]
      }
    }
  }
}