{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601980433781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601980433781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 13:33:53 2020 " "Processing started: Tue Oct 06 13:33:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601980433781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601980433781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601980433781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1601980434046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab2.v(68) " "Verilog HDL information at lab2.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1601980434093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 3 3 " "Found 3 design units, including 3 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601980434093 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_controller " "Found entity 2: SPI_controller" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601980434093 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_divider " "Found entity 3: clk_divider" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601980434093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601980434093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab2.v(13) " "Verilog HDL Parameter Declaration warning at lab2.v(13): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1601980434093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab2.v(14) " "Verilog HDL Parameter Declaration warning at lab2.v(14): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1601980434093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab2.v(15) " "Verilog HDL Parameter Declaration warning at lab2.v(15): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1601980434093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab2.v(16) " "Verilog HDL Parameter Declaration warning at lab2.v(16): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1601980434093 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab2.v(17) " "Verilog HDL Parameter Declaration warning at lab2.v(17): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1601980434093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601980434109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:divider\"" {  } { { "lab2.v" "divider" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601980434124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab2.v(106) " "Verilog HDL assignment warning at lab2.v(106): truncated value with size 32 to match size of target (8)" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601980434124 "|lab2|clk_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_controller SPI_controller:my_SPI " "Elaborating entity \"SPI_controller\" for hierarchy \"SPI_controller:my_SPI\"" {  } { { "lab2.v" "my_SPI" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601980434124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_sclk lab2.v(21) " "Verilog HDL or VHDL warning at lab2.v(21): object \"start_sclk\" assigned a value but never read" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601980434124 "|lab2|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_transact lab2.v(25) " "Verilog HDL or VHDL warning at lab2.v(25): object \"start_transact\" assigned a value but never read" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601980434124 "|lab2|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lab2.v(38) " "Verilog HDL assignment warning at lab2.v(38): truncated value with size 32 to match size of target (3)" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601980434124 "|lab2|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab2.v(72) " "Verilog HDL assignment warning at lab2.v(72): truncated value with size 32 to match size of target (16)" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601980434124 "|lab2|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab2.v(87) " "Verilog HDL assignment warning at lab2.v(87): truncated value with size 32 to match size of target (5)" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601980434124 "|lab2|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab2.v(91) " "Verilog HDL assignment warning at lab2.v(91): truncated value with size 32 to match size of target (5)" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601980434124 "|lab2|SPI_controller:my_SPI"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clr VCC " "Pin \"clr\" is stuck at VCC" {  } { { "lab2.v" "" { Text "D:/stud/5309/Marchuk/lab2/lab2.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601980434468 "|lab2|clr"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1601980434468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/stud/5309/Marchuk/lab2/output_files/lab2.map.smsg " "Generated suppressed messages file D:/stud/5309/Marchuk/lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1601980434531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601980434593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601980434593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601980434624 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601980434624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601980434624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601980434624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601980434640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 13:33:54 2020 " "Processing ended: Tue Oct 06 13:33:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601980434640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601980434640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601980434640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601980434640 ""}
