/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  reg [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[158] & in_data[110]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z & in_data[191]);
  assign celloutsig_0_0z = ~(in_data[64] | in_data[2]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z | celloutsig_0_6z);
  assign celloutsig_0_10z = ~(celloutsig_0_4z | celloutsig_0_8z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_1_10z = celloutsig_1_5z | celloutsig_1_1z[2];
  assign celloutsig_0_5z = ~(celloutsig_0_3z ^ celloutsig_0_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z[8] ^ celloutsig_0_7z);
  assign celloutsig_0_4z = { in_data[59:49], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } === { in_data[31:22], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z } === { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_3z = { in_data[59:51], celloutsig_0_0z } <= { in_data[65:63], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[72:71], celloutsig_0_1z, celloutsig_0_5z } <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[32:27] <= { in_data[22:18], celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_1z[3:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } <= { in_data[153:146], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } <= { celloutsig_1_4z[4:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[2], celloutsig_1_4z } <= { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[124:121] != celloutsig_1_1z;
  assign celloutsig_1_12z = ~^ { in_data[107:106], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z } >> { celloutsig_1_17z[2:1], celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_1_9z = { in_data[167], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } >> { in_data[159:146], celloutsig_1_5z };
  assign celloutsig_1_14z = in_data[189:184] >> { in_data[124:123], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_17z = { celloutsig_1_9z[11:10], celloutsig_1_8z } >> celloutsig_1_4z[2:0];
  assign celloutsig_1_19z = { celloutsig_1_14z[4:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_8z } >> { celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[148:145] >> { in_data[168:166], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z } <<< { in_data[12:3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_13z = celloutsig_0_9z[4:2];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_4z = { in_data[112:104], celloutsig_1_2z };
  assign { out_data[136:128], out_data[104:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
