Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

PC-VINCENT::  Sat May 21 19:45:46 2016

par -w -intstyle ise -ol high -mt off mandelbrot_map.ncd mandelbrot.ncd
mandelbrot.pcf 


Constraints file: mandelbrot.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\ISE\14.7\ISE_DS\ISE\.
   "mandelbrot" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.10 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,075 out of 126,800    2%
    Number used as Flip Flops:               2,457
    Number used as Latches:                    386
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:              232
  Number of Slice LUTs:                      4,524 out of  63,400    7%
    Number used as logic:                    4,507 out of  63,400    7%
      Number using O6 output only:           3,058
      Number using O5 output only:             289
      Number using O5 and O6:                1,160
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  19,000    0%
    Number used exclusively as route-thrus:     17
      Number with same-slice register load:      0
      Number with same-slice carry load:        17
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,190 out of  15,850   13%
  Number of LUT Flip Flop pairs used:        5,122
    Number with an unused Flip Flop:         2,119 out of   5,122   41%
    Number with an unused LUT:                 598 out of   5,122   11%
    Number of fully used LUT-FF pairs:       2,405 out of   5,122   46%
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        22 out of     210   10%
    Number of LOCed IOBs:                       22 out of      22  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 80 out of     135   59%
    Number using RAMB36E1 only:                 80
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     270    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                          192 out of     240   80%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:2802 - Read 387 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these
   constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
Starting initial Timing Analysis.  REAL time: 45 secs 
Finished initial Timing Analysis.  REAL time: 45 secs 

Starting Router


Phase  1  : 65276 unrouted;      REAL time: 47 secs 

Phase  2  : 29963 unrouted;      REAL time: 48 secs 

Phase  3  : 5704 unrouted;      REAL time: 1 mins 1 secs 

Phase  4  : 5739 unrouted; (Setup:6549768, Hold:7528, Component Switching Limit:0)     REAL time: 1 mins 25 secs 

Phase  5  : 0 unrouted; (Setup:6843609, Hold:7372, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  6  : 0 unrouted; (Setup:6843609, Hold:7372, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  7  : 0 unrouted; (Setup:6843609, Hold:7372, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  8  : 0 unrouted; (Setup:6843609, Hold:7372, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  9  : 0 unrouted; (Setup:6746160, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 49 secs 
Total REAL time to Router completion: 1 mins 49 secs 
Total CPU time to Router completion: 1 mins 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |BUFGCTRL_X0Y31| No   | 1479 |  0.310     |  1.899      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.730      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.631      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.342      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.650      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.407      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.691      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.492      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.756      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.735      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.652      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.710      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.717      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.659      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.709      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.486      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.617      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.879      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.547      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.799      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.014      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.532      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.818      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.916      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.546      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.768      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.590      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.634      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.698      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.585      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.989      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.641      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.667      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.821      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.698      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.829      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.788      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.619      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.543      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.771      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.483      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.791      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.799      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.940      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.488      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.728      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.653      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.347      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.528      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.022      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.595      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.488      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.641      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.539      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.346      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.539      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.122      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.632      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.703      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.648      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.405      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.543      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.541      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.683      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.623      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.548      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.822      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.697      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.648      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.820      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.822      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.704      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.773      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.719      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.558      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.483      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.790      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.486      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.813      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.727      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.546      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.778      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.634      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.690      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.625      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.499      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.629      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.342      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.790      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.832      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.539      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.895      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.503      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.851      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.545      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.629      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.685      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.617      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.545      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.892      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.998      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.497      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.828      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.880      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.682      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.838      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.730      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.519      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.797      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.165      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.830      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.624      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.494      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.491      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.627      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.657      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.650      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.730      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.398      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.971      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.650      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.539      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.943      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.660      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.632      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.790      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.825      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.906      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.678      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[7]_AND_115 |              |      |      |            |             |
|                  _o |         Local|      |    9 |  0.000     |  0.777      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.541      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.711      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.740      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[7]_AND_51_ |              |      |      |            |             |
|                   o |         Local|      |    9 |  0.000     |  0.701      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.649      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.487      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.589      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.847      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.491      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.405      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.640      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.536      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.357      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.958      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.544      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.643      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.658      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.703      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.543      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.503      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.350      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.497      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.590      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.849      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.484      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.550      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.346      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.639      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.400      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.944      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.832      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.697      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.800      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.774      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.632      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.866      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.548      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.679      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.764      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.529      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.790      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.950      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.488      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.616      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.666      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.553      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.774      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.338      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.539      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.548      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.861      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.988      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.951      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.925      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.799      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.642      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.491      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.483      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.638      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.339      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.497      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.633      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.709      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.758      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.828      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.405      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.712      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.031      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.802      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.928      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.852      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.515      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.405      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.728      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.483      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.346      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.520      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.787      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.553      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.531      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.818      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.001      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.625      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.953      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.682      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.589      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.631      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.484      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.879      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.828      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.595      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.765      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.790      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.735      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.639      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.530      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.375      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.638      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  1.065      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.546      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.638      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.519      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.643      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.932      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.728      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.019      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.547      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.728      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.501      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.717      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.705      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.595      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.590      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.831      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.844      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.405      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.633      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.790      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.797      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.675      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.339      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.347      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.350      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.806      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.659      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.350      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.536      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.646      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.634      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.594      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.633      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.648      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.494      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.482      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.553      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.400      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.630      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.826      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.834      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.501      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.497      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.597      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.628      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.712      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.667      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.685      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.595      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.649      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.735      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.496      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.342      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.196      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.346      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.118      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.357      |
+---------------------+--------------+------+------+------------+-------------+
|I6/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 6746160 (Setup: 6746160, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

INFO:Timing:2802 - Read 387 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    -6.310ns|    16.310ns|    1724|     6591537
  pin" 100 MHz HIGH 50%                     | HOLD        |     0.093ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |    -3.855ns|    13.855ns|       2|        6666
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.020ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I1Instincrmentxs_7_LDC = MAXDELAY T | SETUP       |    -3.766ns|    13.766ns|       2|        7401
  O TIMEGRP "TO_I1Instincrmentxs_7_LDC"     | HOLD        |     1.261ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |    -3.673ns|    13.673ns|       2|        7085
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     0.938ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I4Instincrmentys_11_LDC = MAXDELAY  | SETUP       |    -3.673ns|    13.673ns|       2|        7013
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.004ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I1Instincrmentys_7_LDC = MAXDELAY T | SETUP       |    -3.666ns|    13.666ns|       2|        6885
  O TIMEGRP "TO_I1Instincrmentys_7_LDC"     | HOLD        |     1.945ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |    -3.626ns|    13.626ns|       2|        6756
  TO TIMEGRP         "TO_I3Instincrmentxs_3 | HOLD        |     0.910ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |    -3.604ns|    13.604ns|       2|        6561
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.011ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |    -3.528ns|    13.528ns|       2|        6269
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.110ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |    -3.507ns|    13.507ns|       2|        6231
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.029ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |    -3.484ns|    13.484ns|       2|        6280
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     0.966ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I4Instincrmentys_13_LDC = MAXDELAY  | SETUP       |    -3.383ns|    13.383ns|       2|        6239
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     0.989ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |    -3.372ns|    13.372ns|       2|        6291
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     0.775ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |    -3.240ns|    13.240ns|       2|        5749
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.143ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |    -3.186ns|    13.186ns|       2|        5682
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.056ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |    -3.140ns|    13.140ns|       2|        5890
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     0.967ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |    -2.860ns|    12.860ns|       2|        5026
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.006ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |    -2.815ns|    12.815ns|       2|        5110
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.051ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |    -2.806ns|    12.806ns|       2|        4913
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.234ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |    -2.790ns|    12.790ns|       2|        4973
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.139ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |    -2.608ns|    12.608ns|       2|        4475
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.033ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |    -2.431ns|    12.431ns|       2|        4501
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     0.901ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |    -2.380ns|    12.380ns|       2|        4533
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     0.982ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |    -2.371ns|    12.371ns|       2|        4283
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     0.889ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |    -2.309ns|    12.309ns|       2|        3840
  O TIMEGRP "TO_I3Instincrmentxs_8_LDC"     | HOLD        |     1.130ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |    -1.903ns|    11.903ns|       2|        3198
  O TIMEGRP "TO_I3Instincrmentxs_9_LDC"     | HOLD        |     1.165ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |    -1.079ns|    11.079ns|       2|        1475
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     0.939ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentys_25_LDC = MAXDELAY  | SETUP       |    -0.893ns|    10.893ns|       2|        1187
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     1.136ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |    -0.886ns|    10.886ns|       2|        1098
  TO TIMEGRP         "TO_I6Instincrmentxs_3 | HOLD        |     1.160ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentys_30_LDC = MAXDELAY  | SETUP       |    -0.746ns|    10.746ns|       2|        1185
  TO TIMEGRP         "TO_I6Instincrmentys_3 | HOLD        |     0.912ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |    -0.715ns|    10.715ns|       2|         820
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     0.958ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |    -0.705ns|    10.705ns|       2|         890
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     0.975ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |    -0.668ns|    10.668ns|       2|         743
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     1.066ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |    -0.585ns|    10.585ns|       1|         585
  TO TIMEGRP         "TO_I6Instincrmentxs_3 | HOLD        |     1.159ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |    -0.572ns|    10.572ns|       2|         830
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     1.022ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentys_28_LDC = MAXDELAY  | SETUP       |    -0.551ns|    10.551ns|       2|         866
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     0.948ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |    -0.511ns|    10.511ns|       1|         511
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     1.141ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentys_31_LDC = MAXDELAY  | SETUP       |    -0.401ns|    10.401ns|       1|         401
  TO TIMEGRP         "TO_I6Instincrmentys_3 | HOLD        |     1.192ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |    -0.398ns|    10.398ns|       1|         398
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     1.158ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentys_24_LDC = MAXDELAY  | SETUP       |    -0.379ns|    10.379ns|       1|         379
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     1.148ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |    -0.369ns|    10.369ns|       1|         369
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     1.086ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |    -0.253ns|    10.253ns|       1|         253
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     1.071ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |    -0.248ns|    10.248ns|       1|         248
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     1.040ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |    -0.210ns|    10.210ns|       1|         210
  TO TIMEGRP         "TO_I6Instincrmentxs_2 | HOLD        |     1.137ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |    -0.190ns|    10.190ns|       1|         190
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     0.871ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I6Instincrmentys_29_LDC = MAXDELAY  | SETUP       |    -0.135ns|    10.135ns|       1|         135
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     1.060ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     0.172ns|     9.828ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     0.949ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     0.202ns|     9.798ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     1.016ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_29_LDC = MAXDELAY  | MAXDELAY    |     0.226ns|     9.774ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.980ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     0.241ns|     9.759ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     1.326ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     0.313ns|     9.687ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     1.308ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     0.326ns|     9.674ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     0.990ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     0.338ns|     9.662ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     1.136ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     0.372ns|     9.628ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     1.208ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     0.390ns|     9.610ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_3 | HOLD        |     1.053ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     0.396ns|     9.604ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     1.119ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     0.397ns|     9.603ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     1.222ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     0.423ns|     9.577ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     1.169ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_10_LDC = MAXDELAY  | SETUP       |     0.462ns|     9.538ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     0.950ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_14_LDC = MAXDELAY  | MAXDELAY    |     0.511ns|     9.489ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     1.152ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_23_LDC = MAXDELAY  | MAXDELAY    |     0.521ns|     9.479ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     1.186ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_13_LDC = MAXDELAY  | SETUP       |     0.588ns|     9.412ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     1.094ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     0.639ns|     9.361ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     1.028ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     0.641ns|     9.359ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.941ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_28_LDC = MAXDELAY  | MAXDELAY    |     0.693ns|     9.307ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.983ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     0.713ns|     9.287ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     1.063ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     0.742ns|     9.258ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     1.219ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_15_LDC = MAXDELAY  | SETUP       |     0.749ns|     9.251ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     0.966ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_11_LDC = MAXDELAY  | SETUP       |     0.756ns|     9.244ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     1.029ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     0.759ns|     9.241ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     1.040ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     0.788ns|     9.212ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_3 | HOLD        |     1.199ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     0.814ns|     9.186ns|       0|           0
  O TIMEGRP "TO_I6Instincrmentys_9_LDC"     | HOLD        |     1.194ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_25_LDC = MAXDELAY  | MAXDELAY    |     0.876ns|     9.124ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     1.016ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     0.876ns|     9.124ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     1.035ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     0.884ns|     9.116ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_2 | HOLD        |     1.197ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     0.886ns|     9.114ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     1.052ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     0.905ns|     9.095ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     1.100ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     0.924ns|     9.076ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     1.194ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     0.927ns|     9.073ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     0.996ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     0.956ns|     9.044ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.952ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_21_LDC = MAXDELAY  | MAXDELAY    |     0.969ns|     9.031ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     1.060ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_20_LDC = MAXDELAY  | MAXDELAY    |     1.024ns|     8.976ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     1.098ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     1.086ns|     8.914ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     1.188ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     1.112ns|     8.888ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     1.106ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_17_LDC = MAXDELAY  | MAXDELAY    |     1.136ns|     8.864ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.938ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     1.136ns|     8.864ns|       0|           0
  O TIMEGRP "TO_I6Instincrmentxs_8_LDC"     | HOLD        |     1.101ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_17_LDC = MAXDELAY  | SETUP       |     1.173ns|     8.827ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     1.264ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     1.214ns|     8.786ns|       0|           0
  O TIMEGRP "TO_I6Instincrmentxs_9_LDC"     | HOLD        |     1.124ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_12_LDC = MAXDELAY  | MAXDELAY    |     1.225ns|     8.775ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     1.066ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_19_LDC = MAXDELAY  | MAXDELAY    |     1.242ns|     8.758ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.974ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     1.273ns|     8.727ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     1.010ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_11_LDC = MAXDELAY  | MAXDELAY    |     1.283ns|     8.717ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.940ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     1.291ns|     8.709ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentxs_1 | HOLD        |     1.211ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     1.406ns|     8.594ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     1.054ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     1.448ns|     8.552ns|       0|           0
  TO TIMEGRP         "TO_I6Instincrmentys_1 | HOLD        |     1.075ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_8_LDC = MAXDELAY T | MAXDELAY    |     1.470ns|     8.530ns|       0|           0
  O TIMEGRP "TO_I1Instincrmentys_8_LDC"     | HOLD        |     0.943ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I6Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     1.515ns|     8.485ns|       0|           0
  O TIMEGRP "TO_I6Instincrmentys_8_LDC"     | HOLD        |     1.185ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     1.730ns|     8.270ns|       0|           0
  O TIMEGRP "TO_I1Instincrmentys_9_LDC"     | HOLD        |     0.832ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     1.809ns|     8.191ns|       0|           0
  O TIMEGRP "TO_I1Instincrmentxs_8_LDC"     | HOLD        |     1.054ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_15_LDC = MAXDELAY  | MAXDELAY    |     1.838ns|     8.162ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.092ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_12_LDC = MAXDELAY  | MAXDELAY    |     1.839ns|     8.161ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     0.992ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     1.843ns|     8.157ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     0.880ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_17_LDC = MAXDELAY  | MAXDELAY    |     1.854ns|     8.146ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.044ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     1.925ns|     8.075ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.023ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_10_LDC = MAXDELAY  | MAXDELAY    |     1.959ns|     8.041ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.154ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     1.999ns|     8.001ns|       0|           0
  O TIMEGRP "TO_I1Instincrmentxs_9_LDC"     | HOLD        |     1.180ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_13_LDC = MAXDELAY  | MAXDELAY    |     2.014ns|     7.986ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     0.995ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     2.056ns|     7.944ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.148ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     2.071ns|     7.929ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_3 | HOLD        |     1.107ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_19_LDC = MAXDELAY  | MAXDELAY    |     2.078ns|     7.922ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.267ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     2.085ns|     7.915ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.217ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     2.128ns|     7.872ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     0.975ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     2.134ns|     7.866ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.239ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     2.146ns|     7.854ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     0.982ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_11_LDC = MAXDELAY  | MAXDELAY    |     2.161ns|     7.839ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.120ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     2.174ns|     7.826ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.046ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_29_LDC = MAXDELAY  | MAXDELAY    |     2.227ns|     7.773ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.010ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_23_LDC = MAXDELAY  | MAXDELAY    |     2.227ns|     7.773ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.111ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     2.252ns|     7.748ns|       0|           0
  O TIMEGRP "TO_I7Instincrmentxs_9_LDC"     | HOLD        |     1.240ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     2.263ns|     7.737ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.271ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     2.264ns|     7.736ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.123ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     2.278ns|     7.722ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.037ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     2.289ns|     7.711ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_3 | HOLD        |     1.029ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     2.293ns|     7.707ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     0.952ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     2.304ns|     7.696ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.053ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |     2.312ns|     7.688ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.084ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     2.317ns|     7.683ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.039ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     2.319ns|     7.681ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.060ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     2.328ns|     7.672ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     0.973ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     2.328ns|     7.672ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.109ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     2.331ns|     7.669ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.173ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_30_LDC = MAXDELAY  | MAXDELAY    |     2.332ns|     7.668ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_3 | HOLD        |     1.000ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     2.341ns|     7.659ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.157ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     2.343ns|     7.657ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.103ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     2.346ns|     7.654ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.390ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     2.349ns|     7.651ns|       0|           0
  O TIMEGRP "TO_I8Instincrmentxs_8_LDC"     | HOLD        |     1.152ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     2.368ns|     7.632ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.007ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     2.386ns|     7.614ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.119ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     2.402ns|     7.598ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     0.943ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     2.405ns|     7.595ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_3 | HOLD        |     1.048ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     2.406ns|     7.594ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.027ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     2.406ns|     7.594ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.164ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     2.412ns|     7.588ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.120ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     2.417ns|     7.583ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     2.075ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     2.418ns|     7.582ns|       0|           0
  O TIMEGRP "TO_I8Instincrmentxs_9_LDC"     | HOLD        |     0.988ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     2.425ns|     7.575ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.040ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     2.437ns|     7.563ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.079ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     2.439ns|     7.561ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.095ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     2.446ns|     7.554ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     0.981ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     2.452ns|     7.548ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.725ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     2.454ns|     7.546ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.158ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     2.462ns|     7.538ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.095ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     2.470ns|     7.530ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.208ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_15_LDC = MAXDELAY  | SETUP       |     2.478ns|     7.522ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.443ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     2.486ns|     7.514ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.020ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     2.492ns|     7.508ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.042ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     2.498ns|     7.502ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     0.973ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     2.499ns|     7.501ns|       0|           0
  O TIMEGRP "TO_I5Instincrmentys_8_LDC"     | HOLD        |     1.233ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     2.507ns|     7.493ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_3 | HOLD        |     1.035ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     2.511ns|     7.489ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.097ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_13_LDC = MAXDELAY  | SETUP       |     2.519ns|     7.481ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.228ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     2.521ns|     7.479ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.069ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     2.524ns|     7.476ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.192ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     2.528ns|     7.472ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.534ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     2.533ns|     7.467ns|       0|           0
  O TIMEGRP "TO_I7Instincrmentxs_8_LDC"     | HOLD        |     0.912ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_30_LDC = MAXDELAY  | SETUP       |     2.534ns|     7.466ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_3 | HOLD        |     1.449ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     2.543ns|     7.457ns|     N/A|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     0.973ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     2.547ns|     7.453ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.504ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_14_LDC = MAXDELAY  | MAXDELAY    |     2.568ns|     7.432ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     0.988ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     2.569ns|     7.431ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     0.905ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     2.571ns|     7.429ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.014ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     2.579ns|     7.421ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.007ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_15_LDC = MAXDELAY  | SETUP       |     2.582ns|     7.418ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.106ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     2.584ns|     7.416ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_3 | HOLD        |     1.117ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     2.588ns|     7.412ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.067ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     2.589ns|     7.411ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.050ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     2.591ns|     7.409ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_3 | HOLD        |     1.281ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     2.596ns|     7.404ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.247ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     2.610ns|     7.390ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     0.962ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     2.622ns|     7.378ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.162ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     2.631ns|     7.369ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     0.969ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_23_LDC = MAXDELAY  | MAXDELAY    |     2.634ns|     7.366ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.035ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     2.636ns|     7.364ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_3 | HOLD        |     1.038ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     2.638ns|     7.362ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.543ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     2.641ns|     7.359ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.043ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_30_LDC = MAXDELAY  | SETUP       |     2.646ns|     7.354ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_3 | HOLD        |     1.191ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     2.647ns|     7.353ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.156ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     2.664ns|     7.336ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.147ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     2.679ns|     7.321ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.597ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     2.687ns|     7.313ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.103ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     2.691ns|     7.309ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.117ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_10_LDC = MAXDELAY  | SETUP       |     2.694ns|     7.306ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.083ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     2.694ns|     7.306ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.408ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     2.697ns|     7.303ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.455ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     2.698ns|     7.302ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     0.978ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_11_LDC = MAXDELAY  | SETUP       |     2.699ns|     7.301ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.032ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     2.699ns|     7.301ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.231ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     2.706ns|     7.294ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.308ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     2.712ns|     7.288ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.229ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     2.715ns|     7.285ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.289ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     2.718ns|     7.282ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.094ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     2.739ns|     7.261ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.086ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     2.756ns|     7.244ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.573ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     2.761ns|     7.239ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.239ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     2.765ns|     7.235ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.146ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     2.768ns|     7.232ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.213ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     2.771ns|     7.229ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     0.976ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_17_LDC = MAXDELAY  | SETUP       |     2.784ns|     7.216ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.001ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     2.787ns|     7.213ns|       0|           0
  O TIMEGRP "TO_I2Instincrmentys_8_LDC"     | HOLD        |     1.156ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     2.790ns|     7.210ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_3 | HOLD        |     1.154ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     2.793ns|     7.207ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.395ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     2.808ns|     7.192ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.364ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     2.826ns|     7.174ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.034ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     2.826ns|     7.174ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.124ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_13_LDC = MAXDELAY  | SETUP       |     2.843ns|     7.157ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.257ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     2.847ns|     7.153ns|       0|           0
  O TIMEGRP "TO_I8Instincrmentys_8_LDC"     | HOLD        |     1.245ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     2.855ns|     7.145ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.057ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_13_LDC = MAXDELAY  | SETUP       |     2.869ns|     7.131ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.412ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     2.882ns|     7.118ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.047ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     2.885ns|     7.115ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.191ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     2.892ns|     7.108ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     0.949ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_11_LDC = MAXDELAY  | SETUP       |     2.894ns|     7.106ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.391ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     2.913ns|     7.087ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.358ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     2.927ns|     7.073ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.609ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_30_LDC = MAXDELAY  | SETUP       |     2.933ns|     7.067ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_3 | HOLD        |     1.260ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_10_LDC = MAXDELAY  | SETUP       |     2.951ns|     7.049ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.065ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     2.958ns|     7.042ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.075ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     2.959ns|     7.041ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.631ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_15_LDC = MAXDELAY  | SETUP       |     2.968ns|     7.032ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.429ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_15_LDC = MAXDELAY  | SETUP       |     2.985ns|     7.015ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.329ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     2.987ns|     7.013ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.132ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_11_LDC = MAXDELAY  | SETUP       |     2.989ns|     7.011ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.764ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     2.995ns|     7.005ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.083ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     2.996ns|     7.004ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.348ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     3.012ns|     6.988ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.093ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     3.032ns|     6.968ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.292ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     3.038ns|     6.962ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.475ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     3.046ns|     6.954ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.135ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     3.047ns|     6.953ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.476ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     3.050ns|     6.950ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.448ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     3.054ns|     6.946ns|       0|           0
  O TIMEGRP "TO_I2Instincrmentys_9_LDC"     | HOLD        |     1.088ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     3.061ns|     6.939ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     0.967ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_10_LDC = MAXDELAY  | SETUP       |     3.082ns|     6.918ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.581ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     3.082ns|     6.918ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.502ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     3.084ns|     6.916ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_3 | HOLD        |     1.591ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     3.093ns|     6.907ns|       0|           0
  O TIMEGRP "TO_I3Instincrmentys_8_LDC"     | HOLD        |     1.082ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     3.101ns|     6.899ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.473ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     3.102ns|     6.898ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.219ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     3.113ns|     6.887ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.059ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_17_LDC = MAXDELAY  | SETUP       |     3.114ns|     6.886ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.754ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     3.123ns|     6.877ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.295ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     3.127ns|     6.873ns|       0|           0
  O TIMEGRP "TO_I7Instincrmentys_8_LDC"     | HOLD        |     1.595ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     3.129ns|     6.871ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.764ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     3.130ns|     6.870ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.243ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     3.133ns|     6.867ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.291ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     3.133ns|     6.867ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.074ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     3.137ns|     6.863ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     0.915ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_30_LDC = MAXDELAY  | SETUP       |     3.139ns|     6.861ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_3 | HOLD        |     1.040ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     3.140ns|     6.860ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.468ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |     3.148ns|     6.852ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.196ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     3.154ns|     6.846ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.254ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     3.173ns|     6.827ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.095ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     3.195ns|     6.805ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.355ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     3.195ns|     6.805ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.045ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     3.209ns|     6.791ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_3 | HOLD        |     1.184ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     3.212ns|     6.788ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.410ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     3.218ns|     6.782ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.152ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     3.236ns|     6.764ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.071ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     3.240ns|     6.760ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.385ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_13_LDC = MAXDELAY  | SETUP       |     3.249ns|     6.751ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.646ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     3.251ns|     6.749ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_3 | HOLD        |     1.315ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     3.267ns|     6.733ns|       0|           0
  O TIMEGRP "TO_I5Instincrmentys_9_LDC"     | HOLD        |     1.481ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     3.275ns|     6.725ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     0.979ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_17_LDC = MAXDELAY  | SETUP       |     3.283ns|     6.717ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.257ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_11_LDC = MAXDELAY  | SETUP       |     3.295ns|     6.705ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.407ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     3.301ns|     6.699ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_3 | HOLD        |     0.988ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     3.324ns|     6.676ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.548ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     3.336ns|     6.664ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.260ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_17_LDC = MAXDELAY  | SETUP       |     3.346ns|     6.654ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.525ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_10_LDC = MAXDELAY  | SETUP       |     3.349ns|     6.651ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     0.926ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     3.351ns|     6.649ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.219ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     3.362ns|     6.638ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     0.940ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     3.364ns|     6.636ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.117ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     3.365ns|     6.635ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.438ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     3.367ns|     6.633ns|       0|           0
  O TIMEGRP "TO_I8Instincrmentys_9_LDC"     | HOLD        |     1.213ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     3.376ns|     6.624ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     0.995ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     3.384ns|     6.616ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     0.913ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     3.387ns|     6.613ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.140ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     3.389ns|     6.611ns|       0|           0
  O TIMEGRP "TO_I2Instincrmentxs_9_LDC"     | HOLD        |     1.212ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     3.391ns|     6.609ns|       0|           0
  O TIMEGRP "TO_I7Instincrmentys_9_LDC"     | HOLD        |     1.625ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     3.393ns|     6.607ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     0.942ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     3.394ns|     6.606ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.036ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     3.395ns|     6.605ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.110ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     3.407ns|     6.593ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.006ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     3.414ns|     6.586ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.003ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     3.420ns|     6.580ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_3 | HOLD        |     1.044ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     3.427ns|     6.573ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.108ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     3.429ns|     6.571ns|       0|           0
  O TIMEGRP "TO_I3Instincrmentys_9_LDC"     | HOLD        |     1.100ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     3.429ns|     6.571ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_3 | HOLD        |     1.332ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     3.430ns|     6.570ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.077ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     3.431ns|     6.569ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.338ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_10_LDC = MAXDELAY  | SETUP       |     3.438ns|     6.562ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.436ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     3.445ns|     6.555ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.047ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     3.446ns|     6.554ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_3 | HOLD        |     1.204ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     3.457ns|     6.543ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.076ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     3.468ns|     6.532ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.187ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     3.481ns|     6.519ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.150ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     3.483ns|     6.517ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.384ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     3.483ns|     6.517ns|       0|           0
  O TIMEGRP "TO_I2Instincrmentxs_8_LDC"     | HOLD        |     1.297ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     3.493ns|     6.507ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.040ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     3.495ns|     6.505ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.177ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     3.512ns|     6.488ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.109ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_17_LDC = MAXDELAY  | SETUP       |     3.514ns|     6.486ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.075ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     3.514ns|     6.486ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.085ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |     3.524ns|     6.476ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.042ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     3.524ns|     6.476ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentxs_3 | HOLD        |     0.949ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     3.538ns|     6.462ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.120ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     3.547ns|     6.453ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.111ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     3.555ns|     6.445ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.211ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     3.562ns|     6.438ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.261ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     3.591ns|     6.409ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.325ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_10_LDC = MAXDELAY  | SETUP       |     3.593ns|     6.407ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.225ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_11_LDC = MAXDELAY  | SETUP       |     3.609ns|     6.391ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.101ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_15_LDC = MAXDELAY  | SETUP       |     3.614ns|     6.386ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     0.944ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     3.631ns|     6.369ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.002ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     3.639ns|     6.361ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.095ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     3.642ns|     6.358ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.272ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     3.650ns|     6.350ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     0.988ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     3.650ns|     6.350ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.159ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     3.653ns|     6.347ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.186ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     3.669ns|     6.331ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     0.970ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     3.678ns|     6.322ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.209ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |     3.680ns|     6.320ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.083ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     3.703ns|     6.297ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.090ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     3.714ns|     6.286ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.020ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     3.722ns|     6.278ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.083ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     3.723ns|     6.277ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.225ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     3.754ns|     6.246ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.162ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_13_LDC = MAXDELAY  | SETUP       |     3.758ns|     6.242ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.126ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     3.759ns|     6.241ns|       0|           0
  O TIMEGRP "TO_I5Instincrmentxs_8_LDC"     | HOLD        |     1.328ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     3.765ns|     6.235ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.104ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     3.781ns|     6.219ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     0.967ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     3.787ns|     6.213ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     0.977ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     3.792ns|     6.208ns|       0|           0
  O TIMEGRP "TO_I4Instincrmentxs_9_LDC"     | HOLD        |     1.138ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_30_LDC = MAXDELAY  | SETUP       |     3.819ns|     6.181ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_3 | HOLD        |     1.061ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     3.823ns|     6.177ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.148ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     3.824ns|     6.176ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     0.963ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     3.847ns|     6.153ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.286ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     3.861ns|     6.139ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.283ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     3.866ns|     6.134ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.111ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     3.868ns|     6.132ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     0.899ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     3.874ns|     6.126ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     0.954ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     3.879ns|     6.121ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     0.852ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     3.882ns|     6.118ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.101ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     3.894ns|     6.106ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     0.883ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_14_LDC = MAXDELAY  | MAXDELAY    |     3.903ns|     6.097ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.288ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     3.925ns|     6.075ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.092ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_15_LDC = MAXDELAY  | SETUP       |     3.929ns|     6.071ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     0.997ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     3.938ns|     6.062ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.225ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     3.950ns|     6.050ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.065ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     3.963ns|     6.037ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.149ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     3.968ns|     6.032ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.137ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     3.998ns|     6.002ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_3 | HOLD        |     0.897ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     4.006ns|     5.994ns|       0|           0
  O TIMEGRP "TO_I4Instincrmentys_8_LDC"     | HOLD        |     1.107ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     4.013ns|     5.987ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.108ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     4.038ns|     5.962ns|       0|           0
  O TIMEGRP "TO_I4Instincrmentys_9_LDC"     | HOLD        |     0.989ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     4.041ns|     5.959ns|       0|           0
  O TIMEGRP "TO_I4Instincrmentxs_8_LDC"     | HOLD        |     0.946ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     4.042ns|     5.958ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.432ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     4.055ns|     5.945ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.328ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     4.058ns|     5.942ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     0.809ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     4.084ns|     5.916ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.327ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     4.090ns|     5.910ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.393ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     4.106ns|     5.894ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.156ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     4.119ns|     5.881ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.040ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     4.128ns|     5.872ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.255ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     4.172ns|     5.828ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.254ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     4.203ns|     5.797ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     0.920ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     4.249ns|     5.751ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.117ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     4.278ns|     5.722ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.400ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     4.301ns|     5.699ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.286ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     4.303ns|     5.697ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.084ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     4.331ns|     5.669ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_3 | HOLD        |     0.966ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     4.349ns|     5.651ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.005ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     4.383ns|     5.617ns|       0|           0
  O TIMEGRP "TO_I5Instincrmentxs_9_LDC"     | HOLD        |     1.140ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_17_LDC = MAXDELAY  | SETUP       |     4.419ns|     5.581ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     0.864ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     4.424ns|     5.576ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.113ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentys_30_LDC = MAXDELAY  | SETUP       |     4.481ns|     5.519ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentys_3 | HOLD        |     1.268ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|     16.310ns|     13.855ns|         1724|           79| 420659741259|         1544|
| TS_TO_I1Instincrmentys_7_LDC  |     10.000ns|     13.666ns|          N/A|            2|            0|            4|            0|
| TS_TO_I1Instincrmentys_9_LDC  |     10.000ns|      8.270ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_10_LDC |     10.000ns|      8.041ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_8_LDC  |     10.000ns|      8.530ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_11_LDC |     10.000ns|      7.839ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_12_LDC |     10.000ns|      8.161ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_13_LDC |     10.000ns|      7.986ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_14_LDC |     10.000ns|      7.432ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_15_LDC |     10.000ns|      8.162ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_16_LDC |     10.000ns|      8.157ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_18_LDC |     10.000ns|      7.736ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_19_LDC |     10.000ns|      7.922ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_17_LDC |     10.000ns|      8.146ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_20_LDC |     10.000ns|      7.826ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_21_LDC |     10.000ns|      7.722ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_23_LDC |     10.000ns|      7.773ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_24_LDC |     10.000ns|      7.514ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_22_LDC |     10.000ns|      7.657ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_25_LDC |     10.000ns|      7.588ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_26_LDC |     10.000ns|      7.431ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_28_LDC |     10.000ns|      7.282ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_29_LDC |     10.000ns|      7.773ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_27_LDC |     10.000ns|      7.457ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_30_LDC |     10.000ns|      7.668ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_31_LDC |     10.000ns|      7.929ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_7_LDC  |     10.000ns|     13.766ns|          N/A|            2|            0|            4|            0|
| TS_TO_I1Instincrmentxs_8_LDC  |     10.000ns|      8.191ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_10_LDC |     10.000ns|      8.594ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_11_LDC |     10.000ns|      8.717ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_9_LDC  |     10.000ns|      8.001ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_12_LDC |     10.000ns|      8.775ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_13_LDC |     10.000ns|      9.258ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_15_LDC |     10.000ns|      8.727ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_16_LDC |     10.000ns|      9.114ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_14_LDC |     10.000ns|      9.489ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_17_LDC |     10.000ns|      8.864ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_18_LDC |     10.000ns|      9.124ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_19_LDC |     10.000ns|      8.758ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_20_LDC |     10.000ns|      8.976ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_21_LDC |     10.000ns|      9.031ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_22_LDC |     10.000ns|      9.359ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_24_LDC |     10.000ns|      9.044ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_25_LDC |     10.000ns|      9.124ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_23_LDC |     10.000ns|      9.479ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_26_LDC |     10.000ns|      9.798ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_27_LDC |     10.000ns|      9.361ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_29_LDC |     10.000ns|      9.774ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_30_LDC |     10.000ns|      9.610ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_28_LDC |     10.000ns|      9.307ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_31_LDC |     10.000ns|      9.212ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_31_LDC |     10.000ns|      7.210ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_28_LDC |     10.000ns|      7.108ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_30_LDC |     10.000ns|      6.580ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_29_LDC |     10.000ns|      6.507ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_27_LDC |     10.000ns|      6.782ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_26_LDC |     10.000ns|      6.409ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_23_LDC |     10.000ns|      6.476ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_25_LDC |     10.000ns|      7.313ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_24_LDC |     10.000ns|      7.118ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_22_LDC |     10.000ns|      6.350ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_21_LDC |     10.000ns|      7.174ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_20_LDC |     10.000ns|      6.846ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_19_LDC |     10.000ns|      6.939ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_18_LDC |     10.000ns|      6.486ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_17_LDC |     10.000ns|      6.950ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_14_LDC |     10.000ns|      6.898ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_16_LDC |     10.000ns|      6.593ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_15_LDC |     10.000ns|      6.569ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_13_LDC |     10.000ns|      6.462ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_12_LDC |     10.000ns|      6.968ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_9_LDC  |     10.000ns|      6.611ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_11_LDC |     10.000ns|      6.954ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_10_LDC |     10.000ns|      6.322ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_8_LDC  |     10.000ns|      6.517ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_31_LDC |     10.000ns|      7.409ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_30_LDC |     10.000ns|      7.354ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_27_LDC |     10.000ns|      7.654ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_29_LDC |     10.000ns|      7.737ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_28_LDC |     10.000ns|      7.915ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_26_LDC |     10.000ns|      7.489ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_25_LDC |     10.000ns|      7.302ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_22_LDC |     10.000ns|      7.353ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_24_LDC |     10.000ns|      7.235ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_23_LDC |     10.000ns|      7.404ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_21_LDC |     10.000ns|      7.575ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_20_LDC |     10.000ns|      7.013ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_17_LDC |     10.000ns|      7.216ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_19_LDC |     10.000ns|      7.239ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_18_LDC |     10.000ns|      7.288ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_16_LDC |     10.000ns|      7.145ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_15_LDC |     10.000ns|      7.418ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_14_LDC |     10.000ns|      7.261ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_13_LDC |     10.000ns|      7.481ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_12_LDC |     10.000ns|      7.561ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_11_LDC |     10.000ns|      7.301ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_8_LDC  |     10.000ns|      7.213ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_10_LDC |     10.000ns|      7.049ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_9_LDC  |     10.000ns|      6.946ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentxs_31_LDC |     10.000ns|     13.626ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_28_LDC |     10.000ns|      6.606ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentxs_30_LDC |     10.000ns|      6.476ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentxs_29_LDC |     10.000ns|     13.372ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_27_LDC |     10.000ns|      6.121ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentxs_26_LDC |     10.000ns|     13.528ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_23_LDC |     10.000ns|     13.855ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_25_LDC |     10.000ns|     13.484ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_24_LDC |     10.000ns|     13.673ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_22_LDC |     10.000ns|     13.507ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_21_LDC |     10.000ns|     13.604ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_20_LDC |     10.000ns|     12.806ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_19_LDC |     10.000ns|     12.815ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_18_LDC |     10.000ns|     13.186ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_17_LDC |     10.000ns|     13.140ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_14_LDC |     10.000ns|     13.240ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_16_LDC |     10.000ns|     12.790ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_15_LDC |     10.000ns|     12.380ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_13_LDC |     10.000ns|     12.860ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_12_LDC |     10.000ns|     12.431ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_9_LDC  |     10.000ns|     11.903ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_11_LDC |     10.000ns|     12.608ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_10_LDC |     10.000ns|     12.371ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_8_LDC  |     10.000ns|     12.309ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_31_LDC |     10.000ns|      6.699ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_30_LDC |     10.000ns|      6.861ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_27_LDC |     10.000ns|      6.725ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_29_LDC |     10.000ns|      6.453ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_28_LDC |     10.000ns|      6.519ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_26_LDC |     10.000ns|      6.607ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_25_LDC |     10.000ns|      6.764ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_22_LDC |     10.000ns|      6.827ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_24_LDC |     10.000ns|      6.286ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_23_LDC |     10.000ns|      6.887ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_21_LDC |     10.000ns|      6.605ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_20_LDC |     10.000ns|      6.350ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_17_LDC |     10.000ns|      6.486ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_19_LDC |     10.000ns|      6.331ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_18_LDC |     10.000ns|      6.624ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_16_LDC |     10.000ns|      6.616ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_15_LDC |     10.000ns|      6.386ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_14_LDC |     10.000ns|      6.488ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_13_LDC |     10.000ns|      6.242ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_12_LDC |     10.000ns|      6.863ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_11_LDC |     10.000ns|      6.391ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_8_LDC  |     10.000ns|      6.907ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_10_LDC |     10.000ns|      6.651ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_9_LDC  |     10.000ns|      6.571ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_31_LDC |     10.000ns|      6.554ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_28_LDC |     10.000ns|      6.438ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_30_LDC |     10.000ns|      6.571ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_29_LDC |     10.000ns|      6.177ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_27_LDC |     10.000ns|      6.664ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_26_LDC |     10.000ns|      6.570ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_23_LDC |     10.000ns|      6.852ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_25_LDC |     10.000ns|      6.543ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_24_LDC |     10.000ns|      6.638ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_22_LDC |     10.000ns|      6.573ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_21_LDC |     10.000ns|      6.445ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_20_LDC |     10.000ns|      5.958ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_19_LDC |     10.000ns|      6.297ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_18_LDC |     10.000ns|      6.532ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_17_LDC |     10.000ns|      6.347ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_14_LDC |     10.000ns|      6.176ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_16_LDC |     10.000ns|      6.139ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_15_LDC |     10.000ns|      6.277ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_13_LDC |     10.000ns|      6.361ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_12_LDC |     10.000ns|      6.555ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_9_LDC  |     10.000ns|      6.208ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_11_LDC |     10.000ns|      6.586ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_10_LDC |     10.000ns|      5.916ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_8_LDC  |     10.000ns|      5.959ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_31_LDC |     10.000ns|      6.002ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_30_LDC |     10.000ns|      6.181ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_27_LDC |     10.000ns|      6.235ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_29_LDC |     10.000ns|      6.050ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_28_LDC |     10.000ns|      6.106ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_26_LDC |     10.000ns|      5.881ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_25_LDC |     10.000ns|      6.213ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_22_LDC |     10.000ns|      5.651ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_24_LDC |     10.000ns|      6.032ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_23_LDC |     10.000ns|      6.118ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_21_LDC |     10.000ns|      6.219ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_20_LDC |     10.000ns|      6.369ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_17_LDC |     10.000ns|      5.581ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_19_LDC |     10.000ns|      5.987ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_18_LDC |     10.000ns|      5.797ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_16_LDC |     10.000ns|      5.942ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_15_LDC |     10.000ns|      6.071ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_14_LDC |     10.000ns|      6.649ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_13_LDC |     10.000ns|     13.383ns|          N/A|            2|            0|            4|            0|
| TS_TO_I4Instincrmentys_12_LDC |     10.000ns|      6.132ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_11_LDC |     10.000ns|     13.673ns|          N/A|            2|            0|            4|            0|
| TS_TO_I4Instincrmentys_8_LDC  |     10.000ns|      5.994ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_10_LDC |     10.000ns|      6.407ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_9_LDC  |     10.000ns|      5.962ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_31_LDC |     10.000ns|      5.669ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_28_LDC |     10.000ns|      7.530ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_30_LDC |     10.000ns|      7.364ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_29_LDC |     10.000ns|      7.232ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_27_LDC |     10.000ns|      6.126ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_26_LDC |     10.000ns|      6.867ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_23_LDC |     10.000ns|      6.320ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_25_LDC |     10.000ns|      7.508ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_24_LDC |     10.000ns|      6.246ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_22_LDC |     10.000ns|      6.988ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_21_LDC |     10.000ns|      6.613ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_20_LDC |     10.000ns|      6.037ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_19_LDC |     10.000ns|      6.358ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_18_LDC |     10.000ns|      6.075ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_17_LDC |     10.000ns|      6.062ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_14_LDC |     10.000ns|      6.097ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_16_LDC |     10.000ns|      6.635ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_15_LDC |     10.000ns|      5.697ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_13_LDC |     10.000ns|      6.805ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_12_LDC |     10.000ns|      5.751ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_9_LDC  |     10.000ns|      5.617ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_11_LDC |     10.000ns|      5.576ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_10_LDC |     10.000ns|      6.134ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_8_LDC  |     10.000ns|      6.241ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_31_LDC |     10.000ns|      6.749ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_30_LDC |     10.000ns|      5.519ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_27_LDC |     10.000ns|      6.153ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_29_LDC |     10.000ns|      5.828ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_28_LDC |     10.000ns|      5.910ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_26_LDC |     10.000ns|      5.722ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_25_LDC |     10.000ns|      5.872ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_22_LDC |     10.000ns|      5.699ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_24_LDC |     10.000ns|      6.505ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_23_LDC |     10.000ns|      5.894ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_21_LDC |     10.000ns|      6.871ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_20_LDC |     10.000ns|      7.207ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_17_LDC |     10.000ns|      6.654ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_19_LDC |     10.000ns|      5.945ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_18_LDC |     10.000ns|      6.517ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_16_LDC |     10.000ns|      6.805ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_15_LDC |     10.000ns|      7.522ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_14_LDC |     10.000ns|      6.676ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_13_LDC |     10.000ns|      7.131ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_12_LDC |     10.000ns|      6.278ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_11_LDC |     10.000ns|      7.106ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_8_LDC  |     10.000ns|      7.501ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_10_LDC |     10.000ns|      6.562ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_9_LDC  |     10.000ns|      6.733ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_31_LDC |     10.000ns|     10.886ns|          N/A|            2|            0|            4|            0|
| TS_TO_I6Instincrmentxs_28_LDC |     10.000ns|     11.079ns|          N/A|            2|            0|            4|            0|
| TS_TO_I6Instincrmentxs_30_LDC |     10.000ns|     10.585ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentxs_29_LDC |     10.000ns|     10.705ns|          N/A|            2|            0|            4|            0|
| TS_TO_I6Instincrmentxs_27_LDC |     10.000ns|     10.369ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentxs_26_LDC |     10.000ns|     10.572ns|          N/A|            2|            0|            4|            0|
| TS_TO_I6Instincrmentxs_23_LDC |     10.000ns|     10.210ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentxs_25_LDC |     10.000ns|     10.668ns|          N/A|            2|            0|            4|            0|
| TS_TO_I6Instincrmentxs_24_LDC |     10.000ns|     10.248ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentxs_22_LDC |     10.000ns|     10.715ns|          N/A|            2|            0|            4|            0|
| TS_TO_I6Instincrmentxs_21_LDC |     10.000ns|     10.511ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentxs_20_LDC |     10.000ns|     10.398ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentxs_19_LDC |     10.000ns|      9.287ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_18_LDC |     10.000ns|     10.253ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentxs_17_LDC |     10.000ns|     10.190ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentxs_14_LDC |     10.000ns|      9.095ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_16_LDC |     10.000ns|      9.759ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_15_LDC |     10.000ns|      9.662ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_13_LDC |     10.000ns|      8.888ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_12_LDC |     10.000ns|      8.914ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_9_LDC  |     10.000ns|      8.786ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_11_LDC |     10.000ns|      8.709ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_10_LDC |     10.000ns|      9.687ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentxs_8_LDC  |     10.000ns|      8.864ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_31_LDC |     10.000ns|     10.401ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentys_30_LDC |     10.000ns|     10.746ns|          N/A|            2|            0|            4|            0|
| TS_TO_I6Instincrmentys_27_LDC |     10.000ns|      9.674ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_29_LDC |     10.000ns|     10.135ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentys_28_LDC |     10.000ns|     10.551ns|          N/A|            2|            0|            4|            0|
| TS_TO_I6Instincrmentys_26_LDC |     10.000ns|      9.604ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_25_LDC |     10.000ns|     10.893ns|          N/A|            2|            0|            4|            0|
| TS_TO_I6Instincrmentys_22_LDC |     10.000ns|      9.577ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_24_LDC |     10.000ns|     10.379ns|          N/A|            1|            0|            4|            0|
| TS_TO_I6Instincrmentys_23_LDC |     10.000ns|      9.116ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_21_LDC |     10.000ns|      9.628ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_20_LDC |     10.000ns|      9.241ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_17_LDC |     10.000ns|      8.827ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_19_LDC |     10.000ns|      9.076ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_18_LDC |     10.000ns|      9.828ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_16_LDC |     10.000ns|      9.073ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_15_LDC |     10.000ns|      9.251ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_14_LDC |     10.000ns|      9.603ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_13_LDC |     10.000ns|      9.412ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_12_LDC |     10.000ns|      8.552ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_11_LDC |     10.000ns|      9.244ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_8_LDC  |     10.000ns|      8.485ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_10_LDC |     10.000ns|      9.538ns|          N/A|            0|            0|            4|            0|
| TS_TO_I6Instincrmentys_9_LDC  |     10.000ns|      9.186ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_31_LDC |     10.000ns|      7.416ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_28_LDC |     10.000ns|      8.075ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_30_LDC |     10.000ns|      7.711ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_29_LDC |     10.000ns|      7.554ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_27_LDC |     10.000ns|      7.683ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_26_LDC |     10.000ns|      7.359ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_23_LDC |     10.000ns|      7.688ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_25_LDC |     10.000ns|      7.707ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_24_LDC |     10.000ns|      7.429ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_22_LDC |     10.000ns|      7.476ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_21_LDC |     10.000ns|      7.866ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_20_LDC |     10.000ns|      7.301ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_19_LDC |     10.000ns|      7.614ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_18_LDC |     10.000ns|      7.669ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_17_LDC |     10.000ns|      7.538ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_14_LDC |     10.000ns|      7.309ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_16_LDC |     10.000ns|      7.594ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_15_LDC |     10.000ns|      7.594ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_13_LDC |     10.000ns|      7.681ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_12_LDC |     10.000ns|      7.546ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_9_LDC  |     10.000ns|      7.748ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_11_LDC |     10.000ns|      7.659ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_10_LDC |     10.000ns|      7.944ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_8_LDC  |     10.000ns|      7.467ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_31_LDC |     10.000ns|      6.916ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_30_LDC |     10.000ns|      7.466ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_27_LDC |     10.000ns|      6.899ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_29_LDC |     10.000ns|      7.548ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_28_LDC |     10.000ns|      7.303ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_26_LDC |     10.000ns|      7.583ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_25_LDC |     10.000ns|      7.453ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_22_LDC |     10.000ns|      6.953ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_24_LDC |     10.000ns|      7.321ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_23_LDC |     10.000ns|      6.962ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_21_LDC |     10.000ns|      7.041ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_20_LDC |     10.000ns|      6.788ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_17_LDC |     10.000ns|      6.886ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_19_LDC |     10.000ns|      7.073ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_18_LDC |     10.000ns|      7.362ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_16_LDC |     10.000ns|      6.918ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_15_LDC |     10.000ns|      7.032ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_14_LDC |     10.000ns|      7.244ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_13_LDC |     10.000ns|      6.751ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_12_LDC |     10.000ns|      6.860ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_11_LDC |     10.000ns|      7.011ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_8_LDC  |     10.000ns|      6.873ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_10_LDC |     10.000ns|      6.918ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentys_9_LDC  |     10.000ns|      6.609ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_31_LDC |     10.000ns|      7.595ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_28_LDC |     10.000ns|      7.598ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_30_LDC |     10.000ns|      7.493ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_29_LDC |     10.000ns|      7.229ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_27_LDC |     10.000ns|      7.479ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_26_LDC |     10.000ns|      7.336ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_23_LDC |     10.000ns|      7.366ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_25_LDC |     10.000ns|      7.872ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_24_LDC |     10.000ns|      7.672ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_22_LDC |     10.000ns|      7.412ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_21_LDC |     10.000ns|      7.502ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_20_LDC |     10.000ns|      7.854ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_19_LDC |     10.000ns|      7.174ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_18_LDC |     10.000ns|      7.378ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_17_LDC |     10.000ns|      7.390ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_14_LDC |     10.000ns|      7.672ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_16_LDC |     10.000ns|      7.696ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_15_LDC |     10.000ns|      7.421ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_13_LDC |     10.000ns|      7.411ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_12_LDC |     10.000ns|      7.563ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_9_LDC  |     10.000ns|      7.582ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_11_LDC |     10.000ns|      7.632ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_10_LDC |     10.000ns|      7.369ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_8_LDC  |     10.000ns|      7.651ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_31_LDC |     10.000ns|      6.791ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_30_LDC |     10.000ns|      7.067ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_27_LDC |     10.000ns|      7.004ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_29_LDC |     10.000ns|      7.472ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_28_LDC |     10.000ns|      6.870ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_26_LDC |     10.000ns|      7.115ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_25_LDC |     10.000ns|      7.192ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_22_LDC |     10.000ns|      7.005ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_24_LDC |     10.000ns|      7.294ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_23_LDC |     10.000ns|      7.306ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_21_LDC |     10.000ns|      7.285ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_20_LDC |     10.000ns|      6.636ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_17_LDC |     10.000ns|      6.717ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_19_LDC |     10.000ns|      6.760ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_18_LDC |     10.000ns|      7.087ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_16_LDC |     10.000ns|      6.877ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_15_LDC |     10.000ns|      7.015ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_14_LDC |     10.000ns|      7.042ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_13_LDC |     10.000ns|      7.157ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_12_LDC |     10.000ns|      6.867ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_11_LDC |     10.000ns|      6.705ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_8_LDC  |     10.000ns|      7.153ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_10_LDC |     10.000ns|      7.306ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_9_LDC  |     10.000ns|      6.633ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

46 constraints not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 8 secs 
Total CPU time to PAR completion: 2 mins 1 secs 

Peak Memory Usage:  1408 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1803 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file mandelbrot.ncd



PAR done!
