
module PC #(
    parameter XLEN = 32    
)(  
    input logic CLK, reset, mispredict, btb_hit1, btb_hit2, is_ret1, is_ret2, is_branch1, is_branch2, pred_taken1, pred_taken2,
    input logic [XLEN-1:0] pred_target1, pred_target2, ret_addr1, ret_addr2, actual_target_address, 
    output logic [XLEN-1:0] pc, write_pc_data, next_pc, final_pred_target1, final_pred_target2
);
    logic is_branch_or_jump1, is_branch_or_jump2;

    assign is_branch_or_jump1 = is_branch1 && pred_taken1 || !is_branch1; //!is_branch = jal, jalr 
    assign is_branch_or_jump2 = is_branch2 && pred_taken2 || !is_branch2;
    assign final_pred_target1 = (is_ret1)? ret_addr1: pred_target1;
    assign final_pred_target2 = (is_ret2)? ret_addr2: pred_target2;

    always_comb begin
        if (reset) begin
            write_pc_data = 0;
        end
        else if (mispredict) begin
            write_pc_data = actual_target_address; //from ex stage
        end
        else if (btb_hit1 && (is_ret1 || is_branch_or_jump1)) begin
            write_pc_data = final_pred_target1; //from btb or ras 
        end
        else if (btb_hit2 && (is_ret2 || is_branch_or_jump2)) begin
            write_pc_data = final_pred_target2; //from btb or ras
        end
        else begin
            write_pc_data = pc; //from pc register 
        end
   
        next_pc = write_pc_data + 8;
    end
    always_ff @(posedge CLK) begin
        if (reset) begin
            pc <= 0;
        end
        else if (mispredict) begin
            pc <= write_pc_data;
        end
        else begin
            pc <= next_pc;
        end
    end
endmodule
