# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../pwm_gen.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
