// Seed: 1554749145
`timescale 1 ps / 1ps
module module_0;
  reg id_1 = id_0;
  type_6(
      1'b0, 1
  );
  logic id_2;
  integer id_3, id_4;
  always @(id_1 or posedge 1) id_1 <= id_3;
endmodule
