Analysis & Synthesis report for IARITH
Wed Nov 26 16:45:27 2025
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 26 16:45:27 2025               ;
; Quartus Prime Version       ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name               ; IARITH                                          ;
; Top-level Entity Name       ; IARITH                                          ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; IARITH             ; IARITH             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Wed Nov 26 16:45:15 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IARITH -c IARITH
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg_6casas.vhd
    Info (12022): Found design unit 1: conversorHex7Seg_6casas-comportamento File: /home/marcuxo/IARITH_25/conversorHex7Seg_6casas.vhd Line: 20
    Info (12023): Found entity 1: conversorHex7Seg_6casas File: /home/marcuxo/IARITH_25/conversorHex7Seg_6casas.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorGenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: /home/marcuxo/IARITH_25/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: /home/marcuxo/IARITH_25/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somadorGenerico_MAis1.vhd
    Info (12022): Found design unit 1: somadorGenerico_Mais1-comportamento File: /home/marcuxo/IARITH_25/somadorGenerico_MAis1.vhd Line: 13
    Info (12023): Found entity 1: somadorGenerico_Mais1 File: /home/marcuxo/IARITH_25/somadorGenerico_MAis1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file discreto_muxGenericoNx1.vhd
    Info (12022): Found design unit 1: muxGenericoNx1-Behavioral File: /home/marcuxo/IARITH_25/discreto_muxGenericoNx1.vhd Line: 16
    Info (12023): Found entity 1: muxGenericoNx1 File: /home/marcuxo/IARITH_25/discreto_muxGenericoNx1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file discreto_muxGenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: /home/marcuxo/IARITH_25/discreto_muxGenerico2x1.vhd Line: 15
    Info (12023): Found entity 1: muxGenerico2x1 File: /home/marcuxo/IARITH_25/discreto_muxGenerico2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UnidadeControle.vhd
    Info (12022): Found design unit 1: UnidadeControle-comportamento File: /home/marcuxo/IARITH_25/UnidadeControle.vhd Line: 17
    Info (12023): Found entity 1: UnidadeControle File: /home/marcuxo/IARITH_25/UnidadeControle.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ULA.vhd
    Info (12022): Found design unit 1: ULA-comportamento File: /home/marcuxo/IARITH_25/ULA.vhd Line: 21
    Info (12023): Found entity 1: ULA File: /home/marcuxo/IARITH_25/ULA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1.vhd
    Info (12022): Found design unit 1: mux4x1_10Bits-comportamento File: /home/marcuxo/IARITH_25/mux4x1.vhd Line: 14
    Info (12023): Found entity 1: mux4x1_10Bits File: /home/marcuxo/IARITH_25/mux4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_8Bits.vhd
    Info (12022): Found design unit 1: mux2x1_8Bits-comportamento File: /home/marcuxo/IARITH_25/mux2x1_8Bits.vhd Line: 14
    Info (12023): Found entity 1: mux2x1_8Bits File: /home/marcuxo/IARITH_25/mux2x1_8Bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_32Bits.vhd
    Info (12022): Found design unit 1: mux2x1_32Bits-comportamento File: /home/marcuxo/IARITH_25/mux2x1_32Bits.vhd Line: 14
    Info (12023): Found entity 1: mux2x1_32Bits File: /home/marcuxo/IARITH_25/mux2x1_32Bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoriaROM.vhd
    Info (12022): Found design unit 1: memoriaROM-assincrona File: /home/marcuxo/IARITH_25/memoriaROM.vhd Line: 16
    Info (12023): Found entity 1: memoriaROM File: /home/marcuxo/IARITH_25/memoriaROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaRAM.vhd
    Info (12022): Found design unit 1: memoriaRAM-rtl File: /home/marcuxo/IARITH_25/memoriaRAM.vhd Line: 21
    Info (12023): Found entity 1: memoriaRAM File: /home/marcuxo/IARITH_25/memoriaRAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file IARITH.vhd
    Info (12022): Found design unit 1: IARITH-comportamento File: /home/marcuxo/IARITH_25/IARITH.vhd Line: 43
    Info (12023): Found entity 1: IARITH File: /home/marcuxo/IARITH_25/IARITH.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flipFlop.vhd
    Info (12022): Found design unit 1: flipFlop-comportamento File: /home/marcuxo/IARITH_25/flipFlop.vhd Line: 13
    Info (12023): Found entity 1: flipFlop File: /home/marcuxo/IARITH_25/flipFlop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divisorGenerico.vhd
    Info (12022): Found design unit 1: divisorGenerico-divInteiro File: /home/marcuxo/IARITH_25/divisorGenerico.vhd Line: 15
    Info (12023): Found entity 1: divisorGenerico File: /home/marcuxo/IARITH_25/divisorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradoresDiscretos_3Bits.vhd
    Info (12022): Found design unit 1: bancoRegistradoresDiscretos_3Bits-comportamento File: /home/marcuxo/IARITH_25/bancoRegistradoresDiscretos_3Bits.vhd Line: 36
    Info (12023): Found entity 1: bancoRegistradoresDiscretos_3Bits File: /home/marcuxo/IARITH_25/bancoRegistradoresDiscretos_3Bits.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux32to1_32bits_3bits.vhd
    Info (12022): Found design unit 1: mux32to1_32bits_3bits-concorrente File: /home/marcuxo/IARITH_25/mux32to1_32bits_3bits.vhd Line: 22
    Info (12023): Found entity 1: mux32to1_32bits_3bits File: /home/marcuxo/IARITH_25/mux32to1_32bits_3bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-comportamento File: /home/marcuxo/IARITH_25/bancoRegistradores.vhd Line: 30
    Info (12023): Found entity 1: bancoRegistradores File: /home/marcuxo/IARITH_25/bancoRegistradores.vhd Line: 7
Warning (12019): Can't analyze file -- file output_files/ULA_FP.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file ULA_FP.vhd
    Info (12022): Found design unit 1: ULA_FP-comportamento File: /home/marcuxo/IARITH_25/ULA_FP.vhd Line: 22
    Info (12023): Found entity 1: ULA_FP File: /home/marcuxo/IARITH_25/ULA_FP.vhd Line: 5
Error (10452): VHDL Return Statement error at ULA_FP.vhd(405): Return Statement must be in Subprogram Declaration File: /home/marcuxo/IARITH_25/ULA_FP.vhd Line: 405
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 478 megabytes
    Error: Processing ended: Wed Nov 26 16:45:27 2025
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:26


