Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Dec  1 17:51:41 2023
| Host         : DESKTOP-OEGNRTC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.560        0.000                      0                  255        0.191        0.000                      0                  255        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.560        0.000                      0                  241        0.191        0.000                      0                  241        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.918        0.000                      0                   14        0.793        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.456ns (36.091%)  route 0.807ns (63.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.791     5.312    CONT/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  CONT/pdata_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  CONT/pdata_s_reg[3]/Q
                         net (fo=1, routed)           0.807     6.576    CONT/pdata_s[3]
    SLICE_X3Y122         FDCE                                         r  CONT/pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.669    10.010    CONT/clk_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  CONT/pdata_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.277    
                         clock uncertainty           -0.035    10.242    
    SLICE_X3Y122         FDCE (Setup_fdce_C_D)       -0.106    10.136    CONT/pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.478ns (39.884%)  route 0.720ns (60.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.248    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.478     5.726 r  CONT/pdata_s_reg[8]/Q
                         net (fo=1, routed)           0.720     6.447    CONT/pdata_s[8]
    SLICE_X6Y119         FDCE                                         r  CONT/pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.671    10.012    CONT/clk_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  CONT/pdata_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.279    
                         clock uncertainty           -0.035    10.244    
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)       -0.197    10.047    CONT/pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.161%)  route 0.580ns (52.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.795     5.316    CONT/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  CONT/pdata_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     5.834 r  CONT/pdata_s_reg[12]/Q
                         net (fo=1, routed)           0.580     6.415    CONT/pdata_s[12]
    SLICE_X8Y118         FDCE                                         r  CONT/pdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.605     9.946    CONT/clk_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  CONT/pdata_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.213    
                         clock uncertainty           -0.035    10.178    
    SLICE_X8Y118         FDCE (Setup_fdce_C_D)       -0.026    10.152    CONT/pdata_reg[12]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.518ns (47.771%)  route 0.566ns (52.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.795     5.316    CONT/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  CONT/pdata_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     5.834 r  CONT/pdata_s_reg[13]/Q
                         net (fo=1, routed)           0.566     6.401    CONT/pdata_s[13]
    SLICE_X8Y118         FDCE                                         r  CONT/pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.605     9.946    CONT/clk_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  CONT/pdata_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.213    
                         clock uncertainty           -0.035    10.178    
    SLICE_X8Y118         FDCE (Setup_fdce_C_D)       -0.040    10.138    CONT/pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         10.138    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.518ns (45.521%)  route 0.620ns (54.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.248    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  CONT/pdata_s_reg[14]/Q
                         net (fo=1, routed)           0.620     6.386    CONT/pdata_s[14]
    SLICE_X10Y118        FDCE                                         r  CONT/pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.605     9.946    CONT/clk_IBUF_BUFG
    SLICE_X10Y118        FDCE                                         r  CONT/pdata_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.213    
                         clock uncertainty           -0.035    10.178    
    SLICE_X10Y118        FDCE (Setup_fdce_C_D)       -0.026    10.152    CONT/pdata_reg[14]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.059%)  route 0.477ns (49.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.248    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.478     5.726 r  CONT/pdata_s_reg[9]/Q
                         net (fo=1, routed)           0.477     6.203    CONT/pdata_s[9]
    SLICE_X8Y119         FDCE                                         r  CONT/pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604     9.945    CONT/clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  CONT/pdata_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.225    
                         clock uncertainty           -0.035    10.190    
    SLICE_X8Y119         FDCE (Setup_fdce_C_D)       -0.203     9.987    CONT/pdata_reg[9]
  -------------------------------------------------------------------
                         required time                          9.987    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.456ns (46.423%)  route 0.526ns (53.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.794     5.315    CONT/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  CONT/pdata_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  CONT/pdata_s_reg[4]/Q
                         net (fo=1, routed)           0.526     6.298    CONT/pdata_s[4]
    SLICE_X1Y118         FDCE                                         r  CONT/pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.673    10.014    CONT/clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  CONT/pdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X1Y118         FDCE (Setup_fdce_C_D)       -0.064    10.182    CONT/pdata_reg[4]
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.913%)  route 0.480ns (48.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.248    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  CONT/pdata_s_reg[15]/Q
                         net (fo=1, routed)           0.480     6.246    CONT/pdata_s[15]
    SLICE_X10Y120        FDCE                                         r  CONT/pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604     9.945    CONT/clk_IBUF_BUFG
    SLICE_X10Y120        FDCE                                         r  CONT/pdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.212    
                         clock uncertainty           -0.035    10.177    
    SLICE_X10Y120        FDCE (Setup_fdce_C_D)       -0.026    10.151    CONT/pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.518ns (51.989%)  route 0.478ns (48.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 9.949 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.248    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  CONT/pdata_s_reg[11]/Q
                         net (fo=1, routed)           0.478     6.245    CONT/pdata_s[11]
    SLICE_X8Y116         FDCE                                         r  CONT/pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.608     9.949    CONT/clk_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  CONT/pdata_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.229    
                         clock uncertainty           -0.035    10.194    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)       -0.040    10.154    CONT/pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 CONT/pdata_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.518ns (51.989%)  route 0.478ns (48.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 9.949 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.248    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  CONT/pdata_s_reg[10]/Q
                         net (fo=1, routed)           0.478     6.245    CONT/pdata_s[10]
    SLICE_X8Y116         FDCE                                         r  CONT/pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.608     9.949    CONT/clk_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  CONT/pdata_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.229    
                         clock uncertainty           -0.035    10.194    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)       -0.026    10.168    CONT/pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         10.168    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  3.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CONT/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.666     1.550    CONT/clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  CONT/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  CONT/rx_buff_reg[0]/Q
                         net (fo=2, routed)           0.133     1.824    CONT/rx_buff[0]
    SLICE_X4Y119         FDRE                                         r  CONT/pdata_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.938     2.066    CONT/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  CONT/pdata_s_reg[0]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.070     1.633    CONT/pdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CONT/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.405%)  route 0.133ns (48.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.664     1.548    CONT/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  CONT/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  CONT/rx_buff_reg[4]/Q
                         net (fo=2, routed)           0.133     1.822    CONT/rx_buff[4]
    SLICE_X4Y121         FDRE                                         r  CONT/pdata_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.936     2.064    CONT/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  CONT/pdata_s_reg[4]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.070     1.631    CONT/pdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CONT/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/cnt_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.310%)  route 0.124ns (39.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.661     1.545    CONT/clk_IBUF_BUFG
    SLICE_X4Y125         FDCE                                         r  CONT/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141     1.686 f  CONT/FSM_sequential_CS_reg[1]/Q
                         net (fo=18, routed)          0.124     1.810    CONT/CS[1]
    SLICE_X5Y125         LUT5 (Prop_lut5_I1_O)        0.048     1.858 r  CONT/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    CONT/cnt[3]_i_1_n_0
    SLICE_X5Y125         FDPE                                         r  CONT/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.932     2.060    CONT/clk_IBUF_BUFG
    SLICE_X5Y125         FDPE                                         r  CONT/cnt_reg[3]/C
                         clock pessimism             -0.502     1.558    
    SLICE_X5Y125         FDPE (Hold_fdpe_C_D)         0.105     1.663    CONT/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CONT/rx_buff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.637     1.521    CONT/clk_IBUF_BUFG
    SLICE_X9Y120         FDRE                                         r  CONT/rx_buff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CONT/rx_buff_reg[8]/Q
                         net (fo=2, routed)           0.128     1.789    CONT/rx_buff[8]
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.910     2.038    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[8]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X8Y120         FDRE (Hold_fdre_C_D)         0.060     1.594    CONT/pdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 CONT/rx_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.487%)  route 0.131ns (50.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.665     1.549    CONT/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  CONT/rx_buff_reg[7]/Q
                         net (fo=2, routed)           0.131     1.807    CONT/rx_buff[7]
    SLICE_X4Y120         FDRE                                         r  CONT/pdata_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.937     2.065    CONT/clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  CONT/pdata_s_reg[7]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.017     1.579    CONT/pdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 CONT/rx_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.664     1.548    CONT/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  CONT/rx_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.128     1.676 r  CONT/rx_buff_reg[5]/Q
                         net (fo=2, routed)           0.131     1.807    CONT/rx_buff[5]
    SLICE_X4Y121         FDRE                                         r  CONT/pdata_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.936     2.064    CONT/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  CONT/pdata_s_reg[5]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.013     1.574    CONT/pdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CONT/rx_buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/pdata_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.873%)  route 0.119ns (48.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.665     1.549    CONT/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  CONT/rx_buff_reg[13]/Q
                         net (fo=2, routed)           0.119     1.795    CONT/rx_buff[13]
    SLICE_X6Y120         FDRE                                         r  CONT/pdata_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.937     2.065    CONT/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  CONT/pdata_s_reg[13]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)        -0.002     1.561    CONT/pdata_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CONT/data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/data_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.997%)  route 0.078ns (21.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  CONT/data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  CONT/data_cnt_reg[7]/Q
                         net (fo=3, routed)           0.078     1.788    CONT/data_cnt_reg_n_0_[7]
    SLICE_X6Y123         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.917 r  CONT/data_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.917    CONT/in15[8]
    SLICE_X6Y123         FDRE                                         r  CONT/data_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.933     2.061    CONT/clk_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  CONT/data_cnt_reg[8]/C
                         clock pessimism             -0.515     1.546    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.134     1.680    CONT/data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CONT/data_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/data_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.664     1.548    CONT/clk_IBUF_BUFG
    SLICE_X6Y127         FDRE                                         r  CONT/data_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  CONT/data_cnt_reg[23]/Q
                         net (fo=3, routed)           0.078     1.790    CONT/data_cnt_reg_n_0_[23]
    SLICE_X6Y127         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.919 r  CONT/data_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.919    CONT/in15[24]
    SLICE_X6Y127         FDRE                                         r  CONT/data_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.935     2.063    CONT/clk_IBUF_BUFG
    SLICE_X6Y127         FDRE                                         r  CONT/data_cnt_reg[24]/C
                         clock pessimism             -0.515     1.548    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.134     1.682    CONT/data_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CONT/data_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/data_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  CONT/data_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  CONT/data_cnt_reg[5]/Q
                         net (fo=3, routed)           0.078     1.788    CONT/data_cnt_reg_n_0_[5]
    SLICE_X6Y123         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.917 r  CONT/data_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.917    CONT/in15[6]
    SLICE_X6Y123         FDRE                                         r  CONT/data_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.933     2.061    CONT/clk_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  CONT/data_cnt_reg[6]/C
                         clock pessimism             -0.515     1.546    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.134     1.680    CONT/data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   CDP/clk_out_s_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   CDP/clk_out_s_reg_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   CDP/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   CDP/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   CDP/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   CDP/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   CDP/cnt_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   CDP/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   CDP/cnt_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/clk_out_s_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/clk_out_s_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/clk_out_s_reg_lopt_replica/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/clk_out_s_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   CDP/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   CDP/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   CDP/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   CDP/cnt_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/clk_out_s_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/clk_out_s_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/clk_out_s_reg_lopt_replica/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/clk_out_s_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   CDP/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   CDP/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   CDP/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   CDP/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   CDP/cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.606ns (24.799%)  route 1.838ns (75.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.979     7.755    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y122         FDPE                                         f  CDP/cnt_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.669    15.010    CDP/clk_IBUF_BUFG
    SLICE_X2Y122         FDPE                                         r  CDP/cnt_reg[3]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDPE (Recov_fdpe_C_PRE)     -0.569    14.673    CDP/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/clk_out_s_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.606ns (24.799%)  route 1.838ns (75.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.979     7.755    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y122         FDPE                                         f  CDP/clk_out_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.669    15.010    CDP/clk_IBUF_BUFG
    SLICE_X2Y122         FDPE                                         r  CDP/clk_out_s_reg/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDPE (Recov_fdpe_C_PRE)     -0.527    14.715    CDP/clk_out_s_reg
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/clk_out_s_reg_lopt_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.606ns (24.799%)  route 1.838ns (75.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.979     7.755    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y122         FDPE                                         f  CDP/clk_out_s_reg_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.669    15.010    CDP/clk_IBUF_BUFG
    SLICE_X2Y122         FDPE                                         r  CDP/clk_out_s_reg_lopt_replica/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDPE (Recov_fdpe_C_PRE)     -0.527    14.715    CDP/clk_out_s_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.606ns (24.799%)  route 1.838ns (75.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.979     7.755    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y122         FDCE                                         f  CDP/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.669    15.010    CDP/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  CDP/cnt_reg[0]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDCE (Recov_fdce_C_CLR)     -0.527    14.715    CDP/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.606ns (24.799%)  route 1.838ns (75.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.979     7.755    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y122         FDCE                                         f  CDP/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.669    15.010    CDP/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  CDP/cnt_reg[1]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDCE (Recov_fdce_C_CLR)     -0.527    14.715    CDP/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.606ns (24.799%)  route 1.838ns (75.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.979     7.755    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y122         FDCE                                         f  CDP/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.669    15.010    CDP/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  CDP/cnt_reg[2]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDCE (Recov_fdce_C_CLR)     -0.527    14.715    CDP/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.606ns (28.001%)  route 1.558ns (71.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.699     7.475    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y123         FDPE                                         f  CDP/cnt_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.668    15.009    CDP/clk_IBUF_BUFG
    SLICE_X2Y123         FDPE                                         r  CDP/cnt_reg[5]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y123         FDPE (Recov_fdpe_C_PRE)     -0.569    14.672    CDP/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.606ns (28.001%)  route 1.558ns (71.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.699     7.475    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y123         FDPE                                         f  CDP/cnt_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.668    15.009    CDP/clk_IBUF_BUFG
    SLICE_X2Y123         FDPE                                         r  CDP/cnt_reg[6]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y123         FDPE (Recov_fdpe_C_PRE)     -0.569    14.672    CDP/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.606ns (28.001%)  route 1.558ns (71.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.699     7.475    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y123         FDPE                                         f  CDP/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.668    15.009    CDP/clk_IBUF_BUFG
    SLICE_X2Y123         FDPE                                         r  CDP/cnt_reg[7]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y123         FDPE (Recov_fdpe_C_PRE)     -0.569    14.672    CDP/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.606ns (28.001%)  route 1.558ns (71.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.790     5.311    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.859     6.626    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.150     6.776 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.699     7.475    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y123         FDCE                                         f  CDP/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.668    15.009    CDP/clk_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  CDP/cnt_reg[4]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y123         FDCE (Recov_fdce_C_CLR)     -0.527    14.714    CDP/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.184ns (26.546%)  route 0.509ns (73.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.217     2.239    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y124         FDCE                                         f  CDP/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.934     2.062    CDP/clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  CDP/cnt_reg[10]/C
                         clock pessimism             -0.482     1.580    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.134     1.446    CDP/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.184ns (26.546%)  route 0.509ns (73.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.217     2.239    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y124         FDCE                                         f  CDP/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.934     2.062    CDP/clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  CDP/cnt_reg[11]/C
                         clock pessimism             -0.482     1.580    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.134     1.446    CDP/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.184ns (26.546%)  route 0.509ns (73.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.217     2.239    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y124         FDPE                                         f  CDP/cnt_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.934     2.062    CDP/clk_IBUF_BUFG
    SLICE_X2Y124         FDPE                                         r  CDP/cnt_reg[8]/C
                         clock pessimism             -0.482     1.580    
    SLICE_X2Y124         FDPE (Remov_fdpe_C_PRE)     -0.138     1.442    CDP/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[9]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.184ns (26.546%)  route 0.509ns (73.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.217     2.239    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y124         FDPE                                         f  CDP/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.934     2.062    CDP/clk_IBUF_BUFG
    SLICE_X2Y124         FDPE                                         r  CDP/cnt_reg[9]/C
                         clock pessimism             -0.482     1.580    
    SLICE_X2Y124         FDPE (Remov_fdpe_C_PRE)     -0.138     1.442    CDP/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.184ns (24.301%)  route 0.573ns (75.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.281     2.303    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y123         FDCE                                         f  CDP/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.935     2.063    CDP/clk_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  CDP/cnt_reg[4]/C
                         clock pessimism             -0.482     1.581    
    SLICE_X2Y123         FDCE (Remov_fdce_C_CLR)     -0.134     1.447    CDP/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.184ns (24.301%)  route 0.573ns (75.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.281     2.303    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y123         FDPE                                         f  CDP/cnt_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.935     2.063    CDP/clk_IBUF_BUFG
    SLICE_X2Y123         FDPE                                         r  CDP/cnt_reg[5]/C
                         clock pessimism             -0.482     1.581    
    SLICE_X2Y123         FDPE (Remov_fdpe_C_PRE)     -0.138     1.443    CDP/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.184ns (24.301%)  route 0.573ns (75.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.281     2.303    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y123         FDPE                                         f  CDP/cnt_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.935     2.063    CDP/clk_IBUF_BUFG
    SLICE_X2Y123         FDPE                                         r  CDP/cnt_reg[6]/C
                         clock pessimism             -0.482     1.581    
    SLICE_X2Y123         FDPE (Remov_fdpe_C_PRE)     -0.138     1.443    CDP/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.184ns (24.301%)  route 0.573ns (75.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.281     2.303    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y123         FDPE                                         f  CDP/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.935     2.063    CDP/clk_IBUF_BUFG
    SLICE_X2Y123         FDPE                                         r  CDP/cnt_reg[7]/C
                         clock pessimism             -0.482     1.581    
    SLICE_X2Y123         FDPE (Remov_fdpe_C_PRE)     -0.138     1.443    CDP/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.184ns (21.158%)  route 0.686ns (78.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.394     2.415    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y122         FDCE                                         f  CDP/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.937     2.065    CDP/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  CDP/cnt_reg[0]/C
                         clock pessimism             -0.482     1.583    
    SLICE_X2Y122         FDCE (Remov_fdce_C_CLR)     -0.134     1.449    CDP/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 CONT/clk_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDP/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.184ns (21.158%)  route 0.686ns (78.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  CONT/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  CONT/clk_en_reg/Q
                         net (fo=2, routed)           0.292     1.978    CDP/clk_en
    SLICE_X5Y126         LUT1 (Prop_lut1_I0_O)        0.043     2.021 f  CDP/clk_out_s_i_2/O
                         net (fo=14, routed)          0.394     2.415    CDP/clk_out_s_i_2_n_0
    SLICE_X2Y122         FDCE                                         f  CDP/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.937     2.065    CDP/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  CDP/cnt_reg[1]/C
                         clock pessimism             -0.482     1.583    
    SLICE_X2Y122         FDCE (Remov_fdce_C_CLR)     -0.134     1.449    CDP/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.967    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONT/pdata_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.727ns  (logic 4.025ns (37.519%)  route 6.702ns (62.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.797    10.318    CONT/clk_IBUF_BUFG
    SLICE_X2Y119         FDCE                                         r  CONT/pdata_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.524    10.842 r  CONT/pdata_reg[7]/Q
                         net (fo=1, routed)           6.702    17.545    pdata_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    21.045 r  pdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    21.045    pdata[7]
    V14                                                               r  pdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.105ns  (logic 4.028ns (39.857%)  route 6.078ns (60.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.732    10.253    CONT/clk_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  CONT/pdata_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDCE (Prop_fdce_C_Q)         0.524    10.777 r  CONT/pdata_reg[11]/Q
                         net (fo=1, routed)           6.078    16.855    pdata_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    20.359 r  pdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000    20.359    pdata[11]
    U3                                                                r  pdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.914ns  (logic 4.049ns (40.844%)  route 5.865ns (59.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.732    10.253    CONT/clk_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  CONT/pdata_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDCE (Prop_fdce_C_Q)         0.524    10.777 r  CONT/pdata_reg[10]/Q
                         net (fo=1, routed)           5.865    16.642    pdata_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    20.168 r  pdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.168    pdata[10]
    W3                                                                r  pdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 4.032ns (40.965%)  route 5.811ns (59.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.728    10.249    CONT/clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  CONT/pdata_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDCE (Prop_fdce_C_Q)         0.524    10.773 r  CONT/pdata_reg[9]/Q
                         net (fo=1, routed)           5.811    16.584    pdata_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    20.092 r  pdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000    20.092    pdata[9]
    V3                                                                r  pdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.726ns  (logic 3.960ns (40.715%)  route 5.766ns (59.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.792    10.313    CONT/clk_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  CONT/pdata_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDCE (Prop_fdce_C_Q)         0.459    10.772 r  CONT/pdata_reg[2]/Q
                         net (fo=1, routed)           5.766    16.538    pdata_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    20.039 r  pdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.039    pdata[2]
    U19                                                               r  pdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 3.965ns (43.116%)  route 5.231ns (56.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.799    10.320    CONT/clk_IBUF_BUFG
    SLICE_X4Y117         FDCE                                         r  CONT/pdata_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.459    10.779 r  CONT/pdata_reg[6]/Q
                         net (fo=1, routed)           5.231    16.011    pdata_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    19.517 r  pdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.517    pdata[6]
    U14                                                               r  pdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 3.968ns (43.206%)  route 5.216ns (56.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.792    10.313    CONT/clk_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  CONT/pdata_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDCE (Prop_fdce_C_Q)         0.459    10.772 r  CONT/pdata_reg[3]/Q
                         net (fo=1, routed)           5.216    15.988    pdata_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    19.497 r  pdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.497    pdata[3]
    V19                                                               r  pdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.017ns  (logic 4.039ns (44.796%)  route 4.978ns (55.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.730    10.251    CONT/clk_IBUF_BUFG
    SLICE_X10Y118        FDCE                                         r  CONT/pdata_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDCE (Prop_fdce_C_Q)         0.524    10.775 r  CONT/pdata_reg[14]/Q
                         net (fo=1, routed)           4.978    15.753    pdata_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    19.269 r  pdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000    19.269    pdata[14]
    P1                                                                r  pdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.785ns  (logic 4.042ns (46.013%)  route 4.743ns (53.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.729    10.250    CONT/clk_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  CONT/pdata_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.524    10.774 r  CONT/pdata_reg[12]/Q
                         net (fo=1, routed)           4.743    15.517    pdata_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    19.035 r  pdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000    19.035    pdata[12]
    P3                                                                r  pdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.476ns  (logic 4.031ns (47.561%)  route 4.445ns (52.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.729    10.250    CONT/clk_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  CONT/pdata_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.524    10.774 r  CONT/pdata_reg[13]/Q
                         net (fo=1, routed)           4.445    15.219    pdata_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    18.726 r  pdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.726    pdata[13]
    N3                                                                r  pdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONT/sd_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdata_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 0.965ns (59.728%)  route 0.651ns (40.272%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.662     1.546    CONT/clk_IBUF_BUFG
    SLICE_X7Y123         FDPE                                         r  CONT/sd_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDPE (Prop_fdpe_C_Q)         0.141     1.687 r  CONT/sd_s_reg/Q
                         net (fo=3, routed)           0.651     2.337    sdata_io_IOBUF_inst/T
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.161 r  sdata_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.161    sdata_io
    B16                                                               r  sdata_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CDP/clk_out_s_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.428ns (76.537%)  route 0.438ns (23.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.665     1.549    CDP/clk_IBUF_BUFG
    SLICE_X2Y122         FDPE                                         r  CDP/clk_out_s_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDPE (Prop_fdpe_C_Q)         0.148     1.697 r  CDP/clk_out_s_reg_lopt_replica/Q
                         net (fo=1, routed)           0.438     2.134    lopt
    B15                  OBUF (Prop_obuf_I_O)         1.280     3.414 r  s_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.414    s_clk
    B15                                                               r  s_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/ready_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.983ns  (logic 1.353ns (33.961%)  route 2.631ns (66.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.661     1.545    CONT/clk_IBUF_BUFG
    SLICE_X7Y125         FDPE                                         r  CONT/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDPE (Prop_fdpe_C_Q)         0.141     1.686 r  CONT/ready_reg/Q
                         net (fo=1, routed)           2.631     4.316    ready_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     5.528 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     5.528    ready
    W7                                                                r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.356ns (53.735%)  route 1.167ns (46.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.668     6.552    CONT/clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  CONT/pdata_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.146     6.698 r  CONT/pdata_reg[4]/Q
                         net (fo=1, routed)           1.167     7.865    pdata_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     9.075 r  pdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.075    pdata[4]
    W18                                                               r  pdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.372ns (51.914%)  route 1.271ns (48.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.666     6.550    CONT/clk_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  CONT/pdata_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDCE (Prop_fdce_C_Q)         0.167     6.717 r  CONT/pdata_reg[8]/Q
                         net (fo=1, routed)           1.271     7.988    pdata_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     9.193 r  pdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.193    pdata[8]
    V13                                                               r  pdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.383ns (51.785%)  route 1.287ns (48.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.667     6.551    CONT/clk_IBUF_BUFG
    SLICE_X2Y119         FDCE                                         r  CONT/pdata_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.167     6.718 r  CONT/pdata_reg[5]/Q
                         net (fo=1, routed)           1.287     8.005    pdata_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     9.220 r  pdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.220    pdata[5]
    U15                                                               r  pdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.352ns (50.114%)  route 1.346ns (49.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.668     6.552    CONT/clk_IBUF_BUFG
    SLICE_X4Y117         FDCE                                         r  CONT/pdata_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.146     6.698 r  CONT/pdata_reg[0]/Q
                         net (fo=1, routed)           1.346     8.043    pdata_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     9.249 r  pdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.249    pdata[0]
    U16                                                               r  pdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.389ns (48.160%)  route 1.496ns (51.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.637     6.521    CONT/clk_IBUF_BUFG
    SLICE_X10Y120        FDCE                                         r  CONT/pdata_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDCE (Prop_fdce_C_Q)         0.167     6.688 r  CONT/pdata_reg[15]/Q
                         net (fo=1, routed)           1.496     8.183    pdata_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     9.406 r  pdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.406    pdata[15]
    L1                                                                r  pdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.377ns (47.963%)  route 1.494ns (52.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.668     6.552    CONT/clk_IBUF_BUFG
    SLICE_X4Y117         FDCE                                         r  CONT/pdata_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.146     6.698 r  CONT/pdata_reg[1]/Q
                         net (fo=1, routed)           1.494     8.191    pdata_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     9.422 r  pdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.422    pdata[1]
    E19                                                               r  pdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT/pdata_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.375ns (45.937%)  route 1.619ns (54.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.639     6.523    CONT/clk_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  CONT/pdata_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.167     6.690 r  CONT/pdata_reg[13]/Q
                         net (fo=1, routed)           1.619     8.308    pdata_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     9.517 r  pdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.517    pdata[13]
    N3                                                                r  pdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           180 Endpoints
Min Delay           180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.575ns (18.423%)  route 6.975ns (81.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.258     8.550    CONT/pdata_s0
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604     4.945    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.575ns (18.423%)  route 6.975ns (81.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.258     8.550    CONT/pdata_s0
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604     4.945    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.575ns (18.423%)  route 6.975ns (81.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.258     8.550    CONT/pdata_s0
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604     4.945    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.575ns (18.423%)  route 6.975ns (81.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.258     8.550    CONT/pdata_s0
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604     4.945    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.575ns (18.423%)  route 6.975ns (81.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.258     8.550    CONT/pdata_s0
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604     4.945    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.575ns (18.423%)  route 6.975ns (81.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.258     8.550    CONT/pdata_s0
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604     4.945    CONT/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  CONT/pdata_s_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 1.575ns (18.885%)  route 6.766ns (81.115%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.049     8.341    CONT/pdata_s0
    SLICE_X4Y120         FDRE                                         r  CONT/pdata_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.671     5.012    CONT/clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  CONT/pdata_s_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.324ns  (logic 1.575ns (18.923%)  route 6.749ns (81.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.032     8.324    CONT/pdata_s0
    SLICE_X6Y120         FDRE                                         r  CONT/pdata_s_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.671     5.012    CONT/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  CONT/pdata_s_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.324ns  (logic 1.575ns (18.923%)  route 6.749ns (81.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.032     8.324    CONT/pdata_s0
    SLICE_X6Y120         FDRE                                         r  CONT/pdata_s_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.671     5.012    CONT/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  CONT/pdata_s_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CONT/pdata_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.298ns  (logic 1.575ns (18.982%)  route 6.723ns (81.018%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=73, routed)          5.716     7.168    CONT/rst_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.292 r  CONT/pdata_s[15]_i_1/O
                         net (fo=16, routed)          1.006     8.298    CONT/pdata_s0
    SLICE_X4Y119         FDRE                                         r  CONT/pdata_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.671     5.012    CONT/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  CONT/pdata_s_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/rx_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.262ns (35.371%)  route 0.478ns (64.629%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.478     0.694    CONT/sdata_io_IBUF
    SLICE_X3Y121         LUT3 (Prop_lut3_I2_O)        0.045     0.739 r  CONT/rx_buff[2]_i_1/O
                         net (fo=1, routed)           0.000     0.739    CONT/rx_buff[2]_i_1_n_0
    SLICE_X3Y121         FDRE                                         r  CONT/rx_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.938     2.066    CONT/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  CONT/rx_buff_reg[2]/C

Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/rx_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.263ns (35.458%)  route 0.478ns (64.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.478     0.694    CONT/sdata_io_IBUF
    SLICE_X3Y121         LUT3 (Prop_lut3_I2_O)        0.046     0.740 r  CONT/rx_buff[3]_i_1/O
                         net (fo=1, routed)           0.000     0.740    CONT/rx_buff[3]_i_1_n_0
    SLICE_X3Y121         FDRE                                         r  CONT/rx_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.938     2.066    CONT/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  CONT/rx_buff_reg[3]/C

Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/FSM_sequential_CS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.262ns (35.266%)  route 0.480ns (64.734%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.480     0.697    CONT/sdata_io_IBUF
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.045     0.742 r  CONT/FSM_sequential_CS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.742    CONT/FSM_sequential_CS[2]_i_1_n_0
    SLICE_X2Y125         FDCE                                         r  CONT/FSM_sequential_CS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.934     2.062    CONT/clk_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  CONT/FSM_sequential_CS_reg[2]/C

Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/rx_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.260ns (31.791%)  route 0.557ns (68.209%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.557     0.773    CONT/sdata_io_IBUF
    SLICE_X5Y120         LUT3 (Prop_lut3_I2_O)        0.043     0.816 r  CONT/rx_buff[7]_i_1/O
                         net (fo=1, routed)           0.000     0.816    CONT/rx_buff[7]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.937     2.065    CONT/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[7]/C

Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/rx_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.262ns (31.958%)  route 0.557ns (68.042%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.557     0.773    CONT/sdata_io_IBUF
    SLICE_X5Y120         LUT3 (Prop_lut3_I2_O)        0.045     0.818 r  CONT/rx_buff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.818    CONT/rx_buff[6]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.937     2.065    CONT/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[6]/C

Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/rx_buff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.262ns (29.623%)  route 0.621ns (70.377%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.621     0.838    CONT/sdata_io_IBUF
    SLICE_X5Y120         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  CONT/rx_buff[12]_i_1/O
                         net (fo=1, routed)           0.000     0.883    CONT/rx_buff[12]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.937     2.065    CONT/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[12]/C

Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/rx_buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.263ns (29.703%)  route 0.621ns (70.297%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.621     0.838    CONT/sdata_io_IBUF
    SLICE_X5Y120         LUT3 (Prop_lut3_I2_O)        0.046     0.884 r  CONT/rx_buff[13]_i_1/O
                         net (fo=1, routed)           0.000     0.884    CONT/rx_buff[13]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.937     2.065    CONT/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  CONT/rx_buff_reg[13]/C

Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/rx_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.260ns (29.093%)  route 0.632ns (70.907%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.632     0.849    CONT/sdata_io_IBUF
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.043     0.892 r  CONT/rx_buff[5]_i_1/O
                         net (fo=1, routed)           0.000     0.892    CONT/rx_buff[5]_i_1_n_0
    SLICE_X5Y121         FDRE                                         r  CONT/rx_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.936     2.064    CONT/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  CONT/rx_buff_reg[5]/C

Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/rx_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.262ns (29.252%)  route 0.632ns (70.748%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.632     0.849    CONT/sdata_io_IBUF
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.045     0.894 r  CONT/rx_buff[4]_i_1/O
                         net (fo=1, routed)           0.000     0.894    CONT/rx_buff[4]_i_1_n_0
    SLICE_X5Y121         FDRE                                         r  CONT/rx_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.936     2.064    CONT/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  CONT/rx_buff_reg[4]/C

Slack:                    inf
  Source:                 sdata_io
                            (input port)
  Destination:            CONT/rx_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.262ns (27.944%)  route 0.674ns (72.056%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  sdata_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdata_io_IOBUF_inst/IO
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sdata_io_IOBUF_inst/IBUF/O
                         net (fo=18, routed)          0.674     0.891    CONT/sdata_io_IBUF
    SLICE_X5Y119         LUT3 (Prop_lut3_I2_O)        0.045     0.936 r  CONT/rx_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     0.936    CONT/rx_buff[0]_i_1_n_0
    SLICE_X5Y119         FDRE                                         r  CONT/rx_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.938     2.066    CONT/clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  CONT/rx_buff_reg[0]/C





