(S (NP (JJ Matrix-matrix) (NN multiplication)) (VP (VBZ is) (NP (NP (DT a) (JJ key) (JJ computational) (NN kernel)) (PP (IN for) (NP (NP (JJ numerous) (NNS applications)) (PP (IN in) (NP (NN science) (CC and) (NN engineering)))))) (, ,) (PP (IN with) (NP (NP (JJ ample) (NX (NX (NN parallelism)) (CC and) (NX (NNS data) (NN locality)))) (SBAR (WHNP (IN that)) (S (VP (VBZ lends) (NP (PRP itself)) (ADVP (RB well)) (PP (TO to) (NP (NN high-performance) (NNS implementations))))))))) (. .))
(S (NP (JJ Many) (RBS matrix) (JJ multiplication-dependent) (NNS applications)) (VP (MD can) (VP (VB use) (NP (JJ reduced-precision) (UCP (NN integer) (CC or) (JJ fixed-point)) (NNS representations)) (S (VP (TO to) (VP (VB increase) (NP (PRP$ their) (NX (NX (NN performance)) (CC and) (NX (NN energy) (NN efficiency)))) (SBAR (IN while) (S (ADVP (RB still)) (VP (VBG offering) (NP (NP (JJ adequate) (NN quality)) (PP (IN of) (NP (NNS results)))))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NN precision) (NNS requirements)) (VP (MD may) (VP (VP (VB vary) (PP (IN between) (NP (JJ different) (NN application) (NNS phases)))) (CC or) (VP (VB depend) (PP (IN on) (NP (NN input) (NNS data)))) (, ,) (S (VP (VBG rendering) (S (NP (NN constant-precision) (NNS solutions)) (ADJP (VBP ineffective))))))) (. .))
(S (NP (NP (NNP BISMO)) (, ,) (NP (NP (DT a) (JJ vectorized) (JJ bit-serial) (NN matrix) (NN multiplication) (NN overlay)) (PP (IN for) (NP (JJ reconfigurable) (NN computing)))) (, ,)) (ADVP (RB previously)) (VP (VBD utilized) (NP (NP (DT the) (JJ excellent) (NN binary-operation) (NN performance)) (PP (IN of) (NP (NNP FPGAs)))) (S (VP (TO to) (VP (VB offer) (NP (NP (DT a) (JJ matrix) (NN multiplication) (NN performance)) (SBAR (WHNP (IN that)) (S (VP (VBZ scales) (PP (IN with) (NP (VBN required) (NN precision) (CC and) (NN parallelism))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (SBAR (WHADVP (WRB how)) (S (NP (NNP BISMO)) (VP (MD can) (VP (VB be) (VP (VBN scaled) (PRT (RP up)) (PP (IN on) (NP (NNP Xilinx) (NNP FPGAs))) (S (VP (VBG using) (NP (NP (DT an) (JJ arithmetic) (NN architecture)) (SBAR (WHNP (WDT that)) (S (VP (ADVP (JJR better)) (JJ utilizes) (NP (JJ 6-LUTs)))))))))))))) (. .))
(S (NP (DT The) (JJ improved) (NNP BISMO)) (VP (VBZ achieves) (NP (NP (DT a) (JJ peak) (NN performance)) (PP (IN of) (NP (CD 15.4) (JJ binary) (NNP TOPS)))) (PP (IN on) (NP (DT the) (NNP Ultra96) (NN board))) (PP (IN with) (NP (DT a) (NNP Xilinx) (NNP UltraScale+) (NNP MPSoC)))) (. .))
