Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:06:17 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.581        0.000                      0                 2981        0.043        0.000                      0                 2981        3.225        0.000                       0                  1060  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.581        0.000                      0                 2981        0.043        0.000                      0                 2981        3.225        0.000                       0                  1060  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.514ns (16.683%)  route 2.567ns (83.317%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.036     0.036    fsm3/clk
    SLICE_X21Y53         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.271     0.404    fsm3/fsm3_out[0]
    SLICE_X21Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     0.581 f  fsm3/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.409     0.990    fsm2/out_reg[0]_11
    SLICE_X20Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.054 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=18, routed)          0.244     1.298    fsm1/out_reg[0]_10
    SLICE_X20Y48         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.360 f  fsm1/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          1.036     2.396    mult_pipe3/done_buf_reg[0]_0
    SLICE_X4Y50          LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     2.510 r  mult_pipe3/out_tmp0_i_11__3/O
                         net (fo=1, routed)           0.607     3.117    mult_pipe3/out_tmp0/A[6]
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe3/out_tmp0/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y19        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.311     6.698    mult_pipe3/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.570ns (18.937%)  route 2.440ns (81.063%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.036     0.036    fsm3/clk
    SLICE_X21Y53         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.271     0.404    fsm3/fsm3_out[0]
    SLICE_X21Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     0.581 f  fsm3/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.409     0.990    fsm2/out_reg[0]_11
    SLICE_X20Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.054 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=18, routed)          0.244     1.298    fsm1/out_reg[0]_10
    SLICE_X20Y48         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.360 f  fsm1/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          1.094     2.454    mult_pipe3/done_buf_reg[0]_0
    SLICE_X3Y47          LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.170     2.624 r  mult_pipe3/out_tmp_reg_i_27__3/O
                         net (fo=2, routed)           0.422     3.046    mult_pipe3/out_tmp0/B[6]
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe3/out_tmp0/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y19        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     6.710    mult_pipe3/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/A[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.600ns (20.182%)  route 2.373ns (79.818%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.036     0.036    fsm3/clk
    SLICE_X21Y53         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.271     0.404    fsm3/fsm3_out[0]
    SLICE_X21Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     0.581 f  fsm3/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.409     0.990    fsm2/out_reg[0]_11
    SLICE_X20Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.054 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=18, routed)          0.244     1.298    fsm1/out_reg[0]_10
    SLICE_X20Y48         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.360 f  fsm1/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          1.078     2.438    mult_pipe3/done_buf_reg[0]_0
    SLICE_X4Y45          LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     2.638 r  mult_pipe3/out_tmp_reg_i_32__3/O
                         net (fo=2, routed)           0.371     3.009    mult_pipe3/out_tmp_reg/A[1]
    DSP48E2_X0Y18        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe3/out_tmp_reg/CLK
    DSP48E2_X0Y18        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[1])
                                                     -0.307     6.702    mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.596ns (20.300%)  route 2.340ns (79.700%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.036     0.036    fsm3/clk
    SLICE_X21Y53         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.271     0.404    fsm3/fsm3_out[0]
    SLICE_X21Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     0.581 f  fsm3/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.409     0.990    fsm2/out_reg[0]_11
    SLICE_X20Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.054 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=18, routed)          0.244     1.298    fsm1/out_reg[0]_10
    SLICE_X20Y48         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.360 f  fsm1/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          1.074     2.434    mult_pipe3/done_buf_reg[0]_0
    SLICE_X4Y49          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     2.630 r  mult_pipe3/out_tmp0_i_2__3/O
                         net (fo=1, routed)           0.342     2.972    mult_pipe3/out_tmp0/A[15]
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe3/out_tmp0/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y19        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.311     6.698    mult_pipe3/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.536ns (18.281%)  route 2.396ns (81.719%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.036     0.036    fsm3/clk
    SLICE_X21Y53         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.271     0.404    fsm3/fsm3_out[0]
    SLICE_X21Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     0.581 f  fsm3/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.409     0.990    fsm2/out_reg[0]_11
    SLICE_X20Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.054 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=18, routed)          0.244     1.298    fsm1/out_reg[0]_10
    SLICE_X20Y48         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.360 f  fsm1/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          1.034     2.394    mult_pipe3/done_buf_reg[0]_0
    SLICE_X4Y50          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     2.530 r  mult_pipe3/out_tmp_reg_i_21__3/O
                         net (fo=2, routed)           0.438     2.968    mult_pipe3/out_tmp0/B[12]
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe3/out_tmp0/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y19        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.298     6.711    mult_pipe3/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp_reg__0/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.605ns (20.663%)  route 2.323ns (79.337%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.036     0.036    fsm3/clk
    SLICE_X21Y53         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.271     0.404    fsm3/fsm3_out[0]
    SLICE_X21Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     0.581 f  fsm3/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.409     0.990    fsm2/out_reg[0]_11
    SLICE_X20Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.054 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=18, routed)          0.244     1.298    fsm1/out_reg[0]_10
    SLICE_X20Y48         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.360 f  fsm1/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          1.056     2.416    mult_pipe3/done_buf_reg[0]_0
    SLICE_X4Y49          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.205     2.621 r  mult_pipe3/out_tmp_reg__0_i_9__3/O
                         net (fo=1, routed)           0.343     2.964    mult_pipe3/out_tmp_reg__0/B[6]
    DSP48E2_X0Y20        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg__0/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe3/out_tmp_reg__0/CLK
    DSP48E2_X0Y20        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y20        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     6.710    mult_pipe3/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.551ns (18.889%)  route 2.366ns (81.111%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.036     0.036    fsm3/clk
    SLICE_X21Y53         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.271     0.404    fsm3/fsm3_out[0]
    SLICE_X21Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     0.581 f  fsm3/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.409     0.990    fsm2/out_reg[0]_11
    SLICE_X20Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.054 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=18, routed)          0.244     1.298    fsm1/out_reg[0]_10
    SLICE_X20Y48         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.360 f  fsm1/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          1.033     2.393    mult_pipe3/done_buf_reg[0]_0
    SLICE_X4Y49          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.544 r  mult_pipe3/out_tmp0_i_3__3/O
                         net (fo=1, routed)           0.409     2.953    mult_pipe3/out_tmp0/A[14]
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe3/out_tmp0/CLK
    DSP48E2_X0Y19        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y19        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.301     6.708    mult_pipe3/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/A[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.595ns (20.553%)  route 2.300ns (79.447%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.036     0.036    fsm3/clk
    SLICE_X21Y53         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.271     0.404    fsm3/fsm3_out[0]
    SLICE_X21Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     0.581 f  fsm3/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.409     0.990    fsm2/out_reg[0]_11
    SLICE_X20Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.054 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=18, routed)          0.244     1.298    fsm1/out_reg[0]_10
    SLICE_X20Y48         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.360 f  fsm1/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          0.830     2.190    mult_pipe3/done_buf_reg[0]_0
    SLICE_X3Y47          LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     2.385 r  mult_pipe3/out_tmp_reg_i_31__3/O
                         net (fo=2, routed)           0.546     2.931    mult_pipe3/out_tmp_reg/A[2]
    DSP48E2_X0Y18        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe3/out_tmp_reg/CLK
    DSP48E2_X0Y18        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
                                                     -0.310     6.699    mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.591ns (20.330%)  route 2.316ns (79.670%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.037     0.037    fsm0/clk
    SLICE_X20Y54         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=22, routed)          0.349     0.481    fsm0/out_reg_n_0_[0]
    SLICE_X20Y55         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     0.660 f  fsm0/A_int0_0_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.250     0.910    fsm1/out_reg[2]_1
    SLICE_X20Y53         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.951 r  fsm1/A_int0_0_addr0[3]_INST_0_i_11/O
                         net (fo=18, routed)          0.351     1.302    fsm0/out_reg[0]_5
    SLICE_X21Y54         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.382 f  fsm0/out_tmp_reg_i_34__0/O
                         net (fo=67, routed)          0.471     1.853    mult_pipe1/done_buf_reg[0]_0
    SLICE_X19Y58         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     2.049 r  mult_pipe1/out_tmp_reg_i_30__0/O
                         net (fo=2, routed)           0.895     2.944    mult_pipe1/out_tmp_reg/A[3]
    DSP48E2_X0Y22        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X0Y22        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.293     6.716    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.579ns (20.048%)  route 2.309ns (79.952%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.036     0.036    fsm3/clk
    SLICE_X21Y53         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.271     0.404    fsm3/fsm3_out[0]
    SLICE_X21Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     0.581 f  fsm3/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=11, routed)          0.409     0.990    fsm2/out_reg[0]_11
    SLICE_X20Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.054 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=18, routed)          0.244     1.298    fsm1/out_reg[0]_10
    SLICE_X20Y48         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.360 f  fsm1/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          1.078     2.438    mult_pipe3/done_buf_reg[0]_0
    SLICE_X4Y45          LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.617 r  mult_pipe3/out_tmp_reg_i_20__3/O
                         net (fo=2, routed)           0.307     2.924    mult_pipe3/out_tmp_reg/A[13]
    DSP48E2_X0Y18        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.044     7.044    mult_pipe3/out_tmp_reg/CLK
    DSP48E2_X0Y18        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.310     6.699    mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  3.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    mult_pipe5/clk
    SLICE_X18Y42         FDRE                                         r  mult_pipe5/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe5/out_reg[13]/Q
                         net (fo=1, routed)           0.057     0.108    bin_read5_0/Q[13]
    SLICE_X18Y43         FDRE                                         r  bin_read5_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    bin_read5_0/clk
    SLICE_X18Y43         FDRE                                         r  bin_read5_0/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y43         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read5_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.500%)  route 0.036ns (37.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    j0/clk
    SLICE_X22Y53         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  j0/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.080    j0/j0_out[0]
    SLICE_X22Y53         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.101 r  j0/out[3]_i_3__2/O
                         net (fo=1, routed)           0.007     0.108    j0/out[3]_i_3__2_n_0
    SLICE_X22Y53         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    j0/clk
    SLICE_X22Y53         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y53         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    par_done_reg8/clk
    SLICE_X21Y50         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset3/par_done_reg8_out
    SLICE_X21Y50         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset3/out[0]_i_1__20/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg8/out_reg[0]_0
    SLICE_X21Y50         FDRE                                         r  par_done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    par_done_reg8/clk
    SLICE_X21Y50         FDRE                                         r  par_done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y50         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    mult_pipe5/clk
    SLICE_X18Y42         FDRE                                         r  mult_pipe5/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe5/out_reg[14]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read5_0/Q[14]
    SLICE_X18Y43         FDRE                                         r  bin_read5_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read5_0/clk
    SLICE_X18Y43         FDRE                                         r  bin_read5_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y43         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read5_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    par_done_reg8/clk
    SLICE_X21Y50         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm2/par_done_reg8_out
    SLICE_X21Y50         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.093 r  fsm2/out[0]_i_1__34/O
                         net (fo=1, routed)           0.016     0.109    par_reset3/out_reg[0]_4
    SLICE_X21Y50         FDRE                                         r  par_reset3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    par_reset3/clk
    SLICE_X21Y50         FDRE                                         r  par_reset3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y50         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X25Y48         FDRE                                         r  mult_pipe2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe2/out_reg[7]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read2_0/Q[7]
    SLICE_X25Y48         FDRE                                         r  bin_read2_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X25Y48         FDRE                                         r  bin_read2_0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y48         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read2_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe6/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read6_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.037ns (37.374%)  route 0.062ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe6/clk
    SLICE_X19Y48         FDRE                                         r  mult_pipe6/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe6/out_reg[8]/Q
                         net (fo=1, routed)           0.062     0.112    bin_read6_0/out[8]
    SLICE_X19Y47         FDRE                                         r  bin_read6_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read6_0/clk
    SLICE_X19Y47         FDRE                                         r  bin_read6_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y47         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read6_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X19Y61         FDRE                                         r  mult_pipe0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[29]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read0_0/Q[29]
    SLICE_X18Y61         FDRE                                         r  bin_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X18Y61         FDRE                                         r  bin_read0_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y61         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X28Y51         FDRE                                         r  mult_pipe2/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.062     0.113    mult_pipe2/p_1_in[6]
    SLICE_X28Y51         FDRE                                         r  mult_pipe2/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X28Y51         FDRE                                         r  mult_pipe2/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y51         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe6/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read6_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe6/clk
    SLICE_X19Y50         FDRE                                         r  mult_pipe6/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe6/out_reg[25]/Q
                         net (fo=1, routed)           0.063     0.114    bin_read6_0/out[25]
    SLICE_X19Y51         FDRE                                         r  bin_read6_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read6_0/clk
    SLICE_X19Y51         FDRE                                         r  bin_read6_0/out_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y51         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read6_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y23  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y22  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y20  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y18  mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y21  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y23  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y22  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y18  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y55   A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y55   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y57   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y57   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y58   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y58   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y57   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y55   A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y57   A_int_read0_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y58   A_int_read0_0/out_reg[16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y55   A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y55   A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y55   A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y55   A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y57   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y57   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y57   A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y57   A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y58   A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y58   A_int_read0_0/out_reg[12]/C



