tclmode

# Generated by Genus(TM) Synthesis Solution 17.11-s014_1, revision 1.245i
# Generated on: Wed Jun 15 22:32:17 EEST 2022 (Wed Jun 15 19:32:17 GMT 2022)

tcl_set_command_name_echo on

set_log_file fv/Core/rtl_to_fv_map.log -replace

usage -auto -elapse

set_verification_information rtl_fv_map_db

read_implementation_information fv/Core -revised fv_map

set_parallel_option -threads 4 -license "xl lp gxl lpgxl eco ecogxl" -norelease_license

set env(RC_VERSION)     "17.11-s014_1"
set env(CDN_SYNTH_ROOT) "/vlsi/apps/cadence/Genus/17.11.000/tools"
set CDN_SYNTH_ROOT      "/vlsi/apps/cadence/Genus/17.11.000/tools"
set env(CW_DIR) "/vlsi/apps/cadence/Genus/17.11.000/tools/lib/chipware"
set CW_DIR      "/vlsi/apps/cadence/Genus/17.11.000/tools/lib/chipware"

# default is to error out when module definitions are missing
set_undefined_cell black_box -noascend -both

add_search_path ../liberty -library -both
read_library -liberty -both   /disks/projects/VLSI2Sp22/can_bozaci/HW8/Part1/synth/../liberty/./D_CELLS_3V/D_CELLS_3V_LPMOS_typ_3_30V_25C.lib

set_naming_style rc -golden
set_naming_rule "%s\[%d\]" -instance_array -golden
set_naming_rule "%s_reg" -register -golden
set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden

set_hdl_options -VERILOG_INCLUDE_DIR "incdir:sep:src:cwd"

set_undriven_signal Z -golden

delete_search_path -all -design -golden
add_search_path ../src -design -golden
read_design   -define SYNTHESIS  -merge bbox -golden -lastmod -noelab -verilog2k ../src/MUX2to1.v ../src/barrel_arith_shift.v ../src/barrel_shifter.v ../src/DECODER5to32.v ../src/FA.v ../src/HA.v ../src/ID.v ../src/MUX5to32.v ../src/RCA_nocin.v ../src/RCA.v ../src/ALU.v ../src/REG_32bit.v ../src/REG_bit.v ../src/shifter.v ../src/SQRT_CSLA_ZFC.v ../src/ZFC.v ../src/PC.v ../src/CU.v ../src/RegisterFile.v ../src/FU.v ../src/Core.v
elaborate_design -golden -root {Core} -rootonly 

read_design -verilog95   -revised -lastmod -noelab fv/Core/fv_map.v.gz
elaborate_design -revised -root {Core}

uniquify -all -nolib -golden

report_design_data
report_black_box

set_flatten_model -latch_transparent
set_flatten_model -seq_constant
set_flatten_model -seq_constant_x_to 0
set_flatten_model -nodff_to_dlat_zero
set_flatten_model -nodff_to_dlat_feedback
set_flatten_model -hier_seq_merge

#add_name_alias fv/Core/fv_map.singlebit.original_name.alias.json.gz -revised
#set_mapping_method -alias -revised
#add_renaming_rule r1alias _reg((\\\[%w\\\])*(/U\\\$%d)*)$ @1 -type dff -both

set_analyze_option -auto

write_hier_compare_dofile hier_tmp1.lec.do -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string " analyze_datapath -module -verbose ; analyze_datapath -share -verbose; "
run_hier_compare hier_tmp1.lec.do -dynamic_hierarchy

report_verification -hier -verbose
set_system_mode lec
puts "No of diff points    = [get_compare_points -NONequivalent -count]"
if {[get_compare_points -NONequivalent -count] > 0} {
    puts "------------------------------------"
    puts "ERROR: Different Key Points detected"
    puts "------------------------------------"
}

write_verification_information
report_verification_information

exit

