Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 28 03:56:35 2021
| Host         : Allen-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Meter_control_sets_placed.rpt
| Design       : Meter
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           31 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   |     Enable Signal    |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------+---------------------------------+------------------+----------------+--------------+
|  ss/slowerclk/CLK |                      | ss/an_buf[3]_i_1_n_0            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | clk1s/lastclk_1s_reg |                                 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    |                      | sp_D/p_1_in[0]                  |                5 |              7 |         1.40 |
|  ss/slowerclk/CLK | flashingOn           |                                 |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    |                      | db_D/FF2/p_1_in[0]              |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | clk1s/lastclk_1s_reg | timeRemaining[15]_i_1_n_0       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG    |                      | decrementer/postVal[15]_i_1_n_0 |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG    |                      | clk05s/clear                    |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG    |                      | clk1s/clear                     |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG    |                      |                                 |               12 |             31 |         2.58 |
+-------------------+----------------------+---------------------------------+------------------+----------------+--------------+


