// Seed: 1516773712
module module_0 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
);
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1
);
  wire id_3;
  module_0(
      id_0, id_1, id_0, id_0, id_0
  );
  wire id_4;
endmodule
module module_2;
  final begin
    id_1 <= 1;
    id_1 <= 1'd0;
    $display(1);
    `define pp_2 0
    id_1 <= 1;
  end
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  id_4(
      .id_0(1), .id_1(1 / 1), .id_2(1), .id_3(1)
  );
  tri id_5 = 1;
  assign id_1 = id_3;
  module_2(); id_6(
      .id_0(id_1), .id_1(1)
  );
  assign id_3[1] = 1;
endmodule
