<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/PDK/PDK_TDA_Datasheet by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 11:57:04 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>PDK/PDK TDA Datasheet - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"PDK/PDK_TDA_Datasheet","wgTitle":"PDK/PDK TDA Datasheet","wgCurRevisionId":236084,"wgRevisionId":236084,"wgArticleId":45137,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["ADAS Processors","TDAx"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"PDK/PDK_TDA_Datasheet","wgRelevantArticleId":45137,"wgRequestId":"0b661979dcc5ae7e6cf14953","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-PDK_PDK_TDA_Datasheet rootpage-PDK skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">PDK/PDK TDA Datasheet</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div style="clear:both; margin:0; padding:0;"></div>
<div class="floatright"><a href="PDK_TDA_Software_Developer_Guide.html" title="PDK/PDK TDA Software Developer Guide"><img alt="Pdk tda home page.png" src="https://processors.wiki.ti.com/images/0/0c/Pdk_tda_home_page.png" width="319" height="42" /></a></div>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#PDK_Drivers"><span class="tocnumber">1</span> <span class="toctext"><b>PDK Drivers</b></span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#PDK_Driver_Features"><span class="tocnumber">1.1</span> <span class="toctext">PDK Driver Features</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#VPS_Driver_VPDMA_List_Usage"><span class="tocnumber">1.2</span> <span class="toctext">VPS Driver VPDMA List Usage</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Setup_Details"><span class="tocnumber">1.3</span> <span class="toctext">Setup Details</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Resources_Details"><span class="tocnumber">1.4</span> <span class="toctext">Resources Details</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Memory_Footprint"><span class="tocnumber">1.5</span> <span class="toctext">Memory Footprint</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Software_Performance_Numbers"><span class="tocnumber">1.6</span> <span class="toctext">Software Performance Numbers</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#VIP_Capture_to_DSS_Display_Glass-to-Glass_Latency_Numbers"><span class="tocnumber">1.7</span> <span class="toctext">VIP Capture to DSS Display Glass-to-Glass Latency Numbers</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#Video_Display_Driver"><span class="tocnumber">2</span> <span class="toctext"><b>Video Display Driver</b></span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#Video_1.2C2.2C3_and_Graphics_1_Display_Driver"><span class="tocnumber">2.1</span> <span class="toctext">Video 1,2,3 and Graphics 1 Display Driver</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Buffer_Queue_Latency"><span class="tocnumber">2.2</span> <span class="toctext">Buffer Queue Latency</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="#DSS_M2M_Writeback_Driver"><span class="tocnumber">3</span> <span class="toctext"><b>DSS M2M Writeback Driver</b></span></a>
<ul>
<li class="toclevel-2 tocsection-13"><a href="#Calculating_Performance_for_DSS_M2M_Writeback_Driver"><span class="tocnumber">3.1</span> <span class="toctext">Calculating Performance for DSS M2M Writeback Driver</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Video_Capture_Driver"><span class="tocnumber">4</span> <span class="toctext"><b>Video Capture Driver</b></span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#VPE_Memory_to_Memory_Drivers"><span class="tocnumber">5</span> <span class="toctext"><b>VPE Memory to Memory Drivers</b></span></a>
<ul>
<li class="toclevel-2 tocsection-16"><a href="#Calculating_Performance_for_VPE_drivers"><span class="tocnumber">5.1</span> <span class="toctext">Calculating Performance for VPE drivers</span></a>
<ul>
<li class="toclevel-3 tocsection-17"><a href="#Performance_of_Scalar_.28SC.29_with_DEI_OFF"><span class="tocnumber">5.1.1</span> <span class="toctext">Performance of Scalar (SC) with DEI OFF</span></a></li>
<li class="toclevel-3 tocsection-18"><a href="#Performance_of_Scalar_.28SC.29_with_DEI_ON"><span class="tocnumber">5.1.2</span> <span class="toctext">Performance of Scalar (SC) with DEI ON</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-19"><a href="#ISS_Drivers"><span class="tocnumber">6</span> <span class="toctext"><b>ISS Drivers</b></span></a>
<ul>
<li class="toclevel-2 tocsection-20"><a href="#ISS_Capture_Driver_.28CAL.29"><span class="tocnumber">6.1</span> <span class="toctext"><b>ISS Capture Driver (CAL)</b></span></a></li>
<li class="toclevel-2 tocsection-21"><a href="#ISS_M2M_ISP_WDR_Driver"><span class="tocnumber">6.2</span> <span class="toctext"><b>ISS M2M ISP WDR Driver</b></span></a></li>
<li class="toclevel-2 tocsection-22"><a href="#ISS_CALB_M2M_Driver"><span class="tocnumber">6.3</span> <span class="toctext"><b>ISS CALB M2M Driver</b></span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-23"><a href="#UART_Driver"><span class="tocnumber">7</span> <span class="toctext"><b>UART Driver</b></span></a></li>
<li class="toclevel-1 tocsection-24"><a href="#CRC_CSL-FL"><span class="tocnumber">8</span> <span class="toctext"><b>CRC CSL-FL</b></span></a></li>
<li class="toclevel-1 tocsection-25"><a href="#DCAN_CSL-FL"><span class="tocnumber">9</span> <span class="toctext"><b>DCAN CSL-FL</b></span></a></li>
<li class="toclevel-1 tocsection-26"><a href="#MCAN_CSL-FL"><span class="tocnumber">10</span> <span class="toctext"><b>MCAN CSL-FL</b></span></a></li>
<li class="toclevel-1 tocsection-27"><a href="#MMCSD_CSL-FL"><span class="tocnumber">11</span> <span class="toctext"><b>MMCSD CSL-FL</b></span></a></li>
<li class="toclevel-1 tocsection-28"><a href="#PCIe_CSL-FL"><span class="tocnumber">12</span> <span class="toctext"><b>PCIe CSL-FL</b></span></a></li>
<li class="toclevel-1 tocsection-29"><a href="#Archived"><span class="tocnumber">13</span> <span class="toctext">Archived</span></a></li>
</ul>
</div>

<h1><span class="mw-headline" id="PDK_Drivers"><b>PDK Drivers</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=1" title="Edit section: PDK Drivers">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section provides brief overview of the device drivers supported in PDK release.
</p>
<h2><span class="mw-headline" id="PDK_Driver_Features">PDK Driver Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=2" title="Edit section: PDK Driver Features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>For details on features, refer to PDK_Requirement_to_Test_Traceability_Report.xlsx under &lt;PDK_INSTALL&gt;/docs/traceability folder. 
</p>
<h2><span class="mw-headline" id="VPS_Driver_VPDMA_List_Usage">VPS Driver VPDMA List Usage</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=3" title="Edit section: VPS Driver VPDMA List Usage">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In TDA2xx/TDA2Ex/TDA3xx, each VIP and VPE has a separate VPDMA instance. And each VPDMA in turn has 8 lists: 
</p>
<table width="50%" cellspacing="0" cellpadding="5" border="1">
<caption><b>VPDMA usage</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th><b>Driver</b>
</th>
<th><b>DMA usage</b>
</th></tr>
<tr>
<td>VIP Capture
</td>
<td>One list per port. Hence max 4 list per VIP (Slice0/1 x PortA/B)
</td></tr>
<tr>
<td>M2M VPE (only for TDA2xx/TDA2Ex/TDA2Px)
</td>
<td>Only one list for VPE1
</td></tr></tbody></table>
<p><br />
</p><p><br />
</p>
<h2><span class="mw-headline" id="Setup_Details">Setup Details</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=4" title="Edit section: Setup Details">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table width="80%" cellspacing="0" cellpadding="5" border="1">
<caption><b>Setup Details</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th align="center"><br />
</th>
<th align="center">Details
</th>
<th align="center">TDA2xx/TDA2Ex/TDA2Px
</th>
<th align="center">TDA3xx
</th></tr>
<tr>
<td rowspan="4"><b>SoC Details</b>
</td>
<td>Core
</td>
<td>IPU1 (M4) core 0
</td>
<td>IPU1 (M4) core 0
</td></tr>
<tr>
<td>Operating speed of Core
</td>
<td>212.5 MHz
</td>
<td>212.5 MHz
</td></tr>
<tr>
<td>Operating speed of VPE
</td>
<td>266 Mpixels/sec
</td>
<td>NA
</td></tr>
<tr>
<td>EVM Configuration
</td>
<td>TDA2xx: 2 EMIFs Non-Interleaved, DDR3 @ 532MHz <br />TDA2Ex/TDA2Px: 1 EMIFs Non-Interleaved, DDR3 @ 666MHz
</td>
<td>1 EMIFs Non-Interleaved, DDR3 @ 532MHz
</td></tr>
<tr>
<td rowspan="8"><b>Optimization Details</b>
</td>
<td>Is the Ducati cache enabled?
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td>Profile
</td>
<td>release
</td>
<td>release
</td></tr>
<tr>
<td>M4 compile options (release build)
</td>
<td><span>-g -ms -c -qq -pdsw225 --endian=little -mv7M4 --float_support=vfplib --abi=eabi -eo.oem4 -ea.sem4 --symdebug:dwarf --embed_inline_assembly --emit_warnings_as_errors</span>
</td>
<td>Same as TDA2xx
</td></tr>
<tr>
<td>M4 Linker options (release build)
</td>
<td><span>--emit_warnings_as_errors -w -q -u _c_int00 --silicon_version=7M4 -c  -x --zero_init=on</span>
</td>
<td>Same as TDA2xx
</td></tr>
<tr>
<td>DSP Compile options (release build)
</td>
<td><span>-mv6600 --abi=eabi -q -mi10 -mo -pden -pds=238 -pds=880 -pds1110 --program_level_compile -g --endian=little -eo.oe66 -ea.se66 --emit_warnings_as_errors </span>
</td>
<td>Same as TDA2xx
</td></tr>
<tr>
<td>DSP Linker options (release build)
</td>
<td><span>--emit_warnings_as_errors --warn_sections -q -e=_c_int00 --silicon_version=6600 -c</span>
</td>
<td>Same as TDA2xx
</td></tr>
<tr>
<td>Is the code and data placed in L2/L3 memory?
</td>
<td>No
</td>
<td>No
</td></tr>
<tr>
<td>Is the L3 interconnect optimized?
</td>
<td>No
</td>
<td>No
</td></tr></tbody></table>
<p><br />
</p>
<h2><span class="mw-headline" id="Resources_Details">Resources Details</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=5" title="Edit section: Resources Details">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table border="1" width="80%" cellspacing="0" cellpadding="4">
<caption><b>Resource usage</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th align="center">Details
</th>
<th align="center">TDA2xx/TDA2Ex/TDA2Px
</th>
<th align="center">TDA3xx
</th></tr>
<tr>
<td>Timers
</td>
<td>M4 Internal timer
</td>
<td>M4 Internal timer
</td></tr>
<tr>
<td>HWI
</td>
<td><b>IPU1_23 (DSS DISPC), IPU1_26 (HDMI_IRQ)<br />IPU1_27 (VIP1), IPU1_28 (VIP2), IPU1_29 (VIP3)<br />IPU1_30 (VPE1)<br />IPU1_41 (I2C1), IPU1_42 (I2C2 on TDA2xx, I2C5 on TDA2Ex), IPU1_43 (I2C3), IPU1_48 (I2C4 on TDA2xx/TDA2Ex, I2C5 - only on TDA2xx-MC)<br />IPU1_57 (MCSPI1), IPU1_58 (MCSPI2) IPU1_59 (MCSPI3), IPU1_60 (MCSPI4)<br />IPU1_44 (UART1), IPU1_60 (UART2), IPU1_45 (UART3), IPU1_61 (UART4), IPU1_62 (UART5), IPU1_63 (UART6), IPU1_64 (UART7), IPU1_65 (UART8), IPU1_69 (UART9), IPU1_70 (UART10)</b>
</td>
<td>
<p><b>IPU1_23 (DSS DISPC), IPU1_27 (VIP1),<br />IPU1_41 (I2C1), IPU1_48 (I2C4), IPU1_42 (I2C5)<br />IPU1_64 (MCSPI1), IPU1_65 (MCSPI2),</b> <b>IPU1_48 (MCSPI3), IPU1_49 (MCSPI4)<br />IPU1_44 (UART1), IPU1_43 (UART2), IPU1_45 (UART3)</b>
</p>
</td></tr>
<tr>
<td>Low Latency HWI (This cant be preempted or disabled using Hwi_disable() BIOS API)
</td>
<td>NA
</td>
<td>NA
</td></tr>
<tr>
<td>I2C Instances (Starting from 1)
</td>
<td><b>I2C1, I2C2, I2C5(for TDA2Ex)</b> (Usage can be controlled from App)
</td>
<td><b>I2C1, I2C2</b> (Usage can be controlled from App)
</td></tr>
<tr>
<td>EDMA Channels
</td>
<td><b>UART1 (TX-48, RX-49), UART2 (TX-50, RX-51), UART3 (TX-52, RX-53), UART4 (TX-54, RX-55), UART5 (TX-62, RX-63), UART6 (TX-50, RX-51), UART7 (TX-50, RX-51), UART8 (TX-50, RX-51), UART9 (TX-50, RX-51), UART10 (TX-50, RX-51)<br />MCSPI1TX - 34, MCSPI1RX - 35, MCSPI2TX - 42, MCSPI2RX - 43, MCSPI3TX - 14, MCSPI3RX - 15, MCSPI4TX - 22, MCSPI4RX - 23 (TDA2XX Instance starting from 1)</b>
</td>
<td><b>UART1 (TX-48, RX-49), UART2 (TX-50, RX-51), UART3 (TX-52, RX-53)<br />MCSPI1TX - 34, MCSPI1RX - 35, MCSPI2TX - 42, MCSPI2RX - 43, MCSPI3TX - 14, MCSPI3RX - 15, MCSPI4TX - 22, MCSPI4RX - 23 (TDA3XX Instance starting from 1)</b>
</td></tr>
<tr>
<td>PLLs Used
</td>
<td><b>Video1_PLL</b> and <b>HDMI_PLL</b> (All video PLLs configured according to display resolution selected)
</td>
<td><b>DSP_EVE_VID_PLL</b> (configured according to display resolution selected)
</td></tr>
<tr>
<td>PRCM Done
</td>
<td>PRCM Done
</td>
<td>None (all through GEL file/SBL)
</td></tr>
<tr>
<td>GPIO
</td>
<td>GPIO4_13, GPIO4_14, GPIO4_15, GPIO4_16 and GPIO6_17 to control video mux select and sensor power on vision application card<br /> GPIO2_29, GPIO1_4, GPIO6_7 acts as Demux_FPD_A/B/C control signals in LVDS multi-deserializer board.
</td>
<td>None
</td></tr>
<tr>
<td>PinMuxing Details (Usage can be controlled from App)
</td>
<td>See TDA2xx pdk/packages/ti/drv/vps/src/boards file for details
</td>
<td>See TDA3xx pdk/packages/ti/drv/vps/src/boards file for details
</td></tr>
<tr>
<td>Memory Requirements (Cache able)
</td>
<td>See pdk/docs/memstat/tda2xx file for details
</td>
<td>See pdk/docs/memstat/tda3xx file for details
</td></tr>
<tr>
<td>Memory Requirements (Non Cache able)
</td>
<td>VIP/VPE Descriptor memory, see <b>Memory Footprint</b> table below
</td>
<td>VIP Descriptor memory, see <b>Memory Footprint</b> table below
</td></tr>
<tr>
<td>SWI
</td>
<td>1 per UART instance in case of DMA or Interrupt mode to handle UART RX/TX ISR
</td>
<td>1 per UART instance in case of DMA or Interrupt mode to handle UART RX/TX ISR
</td></tr>
<tr>
<td>Tasks
</td>
<td>1 (highest priority)
</td>
<td>1 (highest priority)
</td></tr></tbody></table>
<p><br />
</p><p><br />
</p><p><br />
</p>
<h2><span class="mw-headline" id="Memory_Footprint">Memory Footprint</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=6" title="Edit section: Memory Footprint">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>For details on library code and data section, refer to PDK memstat under &lt;PDK_INSTALL&gt;/docs/memstat folder. Below lists the dynamic memory requirement.
</p>
<table border="1" width="80%" cellspacing="0" cellpadding="4">
<caption><b>TDA2xx Memory Footprint in bytes (Dynamic Heap memories)</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th align="center">Use Case or Example
</th>
<th align="center">System Stack (Cached section)
</th>
<th align="center">Task Stack (Cached section)
</th>
<th align="center">OSAL Objects (Cached section)
</th>
<th align="center">VPDMA Descriptor Heap (Non-cached section)
</th></tr>
<tr>
<td>Loopback Example (VIP-DSS)
</td>
<td>1316
</td>
<td>1764
</td>
<td>61 Semaphore, 9 HWI
</td>
<td>722880 (Static)
</td></tr>
<tr>
<td>M2M VPE Example
</td>
<td>404
</td>
<td>1344
</td>
<td>33 Semaphore, 5 HWI
</td>
<td>722880 (Static)
</td></tr></tbody></table>
<p><br /> 
</p>
<table border="1" width="80%" cellspacing="0" cellpadding="4">
<caption><b>TDA2Px Memory Footprint in bytes (Dynamic Heap memories)</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th align="center">Use Case or Example
</th>
<th align="center">System Stack (Cached section)
</th>
<th align="center">Task Stack (Cached section)
</th>
<th align="center">OSAL Objects (Cached section)
</th>
<th align="center">VPDMA Descriptor Heap (Non-cached section)
</th></tr>
<tr>
<td>Loopback Example (VIP-DSS)
</td>
<td>1236
</td>
<td>1988
</td>
<td>69 Semaphore, 11 HWI
</td>
<td>722880 (Static)
</td></tr>
<tr>
<td>M2M VPE Example
</td>
<td>756
</td>
<td>2574
</td>
<td>68 Semaphore, 11 HWI
</td>
<td>722880 (Static)
</td></tr></tbody></table>
<p><br /> 
</p>
<table border="1" width="80%" cellspacing="0" cellpadding="4">
<caption><b>TDA2Ex Memory Footprint in bytes (Dynamic Heap memories)</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th align="center">Use Case or Example
</th>
<th align="center">System Stack (Cached section)
</th>
<th align="center">Task Stack (Cached section)
</th>
<th align="center">OSAL Objects (Cached section)
</th>
<th align="center">VPDMA Descriptor Heap (Non-cached section)
</th></tr>
<tr>
<td>Loopback Example (VIP-DSS)
</td>
<td>1220
</td>
<td>2012
</td>
<td>59 Semaphore, 7 HWI
</td>
<td>182208 (Static)
</td></tr>
<tr>
<td>M2M VPE Example
</td>
<td>404
</td>
<td>2104
</td>
<td>59 Semaphore, 7 HWI
</td>
<td>182208 (Static)
</td></tr></tbody></table>
<p><br /> 
</p>
<table border="1" width="80%" cellspacing="0" cellpadding="4">
<caption><b>TDA3xx Memory Footprint in bytes (Dynamic Heap memories)</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th align="center">Use Case or Example
</th>
<th align="center">System Stack (Cached section)
</th>
<th align="center">Task Stack (Cached section)
</th>
<th align="center">OSAL Objects (Cached section)
</th>
<th align="center">VPDMA Descriptor Heap (Non-cached section)
</th></tr>
<tr>
<td>Loopback Example (VIP-DSS)
</td>
<td>1328
</td>
<td>1764
</td>
<td>52 Semaphore, 5 HWI
</td>
<td>108544 (Static)
</td></tr></tbody></table>
<p><br />
</p>
<h2><span class="mw-headline" id="Software_Performance_Numbers">Software Performance Numbers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=7" title="Edit section: Software Performance Numbers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table width="80%" cellspacing="0" cellpadding="4" border="1">

<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th align="center" colspan="2">SETUP
</th></tr>
<tr>
<td>Profile Clock (MHz) - CTM
</td>
<td>425
</td></tr>
<tr>
<td>Platform
</td>
<td>TDA2XX ES1.0/ES1.1
</td></tr>
<tr>
<td>M4 Clock (MHz)
</td>
<td>212.5
</td></tr>
<tr>
<td>Cache
</td>
<td>Enabled
</td></tr>
<tr>
<td>Build
</td>
<td>Release
</td></tr>
<tr>
<td>DDR3 (MHz)
</td>
<td>532
</td></tr></tbody></table>
<p><br /> 
</p>
<table width="80%" cellspacing="0" cellpadding="4" border="1">
<caption><b>Summary</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th align="center">Summary
</th>
<th align="center">FPS
</th>
<th align="center">Load
</th>
<th align="center">Mhz
</th></tr>
<tr>
<td>VIP Capture Driver Load (1 Channel 720p60 capture)
</td>
<td>60
</td>
<td>0.25%
</td>
<td>0.53
</td></tr>
<tr>
<td>VPE M2M Driver (1 Channel 720x240 YUV420SP to 360x240 YUV422I, DEI ON)
</td>
<td>30
</td>
<td>0.32%
</td>
<td>0.68
</td></tr>
<tr>
<td>DSS Display Driver (1 Video Pipe @720p60 display)
</td>
<td>60
</td>
<td>0.11%
</td>
<td>0.23
</td></tr></tbody></table>
<p><br /> 
</p>
<table width="80%" cellspacing="0" cellpadding="5" border="1">
<caption><b>VIP Capture Driver Performance</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>VIP Capture Driver<br /> (1 Channel 720p60 capture)</b>
</th>
<th colspan="2"><b>Average</b>
</th>
<th colspan="2"><b>Max</b>
</th></tr>
<tr>
<th><b>Ticks</b>
</th>
<th><b>Duration<br />(in&#160;us)</b>
</th>
<th><b>Ticks</b>
</th>
<th><b>Duration<br />(in&#160;us)</b>
</th></tr>
<tr>
<td>M3 Load per frame (Including App Q/DQ)
</td>
<td>16664
</td>
<td>41.66
</td>
<td>32020
</td>
<td>80.05
</td></tr>
<tr>
<td>Queue
</td>
<td>2637
</td>
<td>6.59
</td>
<td>6038
</td>
<td>15.10
</td></tr>
<tr>
<td>DeQueue
</td>
<td>2441
</td>
<td>6.10
</td>
<td>5646
</td>
<td>14.12
</td></tr></tbody></table>
<p><br /> 
</p>
<table width="80%" cellspacing="0" cellpadding="5" border="1">
<caption><b>VPE M2M Driver Performance</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>VPE M2M Driver <br />(1 Channel 720x240 YUV420SP to 360x240 YUV422I, DEI ON)</b>
</th>
<th colspan="2"><b>Average</b>
</th>
<th colspan="2"><b>Max</b>
</th></tr>
<tr>
<th><b>Ticks</b>
</th>
<th><b>Duration<br />(in&#160;us)</b>
</th>
<th><b>Ticks</b>
</th>
<th><b>Duration<br />(in&#160;us)</b>
</th></tr>
<tr>
<td>M3 Load per frame (Including App Q/DQ)
</td>
<td>42831
</td>
<td>107.08
</td>
<td>73072
</td>
<td>182.68
</td></tr>
<tr>
<td>Queue
</td>
<td>32046
</td>
<td>80.12
</td>
<td>48642
</td>
<td>121.61
</td></tr>
<tr>
<td>DeQueue
</td>
<td>2416
</td>
<td>5.37
</td>
<td>12708
</td>
<td>31.77
</td></tr></tbody></table>
<p><br /> 
</p>
<table width="80%" cellspacing="0" cellpadding="5" border="1">
<caption><b>DSS Display Driver Performance</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>DSS Display Driver <br />(1 Video Pipe @720p60 display)</b>
</th>
<th colspan="2"><b>Average</b>
</th>
<th colspan="2"><b>Max</b>
</th></tr>
<tr>
<th><b>Ticks</b>
</th>
<th><b>Duration<br />(in&#160;us)</b>
</th>
<th><b>Ticks</b>
</th>
<th><b>Duration<br />(in&#160;us)</b>
</th></tr>
<tr>
<td>M3 Load per frame (Including App Q/DQ)
</td>
<td>47339
</td>
<td>18.35
</td>
<td>14942
</td>
<td>37.36
</td></tr>
<tr>
<td>Queue
</td>
<td>1528
</td>
<td>3.82
</td>
<td>2800
</td>
<td>7.00
</td></tr>
<tr>
<td>DeQueue
</td>
<td>1341
</td>
<td>3.35
</td>
<td>3692
</td>
<td>9.23
</td></tr></tbody></table>
<p><br /> 
</p>
<h2><span class="mw-headline" id="VIP_Capture_to_DSS_Display_Glass-to-Glass_Latency_Numbers">VIP Capture to DSS Display Glass-to-Glass Latency Numbers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=8" title="Edit section: VIP Capture to DSS Display Glass-to-Glass Latency Numbers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><b>Setup Details</b> 
</p>
<ul><li>TDA2xx EVM running the default video loopback application from OV Sensor-&gt;VIP-&gt;DSS-&gt;LCD</li>
<li>OV Sensor is pointing to another monitor displaying millisecond counter running at 60 Hz</li>
<li>Both the LCD image and original monitor are captured at the same time side by side using another digital still camera</li>
<li>Glass to glass latency is then calculated by taking the difference in time in the LCD and monitor</li></ul>
<p>With this method, it is observed that the glass to glass VIP to DSS latency is measured to vary from <b>44ms</b> to <b>66ms</b>.<br /><br /> 
</p><p>The explanation and the split-up for the above observation is as below 
</p>
<ul><li>Capture is happening at 30 FPS. This will have a 33.33 ms latency because of end of frame callback is used to trigger the display</li>
<li>Display is running at 60 FPS. Since capture VSYNC and display VSYNCs are not synchronized, the latency can vary from 0 – 16.66 ms. Also since the display FPS is more than capture, the display will repeat the frame resulting in another possible 0 - 16.66 ms latency difference</li>
<li>Also since this measurement is done by capturing PC monitor which is also running at 60 FPS, that could also introduce some more latency from 0 – 16.66 ms because of quantization error (i.e. counter can’t display any time granular than 16.66 ms)</li>
<li>Also the sensor and LCD latency should be considered, which looks like is negligible from the measured and theoretical calculations as above</li></ul>
<h1><span class="mw-headline" id="Video_Display_Driver"><b>Video Display Driver</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=9" title="Edit section: Video Display Driver">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the display drivers performance numbers - throughput and CPU load. 
Display drivers takes the video buffers from the application and display the videos on HDMI/LCD at specified frame rate and resolution. Display drivers follows the FVID2 interface. 
</p>
<h2><span id="Video_1,2,3_and_Graphics_1_Display_Driver"></span><span class="mw-headline" id="Video_1.2C2.2C3_and_Graphics_1_Display_Driver">Video 1,2,3 and Graphics 1 Display Driver</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=10" title="Edit section: Video 1,2,3 and Graphics 1 Display Driver">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><b>Setup Details</b> 
</p>
<ul><li>TDA2xx/TDA2Ex/TDA2Px EVM &amp; TFC-S9700RTWV35TR-01 800x480 LCD from ThreeFive Corp</li>
<li>TDA3xx EVM &amp; LG LP101WX2 1280x800 LCD</li></ul>
<table border="1" width="80%" cellspacing="0" cellpadding="5">
<caption><b>Video Display performance values</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>Output Display<br />(Resolution)</b>
</th>
<th colspan="2"><b>TDA2xx/TDA2Ex/TDA2Px (IPU1 Core0)</b>
</th>
<th colspan="2"><b>TDA3xx (IPU1 Core0)</b>
</th></tr>
<tr>
<th><b>Frame Rate<br />(in Frames/sec)</b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>Frame Rate<br />(in Frames/sec)</b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th></tr>
<tr>
<td>On/Off-Chip HDMI
</td>
<td>60 FPS (on-Chip HDMI)
</td>
<td>1%
</td>
<td>60 FPS (Off-Chip HDMI)
</td>
<td>1%
</td></tr>
<tr>
<td>LCD
</td>
<td>60 FPS
</td>
<td>1%
</td>
<td>60 FPS
</td>
<td>1%
</td></tr></tbody></table>
<p><br />
</p><p><br />
</p>
<h2><span class="mw-headline" id="Buffer_Queue_Latency">Buffer Queue Latency</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=11" title="Edit section: Buffer Queue Latency">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Driver latency to program the buffer to DSS = code execution time from APP queue to programming (T1) + 5 line of display rate (T2). With TDA2XX EVM, T1 is measured to be around 20 micro seconds. 
</p>
<table border="1" width="50%" cellspacing="0" cellpadding="5">
<caption><b>Value of T2 for different resolution</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th><b>Display Resolution</b>
</th>
<th><b>T2 in micro seconds</b>
</th></tr>
<tr>
<td>800x480@60fps
</td>
<td>158.25
</td></tr>
<tr>
<td>1280X720@60fps
</td>
<td>107.74
</td></tr>
<tr>
<td>1920X1080@60fps
</td>
<td>74.07
</td></tr></tbody></table>
<p>The total latency comes around 180 us for 800x480 @ 60 FPS display. So if any buffer is queued 180 us before the Vsync then the buffer will be displayed in the next frame period. 
</p><p><b>Note:</b> This measurement is done with the stand alone display application.In fully loaded system the interrupt latency will add to it. <br /> <b>Reason for 5 lines check:</b> This check is required so that the driver won't program the buffer address around the display VSYNC period. Doing so would result in DSS HW not accepting the programmed buffer resulting in frame drop. <br />
</p><p><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="DSS_M2M_Writeback_Driver"><b>DSS M2M Writeback Driver</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=12" title="Edit section: DSS M2M Writeback Driver">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the DSS M2M writeback driver performance numbers - throughput and CPU load. 
DSS M2M writeback driver takes input video buffers from the application and writes the scaled/color converted output to memory via the writeback path. Below table shows the DSS M2M driver performance @ the DSS functional clock of 192 MHz
</p>
<table border="1" width="80%" cellspacing="0" cellpadding="5">
<caption><b>DSS M2M Writeback performance values</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>Resolution</b>
</th>
<th colspan="4"><b>TDA2xx (IPU1 Core0)</b>
</th>
<th colspan="4"><b>TDA2Px (IPU1 Core0)</b>
</th>
<th colspan="4"><b>TDA2Ex (IPU1 Core0)</b>
</th>
<th colspan="4"><b>TDA3xx (IPU1 Core0)</b>
</th></tr>
<tr>
<th><b>Max Frames per Sec<br /></b>
</th>
<th><b>Mega Pixels per Sec<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>Max Frames per Sec<br /></b>
</th>
<th><b>Mega Pixels per Sec<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>Max Frames per Sec<br /></b>
</th>
<th><b>Mega Pixels per Sec<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>Max Frames per Sec<br /></b>
</th>
<th><b>Mega Pixels per Sec<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th></tr>
<tr>
<td>VID1 1280x720 RGB888 to YUV422I 480P
</td>
<td>205
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>3%
</td>
<td>205
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>3%
</td>
<td>205
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>2%
</td>
<td>206
</td>
<td>190 MP/s
</td>
<td>99%
</td>
<td>2%
</td></tr>
<tr>
<td>VID2 1280x720 RGB565 to 1280x720 YUYV422I
</td>
<td>205
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>7%
</td>
<td>205
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>9%
</td>
<td>205
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>2%
</td>
<td>206
</td>
<td>189 MP/s
</td>
<td>98%
</td>
<td>2%
</td></tr>
<tr>
<td>VID1 1280x720 YUV422I to 1920X1080 RGB888
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>1%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>5%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>1%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>5%
</td></tr>
<tr>
<td>VID1 1920X1080 YUV422I to 1920X1080 RGB565
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>1%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>5%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>5%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>4%
</td></tr>
<tr>
<td>VID1 1920X1080 YUV420SP to 1280x720 YUV422I
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>2%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>4%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>4%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>1%
</td></tr>
<tr>
<td>VID3 1920X1080 RGB888 to 1920X1080 YUV422I
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>1%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>4%
</td>
<td>91
</td>
<td>188 MP/s
</td>
<td>98%
</td>
<td>1%
</td>
<td>NA
</td>
<td>NA
</td>
<td>NA
</td>
<td>NA
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Calculating_Performance_for_DSS_M2M_Writeback_Driver">Calculating Performance for DSS M2M Writeback Driver</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=13" title="Edit section: Calculating Performance for DSS M2M Writeback Driver">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>This section explains how to calculate the theoretical performance when more than one pipeline (with scaling) is used to overlay and then written back as shown in below picture.
Below are few main rules or points
</p>
<ul><li>Count the clock cycles required based on Overlay output rather than any input pipeline fetch. For that effect, split the overlay into various sections and count the pixels separately. Note that, if any upscale is done inside the WB, then the WB output needs to be used for the calculations (as it will be bigger than the overlay output)</li>
<li>In TDA3xx, the use-case shown is then just a 720p without any additional overhead (There are minor overheads related to VID DMA pre-fetch and WB DMA flush, which is captured in the performance table)</li>
<li>In TDA2xx, TDA2Px and TDA2Ex, there is a horizontal downscaling limitation, whereby when downscaling by N, the VID pipe output (or the overlay input gets) 1 pixel only every N clock cycles. This causes performance difference between TDA2xx and TDA3xx as shown in table. If downscaling is not done in the VID pipelines, then the results would be same between TDA2xx and TDA3xx</li></ul>
<p><br />
<br />
<a href="../File_PDK_DSS_M2M_Performance_With_Overlay.html" class="image"><img alt="PDK DSS M2M Performance With Overlay.jpg" src="https://processors.wiki.ti.com/images/a/aa/PDK_DSS_M2M_Performance_With_Overlay.jpg" width="1461" height="575" /></a>
<br />
<br />
</p>
<table border="1" width="50%" cellspacing="0" cellpadding="5">
<caption><b>DSS M2M Performance Setup/Input Information</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th><b>Inputs</b>
</th>
<th><b>Value</b>
</th></tr>
<tr>
<td>Overlay Width
</td>
<td>1280
</td></tr>
<tr>
<td>Overlay Height
</td>
<td>720
</td></tr>
<tr>
<td>VID1 Input Width
</td>
<td>1280
</td></tr>
<tr>
<td>VID1 Input Height
</td>
<td>720
</td></tr>
<tr>
<td>VID2 Input Width
</td>
<td>1280
</td></tr>
<tr>
<td>VID2 Input Height
</td>
<td>720
</td></tr>
<tr>
<td>VID1 Output Width
</td>
<td>640
</td></tr>
<tr>
<td>VID1 Output Height
</td>
<td>480
</td></tr>
<tr>
<td>VID2 Output Width
</td>
<td>640
</td></tr>
<tr>
<td>VID2 Output Height
</td>
<td>480
</td></tr></tbody></table>
<p><br />
<br />
</p>
<table border="1" width="50%" cellspacing="0" cellpadding="5">
<caption><b>DSS M2M Performance Calculation - TDA2xx </b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th><b>Performance Section Split</b>
</th>
<th><b>Width in Pixels (W)</b>
</th>
<th><b>Height in Lines (H)</b>
</th>
<th><b>Downscaling Factor (S)</b>
</th>
<th><b>Required DSS Cycles (W x H x S)</b>
</th></tr>
<tr>
<td>VID DMA Prefetch (worst-case)
</td>
<td>2048
</td>
<td>8
</td>
<td>1
</td>
<td>16,384
</td></tr>
<tr>
<td>OVR: Section 1 - Top Blank
</td>
<td>1280
</td>
<td>120
</td>
<td>1
</td>
<td>153,600
</td></tr>
<tr>
<td>OVR: Section 2 - Bottom Blank
</td>
<td>1280
</td>
<td>120
</td>
<td>1
</td>
<td>153,600
</td></tr>
<tr>
<td>OVR: Section 3 - VID1
</td>
<td>640
</td>
<td>480
</td>
<td>2
</td>
<td>614,400
</td></tr>
<tr>
<td>OVR: Section 4 - VID2
</td>
<td>640
</td>
<td>480
</td>
<td>2
</td>
<td>614,400
</td></tr>
<tr>
<td>WB DMA Flush (worst-case)
</td>
<td>2048
</td>
<td>8
</td>
<td>1
</td>
<td>16,384
</td></tr>
<tr>
<td><b>Total Cycles per Frame</b>
</td>
<td>-
</td>
<td>-
</td>
<td>-
</td>
<td>1,568,768
</td></tr>
<tr>
<td><b>Theoretical FPS (DSS Functional Clock 192MHz/Total Cycles)</b>
</td>
<td>-
</td>
<td>-
</td>
<td>-
</td>
<td>122 FPS
</td></tr></tbody></table>
<p><br />
<br />
</p>
<table border="1" width="50%" cellspacing="0" cellpadding="5">
<caption><b>DSS M2M Performance Calculation - TDA3xx </b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th><b>Performance Section Split</b>
</th>
<th><b>Width in Pixels (W)</b>
</th>
<th><b>Height in Lines (H)</b>
</th>
<th><b>Downscaling Factor (S)</b>
</th>
<th><b>Required DSS Cycles (W x H x S)</b>
</th></tr>
<tr>
<td>VID DMA Prefetch (worst-case)
</td>
<td>2048
</td>
<td>8
</td>
<td>1
</td>
<td>16,384
</td></tr>
<tr>
<td>OVR: Section 1 - Top Blank
</td>
<td>1280
</td>
<td>120
</td>
<td>1
</td>
<td>153,600
</td></tr>
<tr>
<td>OVR: Section 2 - Bottom Blank
</td>
<td>1280
</td>
<td>120
</td>
<td>1
</td>
<td>153,600
</td></tr>
<tr>
<td>OVR: Section 3 - VID1
</td>
<td>640
</td>
<td>480
</td>
<td>1
</td>
<td>607,200
</td></tr>
<tr>
<td>OVR: Section 4 - VID2
</td>
<td>640
</td>
<td>480
</td>
<td>1
</td>
<td>607,200
</td></tr>
<tr>
<td>WB DMA Flush (worst-case)
</td>
<td>2048
</td>
<td>8
</td>
<td>1
</td>
<td>16,384
</td></tr>
<tr>
<td><b>Total Cycles per Frame</b>
</td>
<td>-
</td>
<td>-
</td>
<td>-
</td>
<td>954,368
</td></tr>
<tr>
<td><b>Theoretical FPS (DSS Functional Clock 192MHz/Total Cycles)</b>
</td>
<td>-
</td>
<td>-
</td>
<td>-
</td>
<td>201 FPS
</td></tr></tbody></table>
<p><br />
<br />
</p>
<table border="1" width="50%" cellspacing="0" cellpadding="5">
<caption><b>DSS M2M Performance</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th><b>Platform</b>
</th>
<th><b>Theoretical FPS (Worst case)</b>
</th>
<th><b>Measured FPS</b>
</th></tr>
<tr>
<td>TDA2xx
</td>
<td>122 FPS
</td>
<td>123 FPS
</td></tr>
<tr>
<td>TDA3xx
</td>
<td>201 FPS
</td>
<td>203 FPS
</td></tr></tbody></table>
<p><br />
<br />
</p>
<h1><span class="mw-headline" id="Video_Capture_Driver"><b>Video Capture Driver</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=14" title="Edit section: Video Capture Driver">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the video capture driver performance numbers - throughput and CPU load. 
VIP capture driver makes use of VIP hardware block to capture data from external video source like sensors and video decoders. The video data is captured from the external video source by the VIP Parser sub-block in the VIP block. The VIP Parser then sends the captured data for further processing in the VIP block which can include color space conversion, scaling, chroma down sampling and finally writes the video data to external DDR memory. 
</p><p><b>Setup Details</b> 
</p>
<ul><li>TDA2xx/TDA2Ex/TDA2Px Base EVM + Vision App board or TDA3xx Base EVM</li>
<li>Sensor - Omnivision OV10635</li></ul>
<table width="80%" cellspacing="0" cellpadding="5" border="1">
<caption><b>Video Capture (OV10635 Video Sensor) performance values</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>Video<br />(Resolution)</b>
</th>
<th colspan="2"><b>TDA2xx/TDA2Ex/TDA2Px (IPU1 Core0)</b>
</th>
<th colspan="2"><b>TDA3xx (IPU1 Core0)</b>
</th></tr>
<tr>
<th><b>Field Rate per Channel<br />(in Frames/sec)</b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>Field Rate per Channel<br />(in Frames/sec)</b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th></tr>
<tr>
<td>1 CH 720P resolution
</td>
<td>30
</td>
<td>1%
</td>
<td>30
</td>
<td>1%
</td></tr></tbody></table>
<p><br />
</p><p><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="VPE_Memory_to_Memory_Drivers"><b>VPE Memory to Memory Drivers</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=15" title="Edit section: VPE Memory to Memory Drivers">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the memory-to-memory drivers' performance numbers - throughput and CPU load. 
VPE M2M drivers takes the video buffer from the memory, optionally process the buffer, (processing done on the buffer depends on the specific M2M driver) and puts it back to memory. M2M driver follows the FVID2 interface for the applications. 
This driver takes YUYV422/YUV420 interlaced/progressive input via the DEI path and provide a scaled version of the deinterlaced/bypassed with optional conversion to YUV422/YUV420/RGB output. <br /> The performance is calculated based on below:<br /> 
</p>
<ul><li>Width to consider = MAX(In Width, Out Width) <br /></li>
<li>Height to consider = MAX(In Height, Out Height) <br /></li></ul>
<p><br /> <b>Setup Details</b> 
</p>
<ul><li>CPU Idle - Disabled</li>
<li>Calculate time required for single scaler operation and for CPU load, issue scaler operation in contiguous loop with queuing buffer for each scaling.</li></ul>
<table border="1" width="80%" cellspacing="0" cellpadding="5">
<caption><b>VPE Driver Performance values</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>Scaling Factor<br />(Resolution)</b>
</th>
<th colspan="4"><b>TDA2xx (IPU1 Core0)</b>
</th>
<th colspan="4"><b>TDA2Ex (IPU1 Core0)</b>
</th>
<th colspan="4"><b>TDA2Px (IPU1 Core0)</b>
</th></tr>
<tr>
<th><b>Max Frames per Sec<br /></b>
</th>
<th><b>Mega Pixels per Sec<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>Max Frames per Sec<br /></b>
</th>
<th><b>Mega Pixels per Sec<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>Max Frames per Sec<br /></b>
</th>
<th><b>Mega Pixels per Sec<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th></tr>
<tr>
<td>1 CH D1 (720x480) YUYV422I to CIF (360x240) YUYV422I with DEI OFF (TC0001)
</td>
<td>707
</td>
<td>243 MP/s
</td>
<td>91%
</td>
<td>9%
</td>
<td>714
</td>
<td>244 MP/s
</td>
<td>91%
</td>
<td>8%
</td>
<td>706
</td>
<td>244 MP/s
</td>
<td>91%
</td>
<td>10%
</td></tr>
<tr>
<td>1 CH D1 (720x480) YUYV422I to 1080P YUYV422I with DEI OFF (TC0004)
</td>
<td>126
</td>
<td>261 MP/s
</td>
<td>98%
</td>
<td>4%
</td>
<td>126
</td>
<td>261 MP/s
</td>
<td>98%
</td>
<td>4%
</td>
<td>126
</td>
<td>261 MP/s
</td>
<td>98%
</td>
<td>4%
</td></tr>
<tr>
<td>1 CH D1 (720x480) YUYV422I to CIF (360x240) YUYV422I with DEI ON (TC0021)
</td>
<td>692
</td>
<td>238 MP/s
</td>
<td>89%
</td>
<td>11%
</td>
<td>700
</td>
<td>239 MP/s
</td>
<td>89%
</td>
<td>11%
</td>
<td>691
</td>
<td>239 MP/s
</td>
<td>89%
</td>
<td>12%
</td></tr>
<tr>
<td>4 CH D1 (720x480) YUYV422I to CIF (360x240) YUYV422I with DEI OFF (TC2001)
</td>
<td>730
</td>
<td>252 MP/s
</td>
<td>94%
</td>
<td>5%
</td>
<td>733
</td>
<td>252 MP/s
</td>
<td>94%
</td>
<td>5%
</td>
<td>733
</td>
<td>252 MP/s
</td>
<td>93%
</td>
<td>4%
</td></tr>
<tr>
<td>8 CH D1 (720x480) YUYV422I to D1 (720x480) YUYV422I with DEI OFF (TC2002)
</td>
<td>736
</td>
<td>254 MP/s
</td>
<td>95%
</td>
<td>3%
</td>
<td>738
</td>
<td>254 MP/s
</td>
<td>95%
</td>
<td>5%
</td>
<td>738
</td>
<td>255 MP/s
</td>
<td>95%
</td>
<td>3%
</td></tr>
<tr>
<td>4 CH WXGA (1280x800) YUV420SP_UV to 640x400 YUYV422I with DEI OFF (TC2007)
</td>
<td>252
</td>
<td>258 MP/s
</td>
<td>96%
</td>
<td>2%
</td>
<td>253
</td>
<td>258 MP/s
</td>
<td>96%
</td>
<td>4%
</td>
<td>252
</td>
<td>258 MP/s
</td>
<td>96%
</td>
<td>3%
</td></tr>
<tr>
<td>6 CH WXGA (1280x800) YUYV422I to 640x400 YUYV422I with DEI OFF (TC2008)
</td>
<td>254
</td>
<td>260 MP/s
</td>
<td>97%
</td>
<td>2%
</td>
<td>254
</td>
<td>260 MP/s
</td>
<td>97%
</td>
<td>2%
</td>
<td>254
</td>
<td>260 MP/s
</td>
<td>97%
</td>
<td>2%
</td></tr></tbody></table>
<p><br /> 
</p>
<table border="1" width="80%" cellspacing="0" cellpadding="5">
<caption><b>VPE Driver Performance values with 304MHz from Video PLL1</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>Scaling Factor<br />(Resolution)</b>
</th>
<th colspan="4"><b>TDA2xx (IPU1 Core0)</b>
</th></tr>
<tr>
<th><b>Max Frames per Sec<br /></b>
</th>
<th><b>Mega Pixels per Sec<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th></tr>
<tr>
<td>1 CH D1 (720x480) YUYV422I to CIF (360x240) YUYV422I with DEI OFF (TC0001)
</td>
<td>802
</td>
<td>277 MP/s
</td>
<td>91%
</td>
<td>8%
</td></tr>
<tr>
<td>1 CH D1 (720x480) YUYV422I to 1080P YUYV422I with DEI OFF (TC0004)
</td>
<td>142
</td>
<td>295 MP/s
</td>
<td>97%
</td>
<td>4%
</td></tr>
<tr>
<td>1 CH D1 (720x480) YUYV422I to CIF (360x240) YUYV422I with DEI ON (TC0021)
</td>
<td>782
</td>
<td>270 MP/s
</td>
<td>88%
</td>
<td>8%
</td></tr>
<tr>
<td>4 CH D1 (720x480) YUYV422I to CIF (360x240) YUYV422I with DEI OFF (TC2001)
</td>
<td>825
</td>
<td>285 MP/s
</td>
<td>93%
</td>
<td>6%
</td></tr>
<tr>
<td>8 CH D1 (720x480) YUYV422I to D1 (720x480) YUYV422I with DEI OFF (TC2002)
</td>
<td>830
</td>
<td>287 MP/s
</td>
<td>94%
</td>
<td>8%
</td></tr>
<tr>
<td>4 CH WXGA (1280x800) YUV420SP_UV to 640x400 YUYV422I with DEI OFF (TC2007)
</td>
<td>285
</td>
<td>292 MP/s
</td>
<td>96%
</td>
<td>6%
</td></tr>
<tr>
<td>6 CH WXGA (1280x800) YUYV422I to 640x400 YUYV422I with DEI OFF (TC2008)
</td>
<td>286
</td>
<td>293 MP/s
</td>
<td>96%
</td>
<td>2%
</td></tr></tbody></table>
<p><br />
</p>
<h2><span class="mw-headline" id="Calculating_Performance_for_VPE_drivers">Calculating Performance for VPE drivers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=16" title="Edit section: Calculating Performance for VPE drivers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The description below is based on actual performance seen with SW drivers on actual Si. <br /> 
</p>
<h3><span id="Performance_of_Scalar_(SC)_with_DEI_OFF"></span><span class="mw-headline" id="Performance_of_Scalar_.28SC.29_with_DEI_OFF">Performance of Scalar (SC) with DEI OFF<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=17" title="Edit section: Performance of Scalar (SC) with DEI OFF">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>This is applicable for TDA2xx VPE &amp; TI814x (DEI-WB path).</b><br /> Here DEI, whereever applicable, is assumed to be in bypass mode.<br />When DEI is not in bypass mode the performance description is given in subsequent section. 
</p><p><br />Each SC operates at 266 Mhz clock (in TDA2xx) and 200Mhz (in TI814x).<br />In theory it can process 1 pixel per clock, i.e<br />- about 266 mega pixel per second (MP/s) in TDA2xx. <br />- about 200 mega pixel per second (MP/s) in TI814x.<br /><br /> 
</p><p>But due to inherent overheads due to overlapping needed for various filtering operations, the practical standalone (i.e only SC running in system) speed would be <br />- about 240-250 MP/s (mega pixels/sec) in TDA2xx<br />- about 180-190 MP/s (mega pixels/sec) in TI814x<br /> 
</p><p>When SC is run with other modules like other driver, or codecs the performance may drop further due to DDR BW. 
</p><p>SW overheads will also reduce SC performance, but with TI&#160;BSP driver we see very little impact of SW overheads. 
</p><p><b>Taking typical use-case, each SC can safely do <br />- about 186MP/s processing (in TDA2xx).<br />- about 130MP/s processing (in TI814x).</b><br /> 
</p><p>Number of pixel processed when doing SC for a 1 D1 CH of 720x480 @ 30frames per second, is 720x480x30(frames per second) = 10.3MP/s 
</p><p>Here Output from SC is &lt;= 720x480 
</p><p>Thus SC can safely do about 16CHs of D1 (in TDA2xx) and about 12CH D1 (in TI814x) when its output size is &lt;= 720x480, i.e only downscaling is done in the scaler. 
</p><p>In practice with BSP only applications we found that measured SC performance is <br />- about 22 D1 CHs (about 236MP/s) in TDA2xx<br />- about 13 D1 CHs (about 140MP/s) in TI814x<br /> 
</p><p>With other activity like codec, performance should drop but we know each SC will safely give <br />- 20CH D1 performance (200MP/s) in TDA2xx<br />- 12CH D1 performance (130MP/s) in TI814x<br /> 
</p><p>When scalar upsampling is used the results would be bit different.<br />For use-case of scaling 720x480 to 960x540 output size, the performance for 1CH would be,<br />960x540(since 960x540 &gt; 720x480) x30(frames per second) = 15.5MP/s 
</p><p>In TDA2xx, assuming SC performance is 200MP/s, thats about 12 CHs<br />In TI814x, assuming SC performance is 130MP/s, thats about 8 CHs<br /> 
</p><p><br /> 
</p>
<h3><span id="Performance_of_Scalar_(SC)_with_DEI_ON"></span><span class="mw-headline" id="Performance_of_Scalar_.28SC.29_with_DEI_ON">Performance of Scalar (SC) with DEI ON<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=18" title="Edit section: Performance of Scalar (SC) with DEI ON">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>This is applicable for TDA2xx VPE &amp; TI814x (DEI-WB path).</b><br /> 
</p><p>Each DEI operates at 266Mhz clock (in TDA2xx) and 200Mhz (in TI814x) .<br /><br /> 
</p><p>In theory it can process 1 pixel per clock, i.e<br />- about 266 mega pixel per second. (MP/s) in TDA2xx<br />- about 200 mega pixel per second. (MP/s) in TI814x<br /> 
</p><p>But due to inherent overheads due to overlapping needed for various filtering operations, the practical standalone (only DEI running in system) speed would be <br />- about 200-210 MP/s (mega pixels/sec) in TDA2xx<br />- about 150-160 MP/s (mega pixels/sec) in TI814x<br /> 
</p><p>When DEI is run with other modules like other driver, or codecs the performance may drop further due to DDR BW. 
</p><p>SW overheads will also reduce DEI performance, but with TI BSP drivers we see very little impact of SW overheads. 
</p><p><b>Taking DVR kind of use-case, each DEI can safely do <br />- about 170MP/s processing in TDA2xx<br />- about 130MP/s processing in TI814x</b><br /><br /> 
</p><p>Number of pixel processed when doing DEI for a 1 D1 CH of 720x240 @ 60fields per second, is 
</p><p>720x240x2(since DEI results in 1 line becoming two lines)x60(frames per second) = 20.7MP/s 
</p><p>Here Output from DEI is &lt;= 720x480 
</p><p>Thus DEI can safely do, <br />- about 8CHs of D1 in TDA2xx<br />- about 6CHs of D1 in TI814x<br /> 
</p><p>when its output size is &lt;= 720x480, i.e only downscaling is done in the scaler after DEI. 
</p><p>In practice with BSP only applications we found that measured DEI performance is <br />- about 9-10 D1 CHs (about 200MP/s) in TDA2xx<br />- about 6-7 D1 CHs (about 140MP/s) in TI814x<br /> 
</p><p>With other activity like codec, performance should drop but we know each DEI will safely give <br />- 8CH D1 performance in TDA2xx.<br />- 6CH D1 performance in TI814x.<br /> 
</p><p>Above is when scalar downsampling is used after DEI. 
</p><p>When scalar upsampling is used the results would be bit different.<br />For use-case of 960x540 output size, the performance for 1CH would be, 
</p><p>960x540(since 960x540 &gt; 720x480) x60(fields per second) = 31.1MP/s 
</p><p>In TDA2xx, assuming DEI performance is 170MP/s, thats about 5-6 CHs<br />In TDA2xx, assuming DEI performance is 130MP/s, thats about 4 CHs<br /> 
</p><p><br />
</p><p><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="ISS_Drivers"><b>ISS Drivers</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=19" title="Edit section: ISS Drivers">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span id="ISS_Capture_Driver_(CAL)"></span><span class="mw-headline" id="ISS_Capture_Driver_.28CAL.29"><b>ISS Capture Driver (CAL)</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=20" title="Edit section: ISS Capture Driver (CAL)">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>ISS captures video streams via CAL sub-block of the ISS. It provides interfaces to capture via mipi CSI2 and Parallel.
Typically used to capture streams from sensors such as Omnivision 10640, Aptina Ar0132 &amp; Aptina AR0140. To measure the performance, RAW 12 video stream @ 30 FPS is captured from OV10640 and written into memory.
</p><p><b>Setup Details</b> 
</p>
<ul><li>TDA3xx/TDA2Px EVM</li>
<li>Sensor - Omnivision OV10640, Data Format as RAW 12</li></ul>
<table width="80%" cellspacing="0" cellpadding="5" border="1">
<caption><b>Video Capture (OV10635 Video Sensor) performance values</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>Video<br />(Resolution)</b>
</th>
<th colspan="2"><b>TDA3xx/TDA2Px (IPU1 Core0)</b>
</th></tr>
<tr>
<th><b>Field Rate per Channel<br />(in Frames/sec)</b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th></tr>
<tr>
<td>1 CH 720P resolution
</td>
<td>30
</td>
<td>&lt; 1%
</td></tr></tbody></table>
<p><br />
</p>
<h2><span class="mw-headline" id="ISS_M2M_ISP_WDR_Driver"><b>ISS M2M ISP WDR Driver</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=21" title="Edit section: ISS M2M ISP WDR Driver">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>This driver takes RAW 12 video frame, companded and performs 2 pass processing. In pass 1, low exposure is processed and in pass 2 high exposure is processed and merged with low exposure. Writes the processed frame to memory in YUV420 SP (NV12) datafomat.
</p><p><b>Setup Details</b> 
</p>
<ul><li>Input frame RAW12</li>
<li>Output YUV420 SP (NV12)</li></ul>
<table width="80%" border="1" cellspacing="0" cellpadding="5">
<caption><b>WDR Driver Performance values</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th>
</th>
<th><b>Image Width/Height</b>
</th>
<th><b>TDA3xx FPS for 212 MHz</b>
</th>
<th><b>TDA2Px (OPP Norm) FPS for 355 MHz</b>
</th>
<th><b>TDA2Px (OPP OD)   FPS for 450 MHz</b>
</th>
<th><b>TDA2Px (OPP High) FPS for 550 MHz</b>
</th></tr>
<tr>
<td>ISP 2 Pass WDR Flow: Pass 1
</td>
<td>1280X960
</td>
<td>143
</td>
<td>249
</td>
<td>296
</td>
<td>366
</td></tr>
<tr>
<td>ISP 2 Pass WDR Flow: Pass 1
</td>
<td>1280X960
</td>
<td>140
</td>
<td>243
</td>
<td>290
</td>
<td>360
</td></tr>
<tr>
<td>LDC Bi Cubic
</td>
<td>1920X1080
</td>
<td>52
</td>
<td>83
</td>
<td>101
</td>
<td>125
</td></tr>
<tr>
<td>LDC Bi Linear
</td>
<td>1280X960
</td>
<td>100
</td>
<td>164
</td>
<td>195
</td>
<td>227
</td></tr></tbody></table>
<h2><span class="mw-headline" id="ISS_CALB_M2M_Driver"><b>ISS CALB M2M Driver</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=22" title="Edit section: ISS CALB M2M Driver">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>This driver takes a video frame in MIPI format 12 bit packed and converts it to 12 bit unpacked Linear format which can be used for further processing.
</p><p><b>Setup Details</b> 
</p>
<ul><li>TDA2Px EVM</li>
<li>Input  Mipi format 12 bit packed</li>
<li>Output Linear format 12 bit unpacked</li></ul>
<table width="40%" border="1" cellspacing="0" cellpadding="5">
<caption><b>ISS CALB M2M Driver Performance values</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th><b>image resolution</b>
</th>
<th><b>OPP (ISS Clk)</b>
</th>
<th><b>fps</b>
</th>
<th><b>byte rate</b>
</th></tr>
<tr>
<td>1280X720
</td>
<td>Nom (355MHz)
</td>
<td>642
</td>
<td>1.1 GBps
</td></tr>
<tr>
<td>1280X720
</td>
<td>High (550MHz)
</td>
<td>844
</td>
<td>1.44 GBps
</td></tr></tbody></table>
<p><br />
</p>
<h1><span class="mw-headline" id="UART_Driver"><b>UART Driver</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=23" title="Edit section: UART Driver">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the UART drivers' performance numbers - throughput and CPU load. 
The UART drivers in used to transfer data to and from the UART terminal. The UART driver follows the BIOS GIO/IOM driver model. 
</p><p><b>Setup Details</b> 
</p>
<ul><li>Calculate time and CPU load required for UART transfer operation - issue GIO_submit operation in contiguous loop. Below are the test parameters</li>
<li>Instance&#160;: UART1</li>
<li>Baudrate&#160;: 115200</li>
<li>Stop Bits&#160;: 1</li>
<li>Parity&#160;: None</li>
<li>Character Length&#160;: 8 bits</li>
<li>Bytes per GIO Submit&#160;: 138</li></ul>
<table border="1" width="80%" cellspacing="0" cellpadding="5">
<caption><b>UART Driver Performance values</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th rowspan="2"><b>Test Case</b>
</th>
<th colspan="3"><b>TDA2xx (IPU1 Core0)</b>
</th>
<th colspan="3"><b>TDA2Px (IPU1 Core0)</b>
</th>
<th colspan="3"><b>TDA2Ex (IPU1 Core0)</b>
</th>
<th colspan="3"><b>TDA3xx (IPU1 Core0)</b>
</th></tr>
<tr>
<th><b>TX Bytes per Second<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>TX Bytes per Second<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>TX Bytes per Second<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th>
<th><b>TX Bytes per Second<br /></b>
</th>
<th><b>Hardware Utilization<br /></b>
</th>
<th><b>CPU Load<br />(in&#160;%)</b>
</th></tr>
<tr>
<td>Polled Mode, FIFO Enable (TC_00102)
</td>
<td>11416 BP/s
</td>
<td>99%
</td>
<td>71%
</td>
<td>11416 BP/s
</td>
<td>99%
</td>
<td>71%
</td>
<td>11416 BP/s
</td>
<td>99%
</td>
<td>70%
</td>
<td>11416 BP/s
</td>
<td>99%
</td>
<td>80%
</td></tr>
<tr>
<td>Polled Mode, FIFO Disable (TC_00132)
</td>
<td>1000 BP/s
</td>
<td>8%
</td>
<td>2%
</td>
<td>1000 BP/s
</td>
<td>8%
</td>
<td>2%
</td>
<td>1000 BP/s
</td>
<td>8%
</td>
<td>2%
</td>
<td>1000 BP/s
</td>
<td>8%
</td>
<td>2%
</td></tr>
<tr>
<td>Interrupt Mode, FIFO Enable, TX Trigger Level 56 bytes (TC_00202)
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>4%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>4%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>4%
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>4%
</td></tr>
<tr>
<td>Interrupt Mode, FIFO Disable (TC_00232)
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>13%
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>13%
</td>
<td>11451 BP/s
</td>
<td>96%
</td>
<td>11%
</td>
<td>11449 BP/s
</td>
<td>96%
</td>
<td>12%
</td></tr>
<tr>
<td>Interrupt Mode, FIFO Enable, TX Trigger Level 8 bytes (TC_00241)
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>3%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>3%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>3%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>3%
</td></tr>
<tr>
<td>Interrupt Mode, FIFO Enable, TX Trigger Level 16 bytes (TC_00242)
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>2%
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>2%
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>2%
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>2%
</td></tr>
<tr>
<td>Interrupt Mode, FIFO Enable, TX Trigger Level 32 bytes (TC_00243)
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>2%
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>2%
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>2%
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>2%
</td></tr>
<tr>
<td>DMA Mode, FIFO Enable, TX Trigger Level 56 bytes (TC_00302)
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>2%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>2%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>2%
</td></tr>
<tr>
<td>DMA Mode, FIFO Disable (TC_00332)
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11449 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td></tr>
<tr>
<td>DMA Mode, FIFO Enable, TX Trigger Level 8 bytes (TC_00341)
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11451 BP/s
</td>
<td>99%
</td>
<td>1%
</td></tr>
<tr>
<td>DMA Mode, FIFO Enable, TX Trigger Level 16 bytes (TC_00342)
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td></tr>
<tr>
<td>DMA Mode, FIFO Enable, TX Trigger Level 32 bytes (TC_00343)
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>1%
</td>
<td>11450 BP/s
</td>
<td>99%
</td>
<td>2%
</td></tr></tbody></table>
<p><br />
</p><p><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="CRC_CSL-FL"><b>CRC CSL-FL</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=24" title="Edit section: CRC CSL-FL">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the CRC CSL-FL performance numbers - throughput.
CRC CSL-FL is used to generate the CRC Signature, which can be used to perform memory checks to verify the integrity of memory system.
</p>
<table width="50%" cellspacing="0" cellpadding="5" border="1">
<caption><b>CRC Performance for TDA3xx (IPU)</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th><b>CONFIGURATION</b>
</th>
<th><b>PROCESSOR</b>
</th>
<th><b>TRANSFER SIZE</b>
</th>
<th><b>THROUGHPUT</b>
</th></tr>
<tr>
<td>EDMA used, pattern/ EDMA ACnt = 8bytes, cache enabled
</td>
<td>M4
</td>
<td>1800 KB
</td>
<td>486 MB/s
</td></tr>
<tr>
<td>EDMA used, pattern/ EDMA ACnt = 8bytes, cache enabled
</td>
<td>DSP
</td>
<td>1800 KB
</td>
<td>489 MB/s
</td></tr></tbody></table>
<p><br />
</p>
<h1><span class="mw-headline" id="DCAN_CSL-FL"><b>DCAN CSL-FL</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=25" title="Edit section: DCAN CSL-FL">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the DCAN CSL-FL performance numbers - throughput.
DCAN driver is used to transfer data between CAN nodes. It also configures ECC for message RAM.
</p>
<table width="50%" cellspacing="0" cellpadding="5" border="1">
<caption><b>DCAN Performance</b>
</caption>
<tbody><tr style="background: rgb(221,255,221) 0% 50%">
<th><b>PROCESSOR</b>
</th>
<th><b>CONFIGURATION</b>
</th>
<th><b>PROCESSOR</b>
</th>
<th><b>BAUDRATE</b>
</th>
<th><b>MESSAGES TRANSMITTED PER SEC</b>
</th>
<th><b>MESSAGE SIZE</b>
</th>
<th><b>HW UTILIZATION</b>
</th></tr>
<tr>
<td>TDA3xx
</td>
<td>Cache - Enabled
</td>
<td>M4
</td>
<td>1Mbit/sec
</td>
<td>7237
</td>
<td>128 bits
</td>
<td>92%
</td></tr>
<tr>
<td>TDA2xx
</td>
<td>Cache - Enabled
</td>
<td>M4
</td>
<td>1Mbit/sec
</td>
<td>7237
</td>
<td>128 bits
</td>
<td>92%
</td></tr>
<tr>
<td>TDA2xx
</td>
<td>Cache - Enabled
</td>
<td>A15
</td>
<td>1Mbit/sec
</td>
<td>7237
</td>
<td>128 bits
</td>
<td>92%
</td></tr>
<tr>
<td>TDA2Ex
</td>
<td>Cache - Enabled
</td>
<td>M4
</td>
<td>1Mbit/sec
</td>
<td>7237
</td>
<td>128 bits
</td>
<td>92%
</td></tr>
<tr>
<td>TDA2Ex
</td>
<td>Cache - Enabled
</td>
<td>A15
</td>
<td>1Mbit/sec
</td>
<td>7237
</td>
<td>128 bits
</td>
<td>92%
</td></tr>
<tr>
<td>TDA2Px
</td>
<td>Cache - Enabled
</td>
<td>M4
</td>
<td>1Mbit/sec
</td>
<td>7237
</td>
<td>128 bits
</td>
<td>92%
</td></tr>
<tr>
<td>TDA2Px
</td>
<td>Cache - Enabled
</td>
<td>A15
</td>
<td>1Mbit/sec
</td>
<td>7237
</td>
<td>128 bits
</td>
<td>92%
</td></tr></tbody></table>
<p><br />
</p><p><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="MCAN_CSL-FL"><b>MCAN CSL-FL</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=26" title="Edit section: MCAN CSL-FL">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the MCAN CSL-FL performance numbers - throughput.
MCAN driver is used to transfer data between CAN-FD nodes. It also configures ECC for message RAM.
</p><p><b>Setup</b>
</p>
<ul><li>Platform: TDA3xx/TDA2Px EVM</li>
<li>Frame Type: Standard (11bit) ID CAN FD Frame</li>
<li>Payload: 64 bytes</li>
<li>Nominal Baud rate: 1 Mbps</li>
<li>Data Phase Baud rate: 5 Mbps</li>
<li>Cache: Enabled</li>
<li>Test Type: Both Tx and Rx</li></ul>
<p><b>Performance Details</b><br />
Number of message per second: <b>5658</b><br />
HW utilization: <b>76%</b><br />
</p><p><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="MMCSD_CSL-FL"><b>MMCSD CSL-FL</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=27" title="Edit section: MMCSD CSL-FL">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the MMCSD CSL-FL performance numbers - throughput.
MMCSD driver is used to read or write data to the mmc/sd card. This is tested with fatlib.
Tested as part of the file iio use case of Processor SDK Vision.
The file io use case reads the AppImage file from the SD card and writes it back to SD card.
Performance is measured using the timestamp and the size of the AppImage.
</p><p><b>Setup</b>
</p>
<ul><li>Platform: TDA2xx</li>
<li>CPU: Cortex M4</li>
<li>D-Cache: Disabled</li>
<li>I-cache: Enabled</li></ul>
<p><b>Performance Details</b>
</p>
<ul><li>The speed of the transfer depends on the class of the SD card used.</li>
<li>With class 10 SD card the read speed is 4.5 MBps and write speed is 1.5 MBps.</li></ul>
<p><br />
</p>
<h1><span class="mw-headline" id="PCIe_CSL-FL"><b>PCIe CSL-FL</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=28" title="Edit section: PCIe CSL-FL">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This section describes the PCIe CSL-FL performance numbers - throughput. PCIe driver is used for board to board communication using single lane. PCIe Gen1 supports 2.5 Gbps and Gen2 supports 5.0 Gbps.
</p><p><b>Setup</b>
</p>
<ul><li>Platform: Both TDA2xx ES2.0 EVM</li>
<li>Lane: Single</li>
<li>Data Buffer Transferred: 16 MB</li>
<li>CPU: Cortex A15</li>
<li>D-Cache: Disabled</li>
<li>I-cache: Enabled</li>
<li>EDMA Params: A-count=0x4000, B-count=0x400, C-count=1</li>
<li>Polling Method</li></ul>
<p><b>Performance Details</b>
</p>
<ul><li>Gen1 speed is 184 MBps.</li>
<li>Gen2 speed is 370 MBps.</li></ul>
<p><br />
</p>
<h1><span class="mw-headline" id="Archived">Archived</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit&amp;section=29" title="Edit section: Archived">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<ul><li><a rel="nofollow" class="external text" href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=229251">PDK TDA Datasheet 1.07.00</a></li>
<li><a rel="nofollow" class="external text" href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=231161">PDK TDA Datasheet 1.08.00</a></li>
<li><a rel="nofollow" class="external text" href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=232404">PDK TDA Datasheet 1.08.01</a></li>
<li><a rel="nofollow" class="external text" href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=233773">PDK TDA Datasheet 1.09.00</a></li>
<li><a rel="nofollow" class="external text" href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=234008">PDK TDA Datasheet 1.10.00</a></li>
<li><a rel="nofollow" class="external text" href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=234975">PDK TDA Datasheet 1.10.01</a></li>
<li><a rel="nofollow" class="external text" href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=236015">PDK TDA Datasheet 1.10.02</a></li></ul>
<p><br />
</p>
<!-- 
NewPP limit report
Cached time: 20201201084721
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.158 seconds
Real time usage: 0.160 seconds
Preprocessor visited node count: 121/1000000
Preprocessor generated node count: 140/1000000
Post‐expand include size: 243/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    2.332      1 -total
100.00%    2.332      1 Template:Return_to_PDK_TDA_Home_Page
 45.16%    1.053      1 Template:Clr
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:45137-0!canonical and timestamp 20201201084721 and revision id 236084
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="../File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>PDK/PDK TDA Datasheet</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>PDK/PDK TDA Datasheet</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>PDK/PDK TDA Datasheet</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>PDK/PDK TDA Datasheet</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>PDK/PDK TDA Datasheet</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>PDK/PDK TDA Datasheet</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>PDK/PDK TDA Datasheet</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>PDK/PDK TDA Datasheet</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>PDK/PDK TDA Datasheet</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="../File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=236084">https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=236084</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="../Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="../Category_ADAS_Processors.html" title="Category:ADAS Processors">ADAS Processors</a></li><li><a href="../Category_TDAx.html" title="Category:TDAx">TDAx</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=PDK%2FPDK+TDA+Datasheet" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="../Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="PDK_TDA_Datasheet.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:PDK/PDK_TDA_Datasheet&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="PDK_TDA_Datasheet.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="../Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="../Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="../Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="../Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="../Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="../Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="../Special_WhatLinksHere/PDK/PDK_TDA_Datasheet.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="../Special_RecentChangesLinked/PDK/PDK_TDA_Datasheet.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="../Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;oldid=236084" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_Datasheet&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 4 January 2019, at 00:19.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="../Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="../Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="../Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="../Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.158","walltime":"0.160","ppvisitednodes":{"value":121,"limit":1000000},"ppgeneratednodes":{"value":140,"limit":1000000},"postexpandincludesize":{"value":243,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    2.332      1 -total","100.00%    2.332      1 Template:Return_to_PDK_TDA_Home_Page"," 45.16%    1.053      1 Template:Clr"]},"cachereport":{"timestamp":"20201201084721","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":383});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/PDK/PDK_TDA_Datasheet by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 11:57:07 GMT -->
</html>
