{"pageProps":{"slug":"verilog","objects":[{"type":"p","id":21,"slug":"basys3-1d-cellular-automata","assetRoot":"projects/basys3-1d-cellular-automata","title":"FPGA Elementary Cellular Automata","status":"complete","description":"A 1D cellular automata implemented on a Basys 3 board for CPE 133 final","startDate":"2020-02-20T00:00:00.000Z","endDate":"2020-03-05T00:00:00.000Z","url":null,"source":["https://github.com/astralbijection/Basys3-1D-Cellular-Automata"],"thumbnail":"./basys3.jpeg","tags":["school:cal-poly=cpe-133","verilog","fpga","hdl","computer-engineering"],"excerpt":"This is the report I submitted for the final project, transcribed into Markdown by hand, transformed…"},{"type":"b","id":19,"assetRoot":"2020/06/08","thumbnail":null,"title":"I'm thinking of becoming a CS major","description":"A rambling post about my thoughts on swapping majors","slug":"cs-major","date":"2020-06-08T21:14:00.000Z","tags":["school","math","computer-science","computer-engineering","electrical-engineering","fpgas","verilog","systemverilog"],"excerpt":"I feel like if computers didn't exist, I would have been a mathematician. But there's plenty of…"}]},"__N_SSG":true}