Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sun Jul 19 12:05:10 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GTPE2_CHANNEL/RXOUTCLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GTPE2_CHANNEL/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.713      -12.025                     15                  605       -1.305       -7.833                     11                  605        0.538        0.000                       0                   340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk62_5      {0.000 5.000}        10.000          100.000         
gtp_clk_p    {0.000 2.083}        4.166           240.038         
rx_clk       {0.000 4.167}        8.333           120.005         
tx_clk       {0.000 4.167}        8.333           120.005         
write_clk_p  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk62_5             6.516        0.000                      0                   99       -0.001       -0.005                      5                   99        4.500        0.000                       0                    47  
gtp_clk_p                                                                                                                                                       2.651        0.000                       0                     2  
tx_clk              2.815        0.000                      0                  346        0.003        0.000                      0                  346        2.619        0.000                       0                   220  
write_clk_p        -0.057       -0.057                      1                  146        0.003        0.000                      0                  146        0.538        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk62_5       tx_clk             -0.565       -1.110                      2                    2        0.076        0.000                      0                    2  
write_clk_p   tx_clk             -1.713      -10.279                      6                    6        0.633        0.000                      0                    6  
tx_clk        write_clk_p        -0.097       -0.580                      6                    6       -1.305       -7.828                      6                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk62_5
  To Clock:  clk62_5

Setup :            0  Failing Endpoints,  Worst Slack        6.516ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.001ns,  Total Violation       -0.005ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk62_5 rise@10.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.867ns (28.756%)  route 2.148ns (71.244%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 11.176 - 10.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=47, unplaced)        0.584     1.455    sys_clk_1
                         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.377     1.832 f  gtp_tx_init_ready_timer_count_reg[4]/Q
                         net (fo=2, unplaced)         0.598     2.430    gtp_tx_init_ready_timer_count_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.199     2.629 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, unplaced)         0.301     2.930    gtp_tx_init_ready_timer_count[0]_i_11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.027 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, unplaced)         0.301     3.328    gtp_tx_init_ready_timer_count[0]_i_10_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097     3.425 r  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=3, unplaced)         0.319     3.744    gtp_tx_init_ready_timer_done
                         LUT6 (Prop_lut6_I1_O)        0.097     3.841 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, unplaced)        0.629     4.470    gtp_tx_init_ready_timer_count[0]_i_1_n_0
                         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=47, unplaced)        0.439    11.176    sys_clk_1
                         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[0]/C
                         clock pessimism              0.133    11.310    
                         clock uncertainty           -0.035    11.274    
                         FDRE (Setup_fdre_C_R)       -0.289    10.985    gtp_tx_init_ready_timer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  6.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl0_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl0_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5 rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.158ns (67.231%)  route 0.077ns (32.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.293ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=47, unplaced)        0.114     0.293    sys_clk_1
                         FDRE                                         r  xilinxmultiregimpl0_regs0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.451 r  xilinxmultiregimpl0_regs0_reg/Q
                         net (fo=1, unplaced)         0.077     0.528    xilinxmultiregimpl0_regs0
                         FDRE                                         r  xilinxmultiregimpl0_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=47, unplaced)        0.259     0.667    sys_clk_1
                         FDRE                                         r  xilinxmultiregimpl0_regs1_reg/C
                         clock pessimism             -0.229     0.438    
                         FDRE (Hold_fdre_C_D)         0.091     0.529    xilinxmultiregimpl0_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                 -0.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk62_5
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk62_5 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                FSM_sequential_gtptxinit_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                FSM_sequential_gtptxinit_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                FSM_sequential_gtptxinit_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtp_clk_p
  To Clock:  gtp_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtp_clk_p
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.166
Sources:            { gtp_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         4.166       2.651                GTPE2_COMMON/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx_singleencoder0_code6b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.234ns (44.732%)  route 2.760ns (55.268%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.426ns = ( 8.759 - 8.333 ) 
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, unplaced)       0.571     0.571    tx_clk
                         RAMB18E1                                     r  storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      1.846     2.417 r  storage_reg/DOPADOP[1]
                         net (fo=10, unplaced)        0.571     2.988    storage_reg_n_32
                         LUT6 (Prop_lut6_I3_O)        0.097     3.085 r  tx_singleencoder0_code4b[3]_i_2/O
                         net (fo=41, unplaced)        0.378     3.463    tx_stream_controller_ign
                         LUT6 (Prop_lut6_I5_O)        0.097     3.560 r  g0_b0__2_i_4/O
                         net (fo=11, unplaced)        0.886     4.446    tx_d0[3]
                         LUT6 (Prop_lut6_I1_O)        0.097     4.543 r  g0_b0__9_i_1/O
                         net (fo=5, unplaced)         0.329     4.872    tx_singleencoder0_code6b1
                         LUT2 (Prop_lut2_I1_O)        0.097     4.969 r  tx_singleencoder0_code6b[3]_i_1/O
                         net (fo=4, unplaced)         0.596     5.565    tx_singleencoder0_code6b[3]_i_1_n_0
                         FDRE                                         r  tx_singleencoder0_code6b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
                         BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, unplaced)       0.426     8.759    tx_clk
                         FDRE                                         r  tx_singleencoder0_code6b_reg[0]/C
                         clock pessimism              0.000     8.759    
                         clock uncertainty           -0.061     8.698    
                         FDRE (Setup_fdre_C_R)       -0.317     8.381    tx_singleencoder0_code6b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  2.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl10_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl10_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.676%)  route 0.077ns (35.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.206ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, unplaced)       0.206     0.206    tx_clk
                         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.347 r  xilinxmultiregimpl10_regs0_reg/Q
                         net (fo=1, unplaced)         0.077     0.424    xilinxmultiregimpl10_regs0
                         FDRE                                         r  xilinxmultiregimpl10_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, unplaced)       0.351     0.351    tx_clk
                         FDRE                                         r  xilinxmultiregimpl10_regs1_reg/C
                         clock pessimism              0.000     0.351    
                         FDRE (Hold_fdre_C_D)         0.070     0.421    xilinxmultiregimpl10_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.421    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.333       2.619      GTPE2_CHANNEL_X0Y0  GTPE2_CHANNEL/DRPCLK
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.167       3.667                          clockdomainsrenamer_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500         4.167       3.667                          clockdomainsrenamer_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  write_clk_p
  To Clock:  write_clk_p

Setup :            1  Failing Endpoint ,  Worst Slack       -0.057ns,  Total Violation       -0.057ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl14_regs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.637ns (31.407%)  route 1.391ns (68.593%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.805ns = ( 4.305 - 2.500 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.571     1.361    write_clk_1
                         BUFG (Prop_bufg_I_O)         0.077     1.438 r  write_clk_1_BUFG_inst/O
                         net (fo=70, unplaced)        0.584     2.022    write_clk_1_BUFG
                         FDRE                                         r  xilinxmultiregimpl14_regs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.363 r  xilinxmultiregimpl14_regs1_reg[4]/Q
                         net (fo=1, unplaced)         0.519     2.882    xilinxmultiregimpl14_regs1[4]
                         LUT4 (Prop_lut4_I1_O)        0.199     3.081 r  storage_reg_i_8/O
                         net (fo=1, unplaced)         0.301     3.382    storage_reg_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097     3.479 r  storage_reg_i_1/O
                         net (fo=7, unplaced)         0.571     4.051    asyncfifo_writable
                         RAMB18E1                                     r  storage_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.543     3.793    write_clk_1
                         BUFG (Prop_bufg_I_O)         0.073     3.866 r  write_clk_1_BUFG_inst/O
                         net (fo=70, unplaced)        0.439     4.305    write_clk_1_BUFG
                         RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism              0.073     4.377    
                         clock uncertainty           -0.035     4.342    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     3.994    storage_reg
  -------------------------------------------------------------------
                         required time                          3.994    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                 -0.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl14_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl14_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.676%)  route 0.077ns (35.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.333     0.693    write_clk_1
                         BUFG (Prop_bufg_I_O)         0.027     0.720 r  write_clk_1_BUFG_inst/O
                         net (fo=70, unplaced)        0.114     0.834    write_clk_1_BUFG
                         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  xilinxmultiregimpl14_regs0_reg[0]/Q
                         net (fo=1, unplaced)         0.077     1.052    xilinxmultiregimpl14_regs0[0]
                         FDRE                                         r  xilinxmultiregimpl14_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.351     0.741    write_clk_1
                         BUFG (Prop_bufg_I_O)         0.030     0.771 r  write_clk_1_BUFG_inst/O
                         net (fo=70, unplaced)        0.259     1.030    write_clk_1_BUFG
                         FDRE                                         r  xilinxmultiregimpl14_regs1_reg[0]/C
                         clock pessimism             -0.051     0.979    
                         FDRE (Hold_fdre_C_D)         0.070     1.049    xilinxmultiregimpl14_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         write_clk_p
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { write_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         2.500       0.538                storage_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750                FSM_sequential_fsm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750                FSM_sequential_fsm_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk62_5
  To Clock:  tx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.565ns,  Total Violation       -1.110ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.565ns  (required time - arrival time)
  Source:                 gtp_tx_init_done1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl10_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.335ns  (tx_clk rise@8291.335ns - clk62_5 rise@8290.000ns)
  Data Path Delay:        0.759ns  (logic 0.540ns (71.146%)  route 0.219ns (28.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.426ns = ( 8291.761 - 8291.335 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 8291.455 - 8290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge) 8290.000  8290.000 r  
    AA4                                               0.000  8290.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000  8290.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871  8290.871 r  IBUFG/O
                         net (fo=47, unplaced)        0.584  8291.455    sys_clk_1
                         FDRE                                         r  gtp_tx_init_done1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341  8291.796 f  gtp_tx_init_done1_reg/Q
                         net (fo=2, unplaced)         0.219  8292.015    tx_tx_init_done0
                         LUT1 (Prop_lut1_I0_O)        0.199  8292.214 r  gtp_gtprxinit_restart0_inferred_i_1/O
                         net (fo=1, unplaced)         0.000  8292.214    gtp_gtprxinit_restart0
                         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8291.335  8291.335 r  
                         BUFG                         0.000  8291.335 r  BUFG_6/O
                         net (fo=220, unplaced)       0.426  8291.761    tx_clk
                         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/C
                         clock pessimism              0.000  8291.761    
                         clock uncertainty           -0.142  8291.618    
                         FDRE (Setup_fdre_C_D)        0.030  8291.648    xilinxmultiregimpl10_regs0_reg
  -------------------------------------------------------------------
                         required time                       8291.648    
                         arrival time                       -8292.213    
  -------------------------------------------------------------------
                         slack                                 -0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gtp_tx_init_done1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl10_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - clk62_5 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.239ns (65.164%)  route 0.128ns (34.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=47, unplaced)        0.114     0.293    sys_clk_1
                         FDRE                                         r  gtp_tx_init_done1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.434 f  gtp_tx_init_done1_reg/Q
                         net (fo=2, unplaced)         0.128     0.562    tx_tx_init_done0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.660 r  gtp_gtprxinit_restart0_inferred_i_1/O
                         net (fo=1, unplaced)         0.000     0.660    gtp_gtprxinit_restart0
                         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, unplaced)       0.351     0.351    tx_clk
                         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/C
                         clock pessimism              0.000     0.351    
                         clock uncertainty            0.142     0.493    
                         FDRE (Hold_fdre_C_D)         0.091     0.584    xilinxmultiregimpl10_regs0_reg
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  write_clk_p
  To Clock:  tx_clk

Setup :            6  Failing Endpoints,  Worst Slack       -1.713ns,  Total Violation      -10.279ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.713ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.735ns  (tx_clk rise@2458.235ns - write_clk_p rise@2457.500ns)
  Data Path Delay:        0.570ns  (logic 0.341ns (59.825%)  route 0.229ns (40.175%))
  Logic Levels:           0  
  Clock Path Skew:        -1.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.426ns = ( 2458.661 - 2458.235 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 2459.522 - 2457.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                   2457.500  2457.500 r  
    G5                                                0.000  2457.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000  2457.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790  2458.290 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.571  2458.861    write_clk_1
                         BUFG (Prop_bufg_I_O)         0.077  2458.938 r  write_clk_1_BUFG_inst/O
                         net (fo=70, unplaced)        0.584  2459.522    write_clk_1_BUFG
                         FDRE                                         r  graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341  2459.863 r  graycounter0_q_reg[0]/Q
                         net (fo=2, unplaced)         0.229  2460.092    graycounter0_q[0]
                         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  2458.235  2458.235 r  
                         BUFG                         0.000  2458.235 r  BUFG_6/O
                         net (fo=220, unplaced)       0.426  2458.661    tx_clk
                         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/C
                         clock pessimism              0.000  2458.661    
                         clock uncertainty           -0.142  2458.519    
                         FDRE (Setup_fdre_C_D)       -0.140  2458.379    xilinxmultiregimpl13_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                       2458.379    
                         arrival time                       -2460.092    
  -------------------------------------------------------------------
                         slack                                 -1.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.347%)  route 0.134ns (48.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.333     0.693    write_clk_1
                         BUFG (Prop_bufg_I_O)         0.027     0.720 r  write_clk_1_BUFG_inst/O
                         net (fo=70, unplaced)        0.114     0.834    write_clk_1_BUFG
                         FDRE                                         r  graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  graycounter0_q_reg[0]/Q
                         net (fo=2, unplaced)         0.134     1.109    graycounter0_q[0]
                         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, unplaced)       0.351     0.351    tx_clk
                         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/C
                         clock pessimism              0.000     0.351    
                         clock uncertainty            0.142     0.493    
                         FDRE (Hold_fdre_C_D)        -0.017     0.476    xilinxmultiregimpl13_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.633    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  write_clk_p

Setup :            6  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation       -0.580ns
Hold  :            6  Failing Endpoints,  Worst Slack       -1.305ns,  Total Violation       -7.828ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.001ns  (write_clk_p rise@25.000ns - tx_clk rise@24.999ns)
  Data Path Delay:        0.316ns  (logic 0.175ns (55.444%)  route 0.141ns (44.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 25.834 - 25.000 ) 
    Source Clock Delay      (SCD):    0.351ns = ( 25.350 - 24.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)    24.999    24.999 r  
                         BUFG                         0.000    24.999 r  BUFG_6/O
                         net (fo=220, unplaced)       0.351    25.350    tx_clk
                         FDRE                                         r  graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175    25.525 r  graycounter1_q_reg[0]/Q
                         net (fo=2, unplaced)         0.141    25.665    graycounter1_q[0]
                         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                     25.000    25.000 r  
    G5                                                0.000    25.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000    25.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360    25.360 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.333    25.693    write_clk_1
                         BUFG (Prop_bufg_I_O)         0.027    25.720 r  write_clk_1_BUFG_inst/O
                         net (fo=70, unplaced)        0.114    25.834    write_clk_1_BUFG
                         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/C
                         clock pessimism              0.000    25.834    
                         clock uncertainty           -0.142    25.692    
                         FDRE (Setup_fdre_C_D)       -0.123    25.569    xilinxmultiregimpl14_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         25.569    
                         arrival time                         -25.665    
  -------------------------------------------------------------------
                         slack                                 -0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.305ns  (arrival time - required time)
  Source:                 graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.742%)  route 0.218ns (44.258%))
  Logic Levels:           0  
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, unplaced)       0.426     0.426    tx_clk
                         FDRE                                         r  graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.274     0.700 r  graycounter1_q_reg[0]/Q
                         net (fo=2, unplaced)         0.218     0.918    graycounter1_q[0]
                         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.571     1.361    write_clk_1
                         BUFG (Prop_bufg_I_O)         0.077     1.438 r  write_clk_1_BUFG_inst/O
                         net (fo=70, unplaced)        0.584     2.022    write_clk_1_BUFG
                         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.142     2.164    
                         FDRE (Hold_fdre_C_D)         0.058     2.222    xilinxmultiregimpl14_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                 -1.305    





