$date
	Mon Nov  5 15:28:23 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module tb $end
$var wire 1 ! net0 $end
$var wire 1 " net2 $end
$var wire 1 # net1 $end
$var wire 1 $ b2 $end
$var wire 1 % b1 $end
$var wire 1 & Clk $end
$var reg 1 ' I $end
$var reg 1 ( S $end
$var reg 1 ) T $end
$var reg 513 * dumpfile_path [512:0] $end
$var reg 1 + reset $end
$scope module my_dff $end
$var wire 1 ! data $end
$var wire 1 + reset $end
$var wire 1 & clk $end
$var reg 1 # q $end
$upscope $end
$scope module my_mux1 $end
$var wire 1 , din_1 $end
$var wire 1 # sel $end
$var wire 1 % mux_out $end
$var wire 1 " din_0 $end
$upscope $end
$scope module my_mux2 $end
$var wire 1 - din_0 $end
$var wire 1 . din_1 $end
$var wire 1 # sel $end
$var wire 1 $ mux_out $end
$upscope $end
$scope module my_tff $end
$var wire 1 # clk $end
$var wire 1 ) data $end
$var wire 1 + reset $end
$var reg 1 " q $end
$upscope $end
$scope module myclock $end
$var reg 1 & clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
1-
1,
0+
b1101111011101010111010001110000011101010111010000101110011101100110001101100100 *
1)
0(
0'
0&
0%
1$
0#
0"
1!
$end
#1
1+
#4
0-
1"
1%
1#
1&
#8
0&
#12
1&
#16
0&
#20
1&
#21
0!
1'
#24
0&
#28
0$
0#
1&
#32
0&
#36
1&
#40
0&
#41
1!
0.
0,
1(
#44
1-
0"
0%
1#
1&
#48
0&
#52
1&
#56
0&
#60
1&
#61
1$
1%
1.
1,
0'
0(
#64
0&
#68
1&
#72
0&
#76
1&
#80
0&
#81
0!
1'
#84
0%
0#
1&
#88
0&
#92
1&
#96
0&
#100
1&
#101
1!
0'
#104
0&
#108
0-
1"
1%
1#
1&
#112
0&
#116
1&
#120
0&
#121
0!
1'
