**** IN WORK ****

rtl/ks10/arb/arb.v
   Fix output multiplexer to not have priority.

rtl/ks10/cpu/dbus.v:
   Special hacks for certain addresses.  Why?
   Kill off cache_hit

rtl/ks10/cpu/dbm.v
   Special hack for SELBYTE_5.  Why?

rtl/ks10/cpu/cpu.v:
   Memory_cycle is always negated.
   Kill off cache_hit

rtl/ks10/cpu/pf_disp.v
   Everything is hacked.
   Rename to pagefail.v

rtl/ks10/uba/uba.v
   dev1ACKO is stubbed.
   dev2ACK0 is stubbed.
   Add maintenance mode so hardware will pass DSUBA
   Remove fixme from debug_dsuba.vh
   UBA registers should ACK in single clock cycle like everything else.

rtl/ks10/uba/dz11/dzintr
   Fix conditional compile.  Why doesn't this work?

rtl/ks10/cpu/ram1kx36:
   Fix stack initialization?

rtl/ks10/cpu/disp_ni.v
   Add localparam for dispatches

rtl/ks10/cpu/disp_byte.v
   Add localparam for dispatches

rtl/esm/esm_testbench.v
   Timer isn't enabled.


**** COMPLETED ****

rtl/esm_ks10:
   (done) Make MR a tristated output.  The tools whine about an unused input.

rtl/ks10/clk
   (done) This should all be a PLL or DCM for Xilinx

rtl/ks10/cpu/bus:
   (done) Move vmaEXTENDED from vma to bus?

rtl/ks10/cpu/cpu.v:
   (done) Mangled arguments to pf_disp module

rtl/ks10/apr/apr.v
   (done) Rename nets to match software

rtl/ks10/cpu/intr.v
   (done) Rename intr.v pi.v
   (done) Rename nets to match software

rtl/ks10/cpu/vma.v
   (done) Rename bits to match bus.

rtl/ks10/uba/dz11/dz11.v
   (done) Remove byte io logic from lprWRITE and rbufREAD.

rtl/ks10/uba/dz11/uart:
   (done) uart_buftx : simplify buffering
   (done) uart_bufrx : simplfiy buffering
   (done) rename intr pin.


Hacks to make the timer work:
1.  vma.v: Don't reload mem cycle on Page Fail
2.  timing.v: Done re-execute the instruction after the PAGE-FAIL return
3.  cpu.v: per above.
