Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Sep 06 16:30:26 2016
| Host         : ECE400-F6M7KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.648        0.000                      0                   21        0.179        0.000                      0                   21        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.648        0.000                      0                   21        0.179        0.000                      0                   21        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.731ns (52.047%)  route 1.595ns (47.953%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  DISPCTL/CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.802     6.572    DISPCTL/CLKENB/q_reg_n_0_[5]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.228 r  DISPCTL/CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.228    DISPCTL/CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.541 r  DISPCTL/CLKENB/q0_carry__1/O[3]
                         net (fo=1, routed)           0.793     8.334    DISPCTL/CLKENB/q0_carry__1_n_4
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.306     8.640 r  DISPCTL/CLKENB/q[12]_i_1/O
                         net (fo=1, routed)           0.000     8.640    DISPCTL/CLKENB/q[12]
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    DISPCTL/CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[12]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.031    15.287    DISPCTL/CLKENB/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 1.653ns (50.895%)  route 1.595ns (49.105%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  DISPCTL/CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.802     6.572    DISPCTL/CLKENB/q_reg_n_0_[5]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.228 r  DISPCTL/CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.228    DISPCTL/CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.467 r  DISPCTL/CLKENB/q0_carry__1/O[2]
                         net (fo=1, routed)           0.793     8.260    DISPCTL/CLKENB/q0_carry__1_n_5
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.302     8.562 r  DISPCTL/CLKENB/q[11]_i_1/O
                         net (fo=1, routed)           0.000     8.562    DISPCTL/CLKENB/q[11]
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    DISPCTL/CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[11]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.031    15.287    DISPCTL/CLKENB/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.857ns (57.790%)  route 1.356ns (42.210%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  DISPCTL/CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.802     6.572    DISPCTL/CLKENB/q_reg_n_0_[5]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.228 r  DISPCTL/CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.228    DISPCTL/CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  DISPCTL/CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DISPCTL/CLKENB/q0_carry__1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.676 r  DISPCTL/CLKENB/q0_carry__2/O[1]
                         net (fo=1, routed)           0.554     8.230    DISPCTL/CLKENB/q0_carry__2_n_6
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.297     8.527 r  DISPCTL/CLKENB/q[14]_i_1/O
                         net (fo=1, routed)           0.000     8.527    DISPCTL/CLKENB/q[14]
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    DISPCTL/CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[14]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.075    15.331    DISPCTL/CLKENB/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 1.767ns (55.849%)  route 1.397ns (44.151%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  DISPCTL/CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.802     6.572    DISPCTL/CLKENB/q_reg_n_0_[5]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.228 r  DISPCTL/CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.228    DISPCTL/CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  DISPCTL/CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DISPCTL/CLKENB/q0_carry__1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.581 r  DISPCTL/CLKENB/q0_carry__2/O[2]
                         net (fo=1, routed)           0.595     8.176    DISPCTL/CLKENB/q0_carry__2_n_5
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.302     8.478 r  DISPCTL/CLKENB/q[15]_i_1/O
                         net (fo=1, routed)           0.000     8.478    DISPCTL/CLKENB/q[15]
    SLICE_X2Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    DISPCTL/CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[15]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.081    15.337    DISPCTL/CLKENB/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.811ns (57.257%)  route 1.352ns (42.743%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    DISPCTL/CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  DISPCTL/CLKENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  DISPCTL/CLKENB/q_reg[2]/Q
                         net (fo=2, routed)           0.490     6.318    DISPCTL/CLKENB/q_reg_n_0_[2]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.992 r  DISPCTL/CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.992    DISPCTL/CLKENB/q0_carry_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.305 r  DISPCTL/CLKENB/q0_carry__0/O[3]
                         net (fo=1, routed)           0.862     8.168    DISPCTL/CLKENB/q0_carry__0_n_4
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.306     8.474 r  DISPCTL/CLKENB/q[8]_i_1/O
                         net (fo=1, routed)           0.000     8.474    DISPCTL/CLKENB/q[8]
    SLICE_X2Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    DISPCTL/CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[8]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.079    15.334    DISPCTL/CLKENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.842ns (26.784%)  route 2.302ns (73.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.712     5.315    DISPCTL/CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.419     5.734 r  DISPCTL/CLKENB/q_reg[14]/Q
                         net (fo=2, routed)           0.957     6.690    DISPCTL/CLKENB/q_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.299     6.989 r  DISPCTL/CLKENB/q[16]_i_4/O
                         net (fo=17, routed)          1.345     8.334    DISPCTL/CLKENB/q[16]_i_4_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  DISPCTL/CLKENB/q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.458    DISPCTL/CLKENB/q[2]
    SLICE_X2Y77          FDRE                                         r  DISPCTL/CLKENB/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.591    15.014    DISPCTL/CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  DISPCTL/CLKENB/q_reg[2]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.081    15.334    DISPCTL/CLKENB/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.633ns (52.784%)  route 1.461ns (47.216%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  DISPCTL/CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.802     6.572    DISPCTL/CLKENB/q_reg_n_0_[5]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.228 r  DISPCTL/CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.228    DISPCTL/CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.450 r  DISPCTL/CLKENB/q0_carry__1/O[0]
                         net (fo=1, routed)           0.658     8.108    DISPCTL/CLKENB/q0_carry__1_n_7
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.299     8.407 r  DISPCTL/CLKENB/q[9]_i_1/O
                         net (fo=1, routed)           0.000     8.407    DISPCTL/CLKENB/q[9]
    SLICE_X2Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    DISPCTL/CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[9]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.079    15.335    DISPCTL/CLKENB/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.749ns (56.770%)  route 1.332ns (43.230%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  DISPCTL/CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.802     6.572    DISPCTL/CLKENB/q_reg_n_0_[5]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.228 r  DISPCTL/CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.228    DISPCTL/CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.562 r  DISPCTL/CLKENB/q0_carry__1/O[1]
                         net (fo=1, routed)           0.530     8.092    DISPCTL/CLKENB/q0_carry__1_n_6
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.303     8.395 r  DISPCTL/CLKENB/q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.395    DISPCTL/CLKENB/q[10]
    SLICE_X2Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    DISPCTL/CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.079    15.335    DISPCTL/CLKENB/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.992ns (33.055%)  route 2.009ns (66.945%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    DISPCTL/CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  DISPCTL/CLKENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  DISPCTL/CLKENB/q_reg[1]/Q
                         net (fo=2, routed)           0.981     6.810    DISPCTL/CLKENB/q_reg_n_0_[1]
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.146     6.956 f  DISPCTL/CLKENB/q[16]_i_3/O
                         net (fo=17, routed)          1.028     7.984    DISPCTL/CLKENB/q[16]_i_3_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.328     8.312 r  DISPCTL/CLKENB/enb_i_1/O
                         net (fo=1, routed)           0.000     8.312    DISPCTL/CLKENB/enb_0
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    DISPCTL/CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/enb_reg/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.029    15.285    DISPCTL/CLKENB/enb_reg
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 DISPCTL/CLKENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.713ns (57.189%)  route 1.282ns (42.811%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    DISPCTL/CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  DISPCTL/CLKENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  DISPCTL/CLKENB/q_reg[2]/Q
                         net (fo=2, routed)           0.490     6.318    DISPCTL/CLKENB/q_reg_n_0_[2]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.992 r  DISPCTL/CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.992    DISPCTL/CLKENB/q0_carry_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.214 r  DISPCTL/CLKENB/q0_carry__0/O[0]
                         net (fo=1, routed)           0.793     8.007    DISPCTL/CLKENB/q0_carry__0_n_7
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.299     8.306 r  DISPCTL/CLKENB/q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.306    DISPCTL/CLKENB/q[5]
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.029    15.284    DISPCTL/CLKENB/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/COUNTER_PARM/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    DISPCTL/CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DISPCTL/CLKENB/enb_reg/Q
                         net (fo=3, routed)           0.109     1.764    DISPCTL/COUNTER_PARM/enb
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.049     1.813 r  DISPCTL/COUNTER_PARM/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    DISPCTL/COUNTER_PARM/q[2]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    DISPCTL/COUNTER_PARM/CLK
    SLICE_X0Y79          FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[2]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.107     1.634    DISPCTL/COUNTER_PARM/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/COUNTER_PARM/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    DISPCTL/CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DISPCTL/CLKENB/enb_reg/Q
                         net (fo=3, routed)           0.109     1.764    DISPCTL/COUNTER_PARM/enb
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.045     1.809 r  DISPCTL/COUNTER_PARM/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    DISPCTL/COUNTER_PARM/q[1]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    DISPCTL/COUNTER_PARM/CLK
    SLICE_X0Y79          FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     1.619    DISPCTL/COUNTER_PARM/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    DISPCTL/CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  DISPCTL/CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.175     1.853    DISPCTL/CLKENB/q_reg_n_0_[0]
    SLICE_X2Y78          LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  DISPCTL/CLKENB/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    DISPCTL/CLKENB/q[0]
    SLICE_X2Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    DISPCTL/CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     1.633    DISPCTL/CLKENB/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/COUNTER_PARM/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.982%)  route 0.237ns (56.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    DISPCTL/CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DISPCTL/CLKENB/enb_reg/Q
                         net (fo=3, routed)           0.237     1.892    DISPCTL/COUNTER_PARM/enb
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.937 r  DISPCTL/COUNTER_PARM/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    DISPCTL/COUNTER_PARM/q[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    DISPCTL/COUNTER_PARM/CLK
    SLICE_X0Y79          FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     1.619    DISPCTL/COUNTER_PARM/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.254ns (46.305%)  route 0.295ns (53.696%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    DISPCTL/CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 f  DISPCTL/CLKENB/q_reg[10]/Q
                         net (fo=2, routed)           0.146     1.825    DISPCTL/CLKENB/q_reg_n_0_[10]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.870 r  DISPCTL/CLKENB/q[16]_i_5/O
                         net (fo=17, routed)          0.148     2.018    DISPCTL/CLKENB/q[16]_i_5_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.063 r  DISPCTL/CLKENB/q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.063    DISPCTL/CLKENB/q[8]
    SLICE_X2Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    DISPCTL/CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[8]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.121     1.648    DISPCTL/CLKENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.290%)  route 0.357ns (60.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DISPCTL/CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.148     1.803    DISPCTL/CLKENB/q_reg_n_0_[5]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.848 r  DISPCTL/CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.209     2.056    DISPCTL/CLKENB/q[16]_i_2_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.045     2.101 r  DISPCTL/CLKENB/q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.101    DISPCTL/CLKENB/q[4]
    SLICE_X2Y77          FDRE                                         r  DISPCTL/CLKENB/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    DISPCTL/CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  DISPCTL/CLKENB/q_reg[4]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     1.647    DISPCTL/CLKENB/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.231ns (39.156%)  route 0.359ns (60.844%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DISPCTL/CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.148     1.803    DISPCTL/CLKENB/q_reg_n_0_[5]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.848 r  DISPCTL/CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.211     2.058    DISPCTL/CLKENB/q[16]_i_2_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.045     2.103 r  DISPCTL/CLKENB/q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.103    DISPCTL/CLKENB/q[3]
    SLICE_X2Y77          FDRE                                         r  DISPCTL/CLKENB/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    DISPCTL/CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  DISPCTL/CLKENB/q_reg[3]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     1.647    DISPCTL/CLKENB/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.254ns (45.226%)  route 0.308ns (54.774%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    DISPCTL/CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 f  DISPCTL/CLKENB/q_reg[10]/Q
                         net (fo=2, routed)           0.146     1.825    DISPCTL/CLKENB/q_reg_n_0_[10]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.870 r  DISPCTL/CLKENB/q[16]_i_5/O
                         net (fo=17, routed)          0.161     2.031    DISPCTL/CLKENB/q[16]_i_5_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.076 r  DISPCTL/CLKENB/q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.076    DISPCTL/CLKENB/q[6]
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[6]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092     1.619    DISPCTL/CLKENB/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.254ns (45.146%)  route 0.309ns (54.854%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    DISPCTL/CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 f  DISPCTL/CLKENB/q_reg[10]/Q
                         net (fo=2, routed)           0.146     1.825    DISPCTL/CLKENB/q_reg_n_0_[10]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.870 r  DISPCTL/CLKENB/q[16]_i_5/O
                         net (fo=17, routed)          0.162     2.032    DISPCTL/CLKENB/q[16]_i_5_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  DISPCTL/CLKENB/q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.077    DISPCTL/CLKENB/q[5]
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.618    DISPCTL/CLKENB/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/CLKENB/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.231ns (40.810%)  route 0.335ns (59.190%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    DISPCTL/CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  DISPCTL/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DISPCTL/CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.148     1.803    DISPCTL/CLKENB/q_reg_n_0_[5]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.848 r  DISPCTL/CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.187     2.034    DISPCTL/CLKENB/q[16]_i_2_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.045     2.079 r  DISPCTL/CLKENB/q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.079    DISPCTL/CLKENB/q[11]
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    DISPCTL/CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  DISPCTL/CLKENB/q_reg[11]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.092     1.620    DISPCTL/CLKENB/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     DISPCTL/CLKENB/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     DISPCTL/CLKENB/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     DISPCTL/CLKENB/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     DISPCTL/CLKENB/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     DISPCTL/CLKENB/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     DISPCTL/CLKENB/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     DISPCTL/CLKENB/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     DISPCTL/CLKENB/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     DISPCTL/CLKENB/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     DISPCTL/CLKENB/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     DISPCTL/CLKENB/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     DISPCTL/CLKENB/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     DISPCTL/CLKENB/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     REGPARM_1/k_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     REGPARM_1/k_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     REGPARM_1/k_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     REGPARM_2/k_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     REGPARM_2/k_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     REGPARM_3/k_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     DISPCTL/CLKENB/enb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     DISPCTL/CLKENB/enb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DISPCTL/CLKENB/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DISPCTL/CLKENB/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     DISPCTL/CLKENB/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     DISPCTL/CLKENB/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     DISPCTL/CLKENB/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     DISPCTL/CLKENB/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     DISPCTL/CLKENB/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     DISPCTL/CLKENB/q_reg[12]/C



