{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575465929892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575465929893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 10:25:29 2019 " "Processing started: Wed Dec 04 10:25:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575465929893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575465929893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575465929893 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575465930253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_de_controle-arq " "Found design unit 1: unidade_de_controle-arq" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/unidade_de_controle.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930729 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle " "Found entity 1: unidade_de_controle" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/unidade_de_controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-behavior " "Found design unit 1: comparador-behavior" {  } { { "comparador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930732 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-arq " "Found design unit 1: Controller-arq" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930735 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arq " "Found design unit 1: datapath-arq" {  } { { "datapath.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/datapath.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930739 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_instrucao-arq " "Found design unit 1: banco_instrucao-arq" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930742 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_instrucao " "Found entity 1: banco_instrucao" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistrador-arq " "Found design unit 1: BancoRegistrador-arq" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/BancoRegistrador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930745 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistrador " "Found entity 1: BancoRegistrador" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/BancoRegistrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitetura " "Found design unit 1: contador-arquitetura" {  } { { "contador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930748 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-arq " "Found design unit 1: IR-arq" {  } { { "IR.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930751 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria-arq " "Found design unit 1: Memoria-arq" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930755 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus II megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/MUX.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1575465930758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-mux_arq " "Found design unit 1: MUX-mux_arq" {  } { { "MUX.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/MUX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930758 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930758 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PC.vhd " "Can't analyze file -- file PC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575465930762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arq " "Found design unit 1: ULA-arq" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arq " "Found design unit 1: display-arq" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930769 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arq " "Found design unit 1: processador-arq" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930772 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465930772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465930772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575465930831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath1\"" {  } { { "processador.vhd" "datapath1" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX datapath:datapath1\|MUX:mux1 " "Elaborating entity \"MUX\" for hierarchy \"datapath:datapath1\|MUX:mux1\"" {  } { { "datapath.vhd" "mux1" { Text "C:/Users/Rafael/Desktop/processador/datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "constante MUX.vhd(29) " "VHDL Process Statement warning at MUX.vhd(29): signal \"constante\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/MUX.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930837 "|processador|datapath:datapath1|MUX:mux1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_mux MUX.vhd(18) " "VHDL Process Statement warning at MUX.vhd(18): inferring latch(es) for signal or variable \"saida_mux\", which holds its previous value in one or more paths through the process" {  } { { "MUX.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/MUX.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575465930837 "|processador|datapath:datapath1|MUX:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_mux\[8\] MUX.vhd(18) " "Inferred latch for \"saida_mux\[8\]\" at MUX.vhd(18)" {  } { { "MUX.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/MUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930837 "|processador|datapath:datapath1|MUX:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA datapath:datapath1\|ULA:ula1 " "Elaborating entity \"ULA\" for hierarchy \"datapath:datapath1\|ULA:ula1\"" {  } { { "datapath.vhd" "ula1" { Text "C:/Users/Rafael/Desktop/processador/datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930839 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ULA.vhd(18) " "VHDL Process Statement warning at ULA.vhd(18): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575465930839 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ULA.vhd(18) " "Inferred latch for \"output\[0\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ULA.vhd(18) " "Inferred latch for \"output\[1\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ULA.vhd(18) " "Inferred latch for \"output\[2\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ULA.vhd(18) " "Inferred latch for \"output\[3\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ULA.vhd(18) " "Inferred latch for \"output\[4\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ULA.vhd(18) " "Inferred latch for \"output\[5\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ULA.vhd(18) " "Inferred latch for \"output\[6\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ULA.vhd(18) " "Inferred latch for \"output\[7\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] ULA.vhd(18) " "Inferred latch for \"output\[8\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] ULA.vhd(18) " "Inferred latch for \"output\[9\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] ULA.vhd(18) " "Inferred latch for \"output\[10\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] ULA.vhd(18) " "Inferred latch for \"output\[11\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] ULA.vhd(18) " "Inferred latch for \"output\[12\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] ULA.vhd(18) " "Inferred latch for \"output\[13\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] ULA.vhd(18) " "Inferred latch for \"output\[14\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] ULA.vhd(18) " "Inferred latch for \"output\[15\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930840 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistrador datapath:datapath1\|BancoRegistrador:bancoRegistradores1 " "Elaborating entity \"BancoRegistrador\" for hierarchy \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\"" {  } { { "datapath.vhd" "bancoRegistradores1" { Text "C:/Users/Rafael/Desktop/processador/datapath.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930842 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_addr BancoRegistrador.vhd(31) " "VHDL Process Statement warning at BancoRegistrador.vhd(31): signal \"w_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/BancoRegistrador.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930843 "|BancoRegistrador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rp_addr BancoRegistrador.vhd(32) " "VHDL Process Statement warning at BancoRegistrador.vhd(32): signal \"rp_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/BancoRegistrador.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930843 "|BancoRegistrador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rq_addr BancoRegistrador.vhd(33) " "VHDL Process Statement warning at BancoRegistrador.vhd(33): signal \"rq_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/BancoRegistrador.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930843 "|BancoRegistrador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rq_rd BancoRegistrador.vhd(35) " "VHDL Process Statement warning at BancoRegistrador.vhd(35): signal \"rq_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/BancoRegistrador.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930843 "|BancoRegistrador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rp_rd BancoRegistrador.vhd(39) " "VHDL Process Statement warning at BancoRegistrador.vhd(39): signal \"rp_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/BancoRegistrador.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930843 "|BancoRegistrador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_wr BancoRegistrador.vhd(43) " "VHDL Process Statement warning at BancoRegistrador.vhd(43): signal \"w_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/BancoRegistrador.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930843 "|BancoRegistrador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador datapath:datapath1\|comparador:comparador1 " "Elaborating entity \"comparador\" for hierarchy \"datapath:datapath1\|comparador:comparador1\"" {  } { { "datapath.vhd" "comparador1" { Text "C:/Users/Rafael/Desktop/processador/datapath.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display datapath:datapath1\|display:disp " "Elaborating entity \"display\" for hierarchy \"datapath:datapath1\|display:disp\"" {  } { { "datapath.vhd" "disp" { Text "C:/Users/Rafael/Desktop/processador/datapath.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930847 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display1 display.vhd(18) " "VHDL Process Statement warning at display.vhd(18): inferring latch(es) for signal or variable \"display1\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display2 display.vhd(18) " "VHDL Process Statement warning at display.vhd(18): inferring latch(es) for signal or variable \"display2\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[0\] display.vhd(18) " "Inferred latch for \"display2\[0\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[1\] display.vhd(18) " "Inferred latch for \"display2\[1\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[2\] display.vhd(18) " "Inferred latch for \"display2\[2\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[3\] display.vhd(18) " "Inferred latch for \"display2\[3\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[4\] display.vhd(18) " "Inferred latch for \"display2\[4\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[5\] display.vhd(18) " "Inferred latch for \"display2\[5\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[6\] display.vhd(18) " "Inferred latch for \"display2\[6\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[0\] display.vhd(18) " "Inferred latch for \"display1\[0\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[1\] display.vhd(18) " "Inferred latch for \"display1\[1\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[2\] display.vhd(18) " "Inferred latch for \"display1\[2\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[3\] display.vhd(18) " "Inferred latch for \"display1\[3\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[4\] display.vhd(18) " "Inferred latch for \"display1\[4\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930849 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[5\] display.vhd(18) " "Inferred latch for \"display1\[5\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930850 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[6\] display.vhd(18) " "Inferred latch for \"display1\[6\]\" at display.vhd(18)" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930850 "|processador|datapath:datapath1|display:disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_instrucao banco_instrucao:banco_instrucao1 " "Elaborating entity \"banco_instrucao\" for hierarchy \"banco_instrucao:banco_instrucao1\"" {  } { { "processador.vhd" "banco_instrucao1" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr banco_instrucao.vhd(26) " "VHDL Process Statement warning at banco_instrucao.vhd(26): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930852 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd banco_instrucao.vhd(27) " "VHDL Process Statement warning at banco_instrucao.vhd(27): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria banco_instrucao.vhd(28) " "VHDL Process Statement warning at banco_instrucao.vhd(28): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s banco_instrucao.vhd(28) " "VHDL Process Statement warning at banco_instrucao.vhd(28): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data banco_instrucao.vhd(20) " "VHDL Process Statement warning at banco_instrucao.vhd(20): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[4..100\] banco_instrucao.vhd(17) " "Using initial value X (don't care) for net \"memoria\[4..100\]\" at banco_instrucao.vhd(17)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[0\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[1\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[2\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[3\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[4\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[5\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[6\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[7\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[8\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[9\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[10\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[11\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[12\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[13\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930853 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[14\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930854 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[15\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575465930854 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memoria1 " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:memoria1\"" {  } { { "processador.vhd" "memoria1" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930855 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr Memoria.vhd(25) " "VHDL Process Statement warning at Memoria.vhd(25): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930879 "|processador|Memoria:memoria1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr Memoria.vhd(26) " "VHDL Process Statement warning at Memoria.vhd(26): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930879 "|processador|Memoria:memoria1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd Memoria.vhd(29) " "VHDL Process Statement warning at Memoria.vhd(29): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930879 "|processador|Memoria:memoria1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle unidade_de_controle:unidade_de_controle1 " "Elaborating entity \"unidade_de_controle\" for hierarchy \"unidade_de_controle:unidade_de_controle1\"" {  } { { "processador.vhd" "unidade_de_controle1" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador unidade_de_controle:unidade_de_controle1\|contador:contador1 " "Elaborating entity \"contador\" for hierarchy \"unidade_de_controle:unidade_de_controle1\|contador:contador1\"" {  } { { "unidade_de_controle.vhd" "contador1" { Text "C:/Users/Rafael/Desktop/processador/unidade_de_controle.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR unidade_de_controle:unidade_de_controle1\|IR:IR1 " "Elaborating entity \"IR\" for hierarchy \"unidade_de_controle:unidade_de_controle1\|IR:IR1\"" {  } { { "unidade_de_controle.vhd" "IR1" { Text "C:/Users/Rafael/Desktop/processador/unidade_de_controle.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930886 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld ir.vhd(18) " "VHDL Process Statement warning at ir.vhd(18): signal \"ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ir.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575465930887 "|unidade_de_controle|IR:IR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller unidade_de_controle:unidade_de_controle1\|Controller:Controller1 " "Elaborating entity \"Controller\" for hierarchy \"unidade_de_controle:unidade_de_controle1\|Controller:Controller1\"" {  } { { "unidade_de_controle.vhd" "Controller1" { Text "C:/Users/Rafael/Desktop/processador/unidade_de_controle.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465930888 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_W_data Controller.vhd(27) " "VHDL Signal Declaration warning at Controller.vhd(27): used implicit default value for signal \"RF_W_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575465930890 "|processador|unidade_de_controle:unidade_de_controle1|Controller:Controller1"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|registrador_rtl_0 " "Inferred dual-clock RAM node \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|registrador_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575465931573 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|registrador_rtl_1 " "Inferred dual-clock RAM node \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|registrador_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575465931573 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575465933522 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575465933522 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575465933522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465933580 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575465933580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okd1 " "Found entity 1: altsyncram_okd1" {  } { { "db/altsyncram_okd1.tdf" "" { Text "C:/Users/Rafael/Desktop/processador/db/altsyncram_okd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575465933642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575465933642 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[1\] " "Inserted always-enabled tri-state buffer between \"display1\[1\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[2\] " "Inserted always-enabled tri-state buffer between \"display1\[2\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[3\] " "Inserted always-enabled tri-state buffer between \"display1\[3\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[6\] " "Inserted always-enabled tri-state buffer between \"display1\[6\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[0\] " "Inserted always-enabled tri-state buffer between \"display2\[0\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[1\] " "Inserted always-enabled tri-state buffer between \"display2\[1\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[2\] " "Inserted always-enabled tri-state buffer between \"display2\[2\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[3\] " "Inserted always-enabled tri-state buffer between \"display2\[3\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[4\] " "Inserted always-enabled tri-state buffer between \"display2\[4\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[5\] " "Inserted always-enabled tri-state buffer between \"display2\[5\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[6\] " "Inserted always-enabled tri-state buffer between \"display2\[6\]\" and its non-tri-state driver." {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575465934383 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1575465934383 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "display1\[0\] VCC pin " "The pin \"display1\[0\]\" is fed by VCC" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "display1\[4\] GND pin " "The pin \"display1\[4\]\" is fed by GND" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1575465934383 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "display1\[5\] GND pin " "The pin \"display1\[5\]\" is fed by GND" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1575465934383 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1575465934383 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:datapath1\|display:disp\|display1\[6\] datapath:datapath1\|display:disp\|display1\[1\] " "Duplicate LATCH primitive \"datapath:datapath1\|display:disp\|display1\[6\]\" merged with LATCH primitive \"datapath:datapath1\|display:disp\|display1\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465934389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:datapath1\|display:disp\|display1\[3\] datapath:datapath1\|display:disp\|display1\[1\] " "Duplicate LATCH primitive \"datapath:datapath1\|display:disp\|display1\[3\]\" merged with LATCH primitive \"datapath:datapath1\|display:disp\|display1\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465934389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:datapath1\|display:disp\|display1\[2\] datapath:datapath1\|display:disp\|display1\[1\] " "Duplicate LATCH primitive \"datapath:datapath1\|display:disp\|display1\[2\]\" merged with LATCH primitive \"datapath:datapath1\|display:disp\|display1\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465934389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "banco_instrucao:banco_instrucao1\|data\[14\] banco_instrucao:banco_instrucao1\|data\[4\] " "Duplicate LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[14\]\" merged with LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[4\]\"" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465934389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "banco_instrucao:banco_instrucao1\|data\[13\] banco_instrucao:banco_instrucao1\|data\[4\] " "Duplicate LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[13\]\" merged with LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[4\]\"" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465934389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "banco_instrucao:banco_instrucao1\|data\[1\] banco_instrucao:banco_instrucao1\|data\[4\] " "Duplicate LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[1\]\" merged with LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[4\]\"" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465934389 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "banco_instrucao:banco_instrucao1\|data\[9\] banco_instrucao:banco_instrucao1\|data\[0\] " "Duplicate LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[9\]\" merged with LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[0\]\"" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/banco_instrucao.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575465934389 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1575465934389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display1\[1\] " "Latch datapath:datapath1\|display:disp\|display1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|R_data\[5\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|R_data\[5\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934390 ""}  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[0\] " "Latch datapath:datapath1\|display:disp\|display2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|R_data\[5\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|R_data\[5\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934390 ""}  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[1\] " "Latch datapath:datapath1\|display:disp\|display2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|R_data\[5\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|R_data\[5\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934390 ""}  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[2\] " "Latch datapath:datapath1\|display:disp\|display2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|R_data\[5\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|R_data\[5\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934390 ""}  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[3\] " "Latch datapath:datapath1\|display:disp\|display2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|R_data\[5\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|R_data\[5\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934390 ""}  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[4\] " "Latch datapath:datapath1\|display:disp\|display2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|R_data\[5\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|R_data\[5\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934391 ""}  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[5\] " "Latch datapath:datapath1\|display:disp\|display2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|R_data\[5\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|R_data\[5\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934391 ""}  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[6\] " "Latch datapath:datapath1\|display:disp\|display2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|R_data\[5\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|R_data\[5\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Memoria.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934391 ""}  } { { "display.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/display.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[5\] " "Latch datapath:datapath1\|ULA:ula1\|output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934391 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[4\] " "Latch datapath:datapath1\|ULA:ula1\|output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934391 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[3\] " "Latch datapath:datapath1\|ULA:ula1\|output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934391 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[2\] " "Latch datapath:datapath1\|ULA:ula1\|output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934391 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[1\] " "Latch datapath:datapath1\|ULA:ula1\|output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934391 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[0\] " "Latch datapath:datapath1\|ULA:ula1\|output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934391 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[6\] " "Latch datapath:datapath1\|ULA:ula1\|output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934392 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[7\] " "Latch datapath:datapath1\|ULA:ula1\|output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934392 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|MUX:mux1\|saida_mux\[8\] " "Latch datapath:datapath1\|MUX:mux1\|saida_mux\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|RF_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|RF_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934392 ""}  } { { "MUX.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/MUX.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[9\] " "Latch datapath:datapath1\|ULA:ula1\|output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934392 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[10\] " "Latch datapath:datapath1\|ULA:ula1\|output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934392 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[11\] " "Latch datapath:datapath1\|ULA:ula1\|output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934392 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[12\] " "Latch datapath:datapath1\|ULA:ula1\|output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934392 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[13\] " "Latch datapath:datapath1\|ULA:ula1\|output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934392 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[14\] " "Latch datapath:datapath1\|ULA:ula1\|output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934393 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[15\] " "Latch datapath:datapath1\|ULA:ula1\|output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934393 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|ULA:ula1\|output\[8\] " "Latch datapath:datapath1\|ULA:ula1\|output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\] " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:unidade_de_controle1\|Controller:Controller1\|alu_s\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/Controller.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575465934393 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575465934393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[8\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[8\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[5\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[5\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[4\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[4\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[3\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[3\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[2\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[2\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[1\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[1\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[0\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[0\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[6\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[6\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[7\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[7\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[9\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[9\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[10\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[10\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[11\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[11\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[12\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[12\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[13\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[13\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[14\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[14\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[15\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[15\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575465934408 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "display1\[0\]~synth " "Node \"display1\[0\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[1\]~synth " "Node \"display1\[1\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[2\]~synth " "Node \"display1\[2\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[3\]~synth " "Node \"display1\[3\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[6\]~synth " "Node \"display1\[6\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[0\]~synth " "Node \"display2\[0\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[1\]~synth " "Node \"display2\[1\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[2\]~synth " "Node \"display2\[2\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[3\]~synth " "Node \"display2\[3\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[4\]~synth " "Node \"display2\[4\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[5\]~synth " "Node \"display2\[5\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[6\]~synth " "Node \"display2\[6\]~synth\"" {  } { { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934468 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1575465934468 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2239 " "2239 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575465934650 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|altsyncram:registrador_rtl_1\|altsyncram_okd1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|altsyncram:registrador_rtl_1\|altsyncram_okd1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_okd1.tdf" "" { Text "C:/Users/Rafael/Desktop/processador/db/altsyncram_okd1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/datapath.vhd" 105 0 0 } } { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 92 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934656 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|altsyncram:registrador_rtl_0\|altsyncram_okd1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\|altsyncram:registrador_rtl_0\|altsyncram_okd1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_okd1.tdf" "" { Text "C:/Users/Rafael/Desktop/processador/db/altsyncram_okd1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/datapath.vhd" 105 0 0 } } { "processador.vhd" "" { Text "C:/Users/Rafael/Desktop/processador/processador.vhd" 92 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575465934900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575465934900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575465935037 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575465935037 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "14 " "Implemented 14 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1575465935037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575465935037 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575465935037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575465935037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575465935096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 10:25:35 2019 " "Processing ended: Wed Dec 04 10:25:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575465935096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575465935096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575465935096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575465935096 ""}
