{
  "module_name": "pinctrl-denverton.c",
  "hash_id": "971ca3225cf07b0d11afa7193e72064e6d64ce7bd531fd06e4204cdaaec8ca3c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-denverton.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define DNV_PAD_OWN\t0x020\n#define DNV_PADCFGLOCK\t0x090\n#define DNV_HOSTSW_OWN\t0x0C0\n#define DNV_GPI_IS\t0x100\n#define DNV_GPI_IE\t0x120\n\n#define DNV_GPP(n, s, e)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.reg_num = (n),\t\t\t\t\\\n\t\t.base = (s),\t\t\t\t\\\n\t\t.size = ((e) - (s) + 1),\t\t\\\n\t}\n\n#define DNV_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, DNV)\n\n \nstatic const struct pinctrl_pin_desc dnv_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"GBE0_SDP0\"),\n\tPINCTRL_PIN(1, \"GBE1_SDP0\"),\n\tPINCTRL_PIN(2, \"GBE0_SDP1\"),\n\tPINCTRL_PIN(3, \"GBE1_SDP1\"),\n\tPINCTRL_PIN(4, \"GBE0_SDP2\"),\n\tPINCTRL_PIN(5, \"GBE1_SDP2\"),\n\tPINCTRL_PIN(6, \"GBE0_SDP3\"),\n\tPINCTRL_PIN(7, \"GBE1_SDP3\"),\n\tPINCTRL_PIN(8, \"GBE2_LED0\"),\n\tPINCTRL_PIN(9, \"GBE2_LED1\"),\n\tPINCTRL_PIN(10, \"GBE0_I2C_CLK\"),\n\tPINCTRL_PIN(11, \"GBE0_I2C_DATA\"),\n\tPINCTRL_PIN(12, \"GBE1_I2C_CLK\"),\n\tPINCTRL_PIN(13, \"GBE1_I2C_DATA\"),\n\tPINCTRL_PIN(14, \"NCSI_RXD0\"),\n\tPINCTRL_PIN(15, \"NCSI_CLK_IN\"),\n\tPINCTRL_PIN(16, \"NCSI_RXD1\"),\n\tPINCTRL_PIN(17, \"NCSI_CRS_DV\"),\n\tPINCTRL_PIN(18, \"IDSLDO_VID_TICKLE\"),\n\tPINCTRL_PIN(19, \"NCSI_TX_EN\"),\n\tPINCTRL_PIN(20, \"NCSI_TXD0\"),\n\tPINCTRL_PIN(21, \"NCSI_TXD1\"),\n\tPINCTRL_PIN(22, \"NCSI_ARB_OUT\"),\n\tPINCTRL_PIN(23, \"GBE0_LED0\"),\n\tPINCTRL_PIN(24, \"GBE0_LED1\"),\n\tPINCTRL_PIN(25, \"GBE1_LED0\"),\n\tPINCTRL_PIN(26, \"GBE1_LED1\"),\n\tPINCTRL_PIN(27, \"SPARE_0\"),\n\tPINCTRL_PIN(28, \"PCIE_CLKREQ0_N\"),\n\tPINCTRL_PIN(29, \"PCIE_CLKREQ1_N\"),\n\tPINCTRL_PIN(30, \"PCIE_CLKREQ2_N\"),\n\tPINCTRL_PIN(31, \"PCIE_CLKREQ3_N\"),\n\tPINCTRL_PIN(32, \"PCIE_CLKREQ4_N\"),\n\tPINCTRL_PIN(33, \"GBE_MDC\"),\n\tPINCTRL_PIN(34, \"GBE_MDIO\"),\n\tPINCTRL_PIN(35, \"SVID_ALERT_N\"),\n\tPINCTRL_PIN(36, \"SVID_DATA\"),\n\tPINCTRL_PIN(37, \"SVID_CLK\"),\n\tPINCTRL_PIN(38, \"THERMTRIP_N\"),\n\tPINCTRL_PIN(39, \"PROCHOT_N\"),\n\tPINCTRL_PIN(40, \"MEMHOT_N\"),\n\t \n\tPINCTRL_PIN(41, \"DFX_PORT_CLK0\"),\n\tPINCTRL_PIN(42, \"DFX_PORT_CLK1\"),\n\tPINCTRL_PIN(43, \"DFX_PORT0\"),\n\tPINCTRL_PIN(44, \"DFX_PORT1\"),\n\tPINCTRL_PIN(45, \"DFX_PORT2\"),\n\tPINCTRL_PIN(46, \"DFX_PORT3\"),\n\tPINCTRL_PIN(47, \"DFX_PORT4\"),\n\tPINCTRL_PIN(48, \"DFX_PORT5\"),\n\tPINCTRL_PIN(49, \"DFX_PORT6\"),\n\tPINCTRL_PIN(50, \"DFX_PORT7\"),\n\tPINCTRL_PIN(51, \"DFX_PORT8\"),\n\tPINCTRL_PIN(52, \"DFX_PORT9\"),\n\tPINCTRL_PIN(53, \"DFX_PORT10\"),\n\tPINCTRL_PIN(54, \"DFX_PORT11\"),\n\tPINCTRL_PIN(55, \"DFX_PORT12\"),\n\tPINCTRL_PIN(56, \"DFX_PORT13\"),\n\tPINCTRL_PIN(57, \"DFX_PORT14\"),\n\tPINCTRL_PIN(58, \"DFX_PORT15\"),\n\t \n\tPINCTRL_PIN(59, \"SPI_TPM_CS_N\"),\n\tPINCTRL_PIN(60, \"UART2_CTS\"),\n\tPINCTRL_PIN(61, \"PCIE_CLKREQ5_N\"),\n\tPINCTRL_PIN(62, \"PCIE_CLKREQ6_N\"),\n\tPINCTRL_PIN(63, \"PCIE_CLKREQ7_N\"),\n\tPINCTRL_PIN(64, \"UART0_RXD\"),\n\tPINCTRL_PIN(65, \"UART0_TXD\"),\n\tPINCTRL_PIN(66, \"CPU_RESET_N\"),\n\tPINCTRL_PIN(67, \"NMI\"),\n\tPINCTRL_PIN(68, \"ERROR2_N\"),\n\tPINCTRL_PIN(69, \"ERROR1_N\"),\n\tPINCTRL_PIN(70, \"ERROR0_N\"),\n\tPINCTRL_PIN(71, \"IERR_N\"),\n\tPINCTRL_PIN(72, \"MCERR_N\"),\n\tPINCTRL_PIN(73, \"SMB0_LEG_CLK\"),\n\tPINCTRL_PIN(74, \"SMB0_LEG_DATA\"),\n\tPINCTRL_PIN(75, \"SMB0_LEG_ALRT_N\"),\n\tPINCTRL_PIN(76, \"SMB1_HOST_DATA\"),\n\tPINCTRL_PIN(77, \"SMB1_HOST_CLK\"),\n\tPINCTRL_PIN(78, \"SMB2_PECI_DATA\"),\n\tPINCTRL_PIN(79, \"SMB2_PECI_CLK\"),\n\tPINCTRL_PIN(80, \"SMB4_CSME0_DATA\"),\n\tPINCTRL_PIN(81, \"SMB4_CSME0_CLK\"),\n\tPINCTRL_PIN(82, \"SMB4_CSME0_ALRT_N\"),\n\tPINCTRL_PIN(83, \"USB_OC0_N\"),\n\tPINCTRL_PIN(84, \"FLEX_CLK_SE0\"),\n\tPINCTRL_PIN(85, \"FLEX_CLK_SE1\"),\n\tPINCTRL_PIN(86, \"SPARE_4\"),\n\tPINCTRL_PIN(87, \"SMB3_IE0_CLK\"),\n\tPINCTRL_PIN(88, \"SMB3_IE0_DATA\"),\n\tPINCTRL_PIN(89, \"SMB3_IE0_ALRT_N\"),\n\tPINCTRL_PIN(90, \"SATA0_LED_N\"),\n\tPINCTRL_PIN(91, \"SATA1_LED_N\"),\n\tPINCTRL_PIN(92, \"SATA_PDETECT0\"),\n\tPINCTRL_PIN(93, \"SATA_PDETECT1\"),\n\tPINCTRL_PIN(94, \"UART1_RTS\"),\n\tPINCTRL_PIN(95, \"UART1_CTS\"),\n\tPINCTRL_PIN(96, \"UART1_RXD\"),\n\tPINCTRL_PIN(97, \"UART1_TXD\"),\n\tPINCTRL_PIN(98, \"SPARE_8\"),\n\tPINCTRL_PIN(99, \"SPARE_9\"),\n\tPINCTRL_PIN(100, \"TCK\"),\n\tPINCTRL_PIN(101, \"TRST_N\"),\n\tPINCTRL_PIN(102, \"TMS\"),\n\tPINCTRL_PIN(103, \"TDI\"),\n\tPINCTRL_PIN(104, \"TDO\"),\n\tPINCTRL_PIN(105, \"CX_PRDY_N\"),\n\tPINCTRL_PIN(106, \"CX_PREQ_N\"),\n\tPINCTRL_PIN(107, \"TAP1_TCK\"),\n\tPINCTRL_PIN(108, \"TAP1_TRST_N\"),\n\tPINCTRL_PIN(109, \"TAP1_TMS\"),\n\tPINCTRL_PIN(110, \"TAP1_TDI\"),\n\tPINCTRL_PIN(111, \"TAP1_TDO\"),\n\t \n\tPINCTRL_PIN(112, \"SUSPWRDNACK\"),\n\tPINCTRL_PIN(113, \"PMU_SUSCLK\"),\n\tPINCTRL_PIN(114, \"ADR_TRIGGER\"),\n\tPINCTRL_PIN(115, \"PMU_SLP_S45_N\"),\n\tPINCTRL_PIN(116, \"PMU_SLP_S3_N\"),\n\tPINCTRL_PIN(117, \"PMU_WAKE_N\"),\n\tPINCTRL_PIN(118, \"PMU_PWRBTN_N\"),\n\tPINCTRL_PIN(119, \"PMU_RESETBUTTON_N\"),\n\tPINCTRL_PIN(120, \"PMU_PLTRST_N\"),\n\tPINCTRL_PIN(121, \"SUS_STAT_N\"),\n\tPINCTRL_PIN(122, \"SLP_S0IX_N\"),\n\tPINCTRL_PIN(123, \"SPI_CS0_N\"),\n\tPINCTRL_PIN(124, \"SPI_CS1_N\"),\n\tPINCTRL_PIN(125, \"SPI_MOSI_IO0\"),\n\tPINCTRL_PIN(126, \"SPI_MISO_IO1\"),\n\tPINCTRL_PIN(127, \"SPI_IO2\"),\n\tPINCTRL_PIN(128, \"SPI_IO3\"),\n\tPINCTRL_PIN(129, \"SPI_CLK\"),\n\tPINCTRL_PIN(130, \"SPI_CLK_LOOPBK\"),\n\tPINCTRL_PIN(131, \"ESPI_IO0\"),\n\tPINCTRL_PIN(132, \"ESPI_IO1\"),\n\tPINCTRL_PIN(133, \"ESPI_IO2\"),\n\tPINCTRL_PIN(134, \"ESPI_IO3\"),\n\tPINCTRL_PIN(135, \"ESPI_CS0_N\"),\n\tPINCTRL_PIN(136, \"ESPI_CLK\"),\n\tPINCTRL_PIN(137, \"ESPI_RST_N\"),\n\tPINCTRL_PIN(138, \"ESPI_ALRT0_N\"),\n\tPINCTRL_PIN(139, \"ESPI_CS1_N\"),\n\tPINCTRL_PIN(140, \"ESPI_ALRT1_N\"),\n\tPINCTRL_PIN(141, \"ESPI_CLK_LOOPBK\"),\n\tPINCTRL_PIN(142, \"EMMC_CMD\"),\n\tPINCTRL_PIN(143, \"EMMC_STROBE\"),\n\tPINCTRL_PIN(144, \"EMMC_CLK\"),\n\tPINCTRL_PIN(145, \"EMMC_D0\"),\n\tPINCTRL_PIN(146, \"EMMC_D1\"),\n\tPINCTRL_PIN(147, \"EMMC_D2\"),\n\tPINCTRL_PIN(148, \"EMMC_D3\"),\n\tPINCTRL_PIN(149, \"EMMC_D4\"),\n\tPINCTRL_PIN(150, \"EMMC_D5\"),\n\tPINCTRL_PIN(151, \"EMMC_D6\"),\n\tPINCTRL_PIN(152, \"EMMC_D7\"),\n\tPINCTRL_PIN(153, \"SPARE_3\"),\n};\n\nstatic const unsigned int dnv_uart0_pins[] = { 60, 61, 64, 65 };\nstatic const unsigned int dnv_uart0_modes[] = { 2, 3, 1, 1 };\nstatic const unsigned int dnv_uart1_pins[] = { 94, 95, 96, 97 };\nstatic const unsigned int dnv_uart2_pins[] = { 60, 61, 62, 63 };\nstatic const unsigned int dnv_uart2_modes[] = { 1, 2, 2, 2 };\nstatic const unsigned int dnv_emmc_pins[] = {\n\t142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152,\n};\n\nstatic const struct intel_pingroup dnv_groups[] = {\n\tPIN_GROUP(\"uart0_grp\", dnv_uart0_pins, dnv_uart0_modes),\n\tPIN_GROUP(\"uart1_grp\", dnv_uart1_pins, 1),\n\tPIN_GROUP(\"uart2_grp\", dnv_uart2_pins, dnv_uart2_modes),\n\tPIN_GROUP(\"emmc_grp\", dnv_emmc_pins, 1),\n};\n\nstatic const char * const dnv_uart0_groups[] = { \"uart0_grp\" };\nstatic const char * const dnv_uart1_groups[] = { \"uart1_grp\" };\nstatic const char * const dnv_uart2_groups[] = { \"uart2_grp\" };\nstatic const char * const dnv_emmc_groups[] = { \"emmc_grp\" };\n\nstatic const struct intel_function dnv_functions[] = {\n\tFUNCTION(\"uart0\", dnv_uart0_groups),\n\tFUNCTION(\"uart1\", dnv_uart1_groups),\n\tFUNCTION(\"uart2\", dnv_uart2_groups),\n\tFUNCTION(\"emmc\", dnv_emmc_groups),\n};\n\nstatic const struct intel_padgroup dnv_north_gpps[] = {\n\tDNV_GPP(0, 0, 31),\t \n\tDNV_GPP(1, 32, 40),\t \n};\n\nstatic const struct intel_padgroup dnv_south_gpps[] = {\n\tDNV_GPP(0, 41, 58),\t \n\tDNV_GPP(1, 59, 90),\t \n\tDNV_GPP(2, 91, 111),\t \n\tDNV_GPP(3, 112, 143),\t \n\tDNV_GPP(4, 144, 153),\t \n};\n\nstatic const struct intel_community dnv_communities[] = {\n\tDNV_COMMUNITY(0, 0, 40, dnv_north_gpps),\n\tDNV_COMMUNITY(1, 41, 153, dnv_south_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data dnv_soc_data = {\n\t.pins = dnv_pins,\n\t.npins = ARRAY_SIZE(dnv_pins),\n\t.groups = dnv_groups,\n\t.ngroups = ARRAY_SIZE(dnv_groups),\n\t.functions = dnv_functions,\n\t.nfunctions = ARRAY_SIZE(dnv_functions),\n\t.communities = dnv_communities,\n\t.ncommunities = ARRAY_SIZE(dnv_communities),\n};\n\nstatic INTEL_PINCTRL_PM_OPS(dnv_pinctrl_pm_ops);\n\nstatic const struct acpi_device_id dnv_pinctrl_acpi_match[] = {\n\t{ \"INTC3000\", (kernel_ulong_t)&dnv_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, dnv_pinctrl_acpi_match);\n\nstatic struct platform_driver dnv_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_hid,\n\t.driver = {\n\t\t.name = \"denverton-pinctrl\",\n\t\t.acpi_match_table = dnv_pinctrl_acpi_match,\n\t\t.pm = &dnv_pinctrl_pm_ops,\n\t},\n};\n\nstatic int __init dnv_pinctrl_init(void)\n{\n\treturn platform_driver_register(&dnv_pinctrl_driver);\n}\nsubsys_initcall(dnv_pinctrl_init);\n\nstatic void __exit dnv_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&dnv_pinctrl_driver);\n}\nmodule_exit(dnv_pinctrl_exit);\n\nMODULE_AUTHOR(\"Mika Westerberg <mika.westerberg@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Denverton SoC pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}