module RamInitializer (clock, address, wren, data, finished, reset);

    input clock, reset;
    output reg wren = 1'b0; 
    output reg [7:0] address = 1'b0; 
    output reg [7:0] data    = 1'b0; 
    output reg finished      = 1'b0

    always_ff @( posedge clock ) begin 
        if (reset) begin
            wren <= 0; 
            data <= 0; 
            address <= 0; 
            finished <= 0;
        end
        else begin
            if (!finished) begin
                wren <= 1'b1;
                data <= address; 
                address <= address + 8'b1;

                if (address == 8'd255) 
                    finished <= 1'b1; 
            end
            else
                wren <= 1'b0; 
        end
    end


endmodule