
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     2686000                       # Number of ticks simulated
final_tick                                    2686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  12973                       # Simulator instruction rate (inst/s)
host_op_rate                                    15299                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               69509282                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656384                       # Number of bytes of host memory used
host_seconds                                     0.04                       # Real time elapsed on the host
sim_insts                                         501                       # Number of instructions simulated
sim_ops                                           591                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst            2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst               44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  78                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1048399106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          810126582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1858525689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1048399106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1048399106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1048399106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         810126582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1858525689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          80                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          5                       # Number of write requests accepted
system.mem_ctrls.readBursts                        80                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        5                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   5120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    5120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                       2685000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    80                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    5                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            3                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    789.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   694.890910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.454590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            3                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                       866250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 2366250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     400000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10828.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29578.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1906.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1906.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                       69                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31588.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    49980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                    11385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  378420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy               549480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                  480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy          674880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                1664625                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            619.741251                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              1481250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE          500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       1204250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      1481250                       # Time in different power states
system.mem_ctrls_1.actEnergy                    21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  178500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy               257070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                32640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy          929100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                1418730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            528.194341                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime              2036750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        84000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT        565250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN      2036750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                     319                       # Number of BP lookups
system.cpu.branchPred.condPredicted               212                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                81                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                  133                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                      69                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.879699                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                      16                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              24                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               23                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON         2686000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                             5373                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               1176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                           1754                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                         319                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                 86                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          1085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     172                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                       560                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    37                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples               2399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.809921                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.180062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     1472     61.36%     61.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      380     15.84%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       78      3.25%     80.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      469     19.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 2399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059371                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.326447                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     1131                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                   440                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                       762                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                     7                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                     59                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                   80                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    27                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   1446                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   247                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                     59                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     1295                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     260                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            182                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                       599                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                     4                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   1283                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                    73                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands                1294                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                  5907                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups             2933                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                   615                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                      676                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                        27                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                  342                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 195                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       1196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   5                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                       989                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                38                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined             608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         1603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples          2399                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.412255                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.768239                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                1770     73.78%     73.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 323     13.46%     87.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 255     10.63%     97.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                  48      2.00%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   3      0.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            2399                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      50     21.19%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    146     61.86%     83.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    40     16.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                   550     55.61%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.10%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  311     31.45%     87.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 127     12.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                    989                       # Type of FU issued
system.cpu.iq.rate                           0.184068                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         236                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.238625                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads               4651                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes              1810                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses          852                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   1225                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          201                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          103                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                     59                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                      60                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     1                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                1201                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                   342                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                  195                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  5                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              1                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect           54                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                   55                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                   904                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                   260                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                85                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                          374                       # number of memory reference insts executed
system.cpu.iew.exec_branches                      161                       # Number of branches executed
system.cpu.iew.exec_stores                        114                       # Number of stores executed
system.cpu.iew.exec_rate                     0.168249                       # Inst execution rate
system.cpu.iew.wb_sent                            859                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                           852                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                       383                       # num instructions producing a value
system.cpu.iew.wb_consumers                       580                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.158571                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.660345                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts             541                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts                54                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples         2293                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.257741                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.838295                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         1972     86.00%     86.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          185      8.07%     94.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2           83      3.62%     97.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3           20      0.87%     98.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           14      0.61%     99.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            7      0.31%     99.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            2      0.09%     99.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            3      0.13%     99.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            7      0.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         2293                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                  501                       # Number of instructions committed
system.cpu.commit.committedOps                    591                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                            232                       # Number of memory references committed
system.cpu.commit.loads                           140                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                        108                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                       521                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   10                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              358     60.58%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               1      0.17%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             140     23.69%     84.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite             92     15.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total               591                       # Class of committed instruction
system.cpu.commit.bw_lim_events                     7                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                         3379                       # The number of ROB reads
system.cpu.rob.rob_writes                        2371                       # The number of ROB writes
system.cpu.timesIdled                              35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            2974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                         501                       # Number of Instructions Simulated
system.cpu.committedOps                           591                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.724551                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.724551                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.093244                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.093244                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                      928                       # number of integer regfile reads
system.cpu.int_regfile_writes                     482                       # number of integer regfile writes
system.cpu.cc_regfile_reads                      3348                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      423                       # number of cc regfile writes
system.cpu.misc_regfile_reads                     345                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse            18.989953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 266                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.823529                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            140000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    18.989953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.018545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.018545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              726                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data          201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             201                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data           65                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total             65                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data           266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data          266                       # number of overall hits
system.cpu.dcache.overall_hits::total             266                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           57                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            57                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           23                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           80                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             80                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           80                       # number of overall misses
system.cpu.dcache.overall_misses::total            80                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      3320500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3320500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      1083000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1083000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      4403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      4403500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4403500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data           88                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total           88                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data          346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data          346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          346                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.220930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.220930                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.261364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.261364                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.231214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.231214                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.231214                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.231214                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58254.385965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58254.385965                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47086.956522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47086.956522                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55043.750000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55043.750000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55043.750000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55043.750000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           45                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           45                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           35                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      1429000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1429000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       744500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       744500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      2173500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2173500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      2173500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2173500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.093023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.093023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.125000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.101156                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.101156                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.101156                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.101156                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59541.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59541.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67681.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67681.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data        62100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        62100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data        62100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        62100                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      2686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
