

================================================================
== Vivado HLS Report for 'compute4'
================================================================
* Date:           Thu Jul 29 20:17:15 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         7|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!enable_read)
	3  / (enable_read)
2 --> 
	11  / true
3 --> 
	4  / true
4 --> 
	11  / (exitcond_flatten6)
	5  / (!exitcond_flatten6)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.01>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%WeightAddInputSubInt = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %WeightAddInputSubInter)"   --->   Operation 12 'read' 'WeightAddInputSubInt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%InterSubBeta_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %InterSubBeta)"   --->   Operation 13 'read' 'InterSubBeta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 14 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%TC_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TC_MIN)"   --->   Operation 15 'read' 'TC_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%TR_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TR_MIN)"   --->   Operation 16 'read' 'TR_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%TM_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TM_MIN)"   --->   Operation 17 'read' 'TM_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%TMP_M_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TMP_M)"   --->   Operation 18 'read' 'TMP_M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Kernel_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_size)"   --->   Operation 19 'read' 'Kernel_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)"   --->   Operation 20 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_beta_buffer_0_s = load i32* @local_beta_buffer_0, align 4" [cnn.cpp:587]   --->   Operation 21 'load' 'local_beta_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_beta_buffer_1_s = load i32* @local_beta_buffer_1, align 4" [cnn.cpp:587]   --->   Operation 22 'load' 'local_beta_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%local_beta_buffer_2_s = load i32* @local_beta_buffer_2, align 4" [cnn.cpp:587]   --->   Operation 23 'load' 'local_beta_buffer_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%local_beta_buffer_3_s = load i32* @local_beta_buffer_3, align 4" [cnn.cpp:587]   --->   Operation 24 'load' 'local_beta_buffer_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_beta_buffer_4_s = load i32* @local_beta_buffer_4, align 4" [cnn.cpp:587]   --->   Operation 25 'load' 'local_beta_buffer_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%local_beta_buffer_5_s = load i32* @local_beta_buffer_5, align 4" [cnn.cpp:587]   --->   Operation 26 'load' 'local_beta_buffer_5_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_beta_buffer_6_s = load i32* @local_beta_buffer_6, align 4" [cnn.cpp:587]   --->   Operation 27 'load' 'local_beta_buffer_6_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_beta_buffer_7_s = load i32* @local_beta_buffer_7, align 4" [cnn.cpp:587]   --->   Operation 28 'load' 'local_beta_buffer_7_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_beta_buffer_8_s = load i32* @local_beta_buffer_8, align 4" [cnn.cpp:587]   --->   Operation 29 'load' 'local_beta_buffer_8_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_beta_buffer_9_s = load i32* @local_beta_buffer_9, align 4" [cnn.cpp:587]   --->   Operation 30 'load' 'local_beta_buffer_9_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_beta_buffer_10_1 = load i32* @local_beta_buffer_10, align 4" [cnn.cpp:587]   --->   Operation 31 'load' 'local_beta_buffer_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_beta_buffer_11_1 = load i32* @local_beta_buffer_11, align 4" [cnn.cpp:587]   --->   Operation 32 'load' 'local_beta_buffer_11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%local_beta_buffer_12_1 = load i32* @local_beta_buffer_12, align 4" [cnn.cpp:587]   --->   Operation 33 'load' 'local_beta_buffer_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_beta_buffer_13_1 = load i32* @local_beta_buffer_13, align 4" [cnn.cpp:587]   --->   Operation 34 'load' 'local_beta_buffer_13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%local_beta_buffer_14_1 = load i32* @local_beta_buffer_14, align 4" [cnn.cpp:587]   --->   Operation 35 'load' 'local_beta_buffer_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_beta_buffer_15_1 = load i32* @local_beta_buffer_15, align 4" [cnn.cpp:587]   --->   Operation 36 'load' 'local_beta_buffer_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_beta_buffer_16_1 = load i32* @local_beta_buffer_16, align 4" [cnn.cpp:587]   --->   Operation 37 'load' 'local_beta_buffer_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_beta_buffer_17_1 = load i32* @local_beta_buffer_17, align 4" [cnn.cpp:587]   --->   Operation 38 'load' 'local_beta_buffer_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_beta_buffer_18_1 = load i32* @local_beta_buffer_18, align 4" [cnn.cpp:587]   --->   Operation 39 'load' 'local_beta_buffer_18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%local_beta_buffer_19_1 = load i32* @local_beta_buffer_19, align 4" [cnn.cpp:587]   --->   Operation 40 'load' 'local_beta_buffer_19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_beta_buffer_20_1 = load i32* @local_beta_buffer_20, align 4" [cnn.cpp:587]   --->   Operation 41 'load' 'local_beta_buffer_20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_beta_buffer_21_1 = load i32* @local_beta_buffer_21, align 4" [cnn.cpp:587]   --->   Operation 42 'load' 'local_beta_buffer_21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_beta_buffer_22_1 = load i32* @local_beta_buffer_22, align 4" [cnn.cpp:587]   --->   Operation 43 'load' 'local_beta_buffer_22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%local_beta_buffer_23_1 = load i32* @local_beta_buffer_23, align 4" [cnn.cpp:587]   --->   Operation 44 'load' 'local_beta_buffer_23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_beta_buffer_24_1 = load i32* @local_beta_buffer_24, align 4" [cnn.cpp:587]   --->   Operation 45 'load' 'local_beta_buffer_24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_beta_buffer_25_1 = load i32* @local_beta_buffer_25, align 4" [cnn.cpp:587]   --->   Operation 46 'load' 'local_beta_buffer_25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_beta_buffer_26_1 = load i32* @local_beta_buffer_26, align 4" [cnn.cpp:587]   --->   Operation 47 'load' 'local_beta_buffer_26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_beta_buffer_27_1 = load i32* @local_beta_buffer_27, align 4" [cnn.cpp:587]   --->   Operation 48 'load' 'local_beta_buffer_27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_beta_buffer_28_1 = load i32* @local_beta_buffer_28, align 4" [cnn.cpp:587]   --->   Operation 49 'load' 'local_beta_buffer_28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_beta_buffer_29_1 = load i32* @local_beta_buffer_29, align 4" [cnn.cpp:587]   --->   Operation 50 'load' 'local_beta_buffer_29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_beta_buffer_30_1 = load i32* @local_beta_buffer_30, align 4" [cnn.cpp:587]   --->   Operation 51 'load' 'local_beta_buffer_30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_beta_buffer_31_1 = load i32* @local_beta_buffer_31, align 4" [cnn.cpp:587]   --->   Operation 52 'load' 'local_beta_buffer_31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %enable_read, label %2, label %1" [cnn.cpp:585]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.76ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @copy_local_beta([1024 x i16]* %beta_buffer, i32 %local_beta_buffer_0_s, i32 %local_beta_buffer_1_s, i32 %local_beta_buffer_2_s, i32 %local_beta_buffer_3_s, i32 %local_beta_buffer_4_s, i32 %local_beta_buffer_5_s, i32 %local_beta_buffer_6_s, i32 %local_beta_buffer_7_s, i32 %local_beta_buffer_8_s, i32 %local_beta_buffer_9_s, i32 %local_beta_buffer_10_1, i32 %local_beta_buffer_11_1, i32 %local_beta_buffer_12_1, i32 %local_beta_buffer_13_1, i32 %local_beta_buffer_14_1, i32 %local_beta_buffer_15_1, i32 %local_beta_buffer_16_1, i32 %local_beta_buffer_17_1, i32 %local_beta_buffer_18_1, i32 %local_beta_buffer_19_1, i32 %local_beta_buffer_20_1, i32 %local_beta_buffer_21_1, i32 %local_beta_buffer_22_1, i32 %local_beta_buffer_23_1, i32 %local_beta_buffer_24_1, i32 %local_beta_buffer_25_1, i32 %local_beta_buffer_26_1, i32 %local_beta_buffer_27_1, i32 %local_beta_buffer_28_1, i32 %local_beta_buffer_29_1, i32 %local_beta_buffer_30_1, i32 %local_beta_buffer_31_1, i32 %TM_MIN_read, i32 %TMP_M_read, i8 %InterSubBeta_read)" [cnn.cpp:587]   --->   Operation 54 'call' 'call_ret' <Predicate = (!enable_read)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%WeightAddInputSubInt_1 = trunc i8 %WeightAddInputSubInt to i4" [cnn.cpp:603]   --->   Operation 55 'trunc' 'WeightAddInputSubInt_1' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%n_V = trunc i32 %p_read_4 to i11" [cnn.cpp:613]   --->   Operation 56 'trunc' 'n_V' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %TC_MIN_read to i5"   --->   Operation 57 'trunc' 'tmp' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i32 %TR_MIN_read to i5"   --->   Operation 58 'trunc' 'tmp_96' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i32 %Kernel_size_read to i2"   --->   Operation 59 'trunc' 'tmp_115' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.88ns)   --->   "%tmp_s = icmp eq i11 %n_V, 0" [cnn.cpp:626]   --->   Operation 60 'icmp' 'tmp_s' <Predicate = (enable_read)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cast = zext i5 %tmp_96 to i10"   --->   Operation 61 'zext' 'cast' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cast1 = zext i5 %tmp to i10"   --->   Operation 62 'zext' 'cast1' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.49ns)   --->   "%bound = mul i10 %cast1, %cast"   --->   Operation 63 'mul' 'bound' <Predicate = (enable_read)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cast3 = zext i2 %tmp_115 to i12"   --->   Operation 64 'zext' 'cast3' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cast4 = zext i10 %bound to i12"   --->   Operation 65 'zext' 'cast4' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (4.52ns)   --->   "%bound1 = mul i12 %cast4, %cast3"   --->   Operation 66 'mul' 'bound1' <Predicate = (enable_read)> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 67 [1/2] (0.69ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @copy_local_beta([1024 x i16]* %beta_buffer, i32 %local_beta_buffer_0_s, i32 %local_beta_buffer_1_s, i32 %local_beta_buffer_2_s, i32 %local_beta_buffer_3_s, i32 %local_beta_buffer_4_s, i32 %local_beta_buffer_5_s, i32 %local_beta_buffer_6_s, i32 %local_beta_buffer_7_s, i32 %local_beta_buffer_8_s, i32 %local_beta_buffer_9_s, i32 %local_beta_buffer_10_1, i32 %local_beta_buffer_11_1, i32 %local_beta_buffer_12_1, i32 %local_beta_buffer_13_1, i32 %local_beta_buffer_14_1, i32 %local_beta_buffer_15_1, i32 %local_beta_buffer_16_1, i32 %local_beta_buffer_17_1, i32 %local_beta_buffer_18_1, i32 %local_beta_buffer_19_1, i32 %local_beta_buffer_20_1, i32 %local_beta_buffer_21_1, i32 %local_beta_buffer_22_1, i32 %local_beta_buffer_23_1, i32 %local_beta_buffer_24_1, i32 %local_beta_buffer_25_1, i32 %local_beta_buffer_26_1, i32 %local_beta_buffer_27_1, i32 %local_beta_buffer_28_1, i32 %local_beta_buffer_29_1, i32 %local_beta_buffer_30_1, i32 %local_beta_buffer_31_1, i32 %TM_MIN_read, i32 %TMP_M_read, i8 %InterSubBeta_read)" [cnn.cpp:587]   --->   Operation 67 'call' 'call_ret' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%local_beta_buffer_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [cnn.cpp:587]   --->   Operation 68 'extractvalue' 'local_beta_buffer_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_0_1, i32* @local_beta_buffer_0, align 4" [cnn.cpp:587]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%local_beta_buffer_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [cnn.cpp:587]   --->   Operation 70 'extractvalue' 'local_beta_buffer_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_1_1, i32* @local_beta_buffer_1, align 4" [cnn.cpp:587]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%local_beta_buffer_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [cnn.cpp:587]   --->   Operation 72 'extractvalue' 'local_beta_buffer_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_2_1, i32* @local_beta_buffer_2, align 4" [cnn.cpp:587]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%local_beta_buffer_3_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [cnn.cpp:587]   --->   Operation 74 'extractvalue' 'local_beta_buffer_3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_3_1, i32* @local_beta_buffer_3, align 4" [cnn.cpp:587]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%local_beta_buffer_4_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [cnn.cpp:587]   --->   Operation 76 'extractvalue' 'local_beta_buffer_4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_4_1, i32* @local_beta_buffer_4, align 4" [cnn.cpp:587]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%local_beta_buffer_5_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [cnn.cpp:587]   --->   Operation 78 'extractvalue' 'local_beta_buffer_5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_5_1, i32* @local_beta_buffer_5, align 4" [cnn.cpp:587]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%local_beta_buffer_6_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [cnn.cpp:587]   --->   Operation 80 'extractvalue' 'local_beta_buffer_6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_6_1, i32* @local_beta_buffer_6, align 4" [cnn.cpp:587]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%local_beta_buffer_7_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [cnn.cpp:587]   --->   Operation 82 'extractvalue' 'local_beta_buffer_7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_7_1, i32* @local_beta_buffer_7, align 4" [cnn.cpp:587]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%local_beta_buffer_8_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8" [cnn.cpp:587]   --->   Operation 84 'extractvalue' 'local_beta_buffer_8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_8_1, i32* @local_beta_buffer_8, align 4" [cnn.cpp:587]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%local_beta_buffer_9_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9" [cnn.cpp:587]   --->   Operation 86 'extractvalue' 'local_beta_buffer_9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_9_1, i32* @local_beta_buffer_9, align 4" [cnn.cpp:587]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%local_beta_buffer_10_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10" [cnn.cpp:587]   --->   Operation 88 'extractvalue' 'local_beta_buffer_10_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_10_2, i32* @local_beta_buffer_10, align 4" [cnn.cpp:587]   --->   Operation 89 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%local_beta_buffer_11_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11" [cnn.cpp:587]   --->   Operation 90 'extractvalue' 'local_beta_buffer_11_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_11_2, i32* @local_beta_buffer_11, align 4" [cnn.cpp:587]   --->   Operation 91 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%local_beta_buffer_12_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 12" [cnn.cpp:587]   --->   Operation 92 'extractvalue' 'local_beta_buffer_12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_12_2, i32* @local_beta_buffer_12, align 4" [cnn.cpp:587]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%local_beta_buffer_13_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 13" [cnn.cpp:587]   --->   Operation 94 'extractvalue' 'local_beta_buffer_13_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_13_2, i32* @local_beta_buffer_13, align 4" [cnn.cpp:587]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%local_beta_buffer_14_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 14" [cnn.cpp:587]   --->   Operation 96 'extractvalue' 'local_beta_buffer_14_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_14_2, i32* @local_beta_buffer_14, align 4" [cnn.cpp:587]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%local_beta_buffer_15_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 15" [cnn.cpp:587]   --->   Operation 98 'extractvalue' 'local_beta_buffer_15_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_15_2, i32* @local_beta_buffer_15, align 4" [cnn.cpp:587]   --->   Operation 99 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%local_beta_buffer_16_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 16" [cnn.cpp:587]   --->   Operation 100 'extractvalue' 'local_beta_buffer_16_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_16_2, i32* @local_beta_buffer_16, align 4" [cnn.cpp:587]   --->   Operation 101 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%local_beta_buffer_17_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 17" [cnn.cpp:587]   --->   Operation 102 'extractvalue' 'local_beta_buffer_17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_17_2, i32* @local_beta_buffer_17, align 4" [cnn.cpp:587]   --->   Operation 103 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%local_beta_buffer_18_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 18" [cnn.cpp:587]   --->   Operation 104 'extractvalue' 'local_beta_buffer_18_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_18_2, i32* @local_beta_buffer_18, align 4" [cnn.cpp:587]   --->   Operation 105 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%local_beta_buffer_19_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 19" [cnn.cpp:587]   --->   Operation 106 'extractvalue' 'local_beta_buffer_19_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_19_2, i32* @local_beta_buffer_19, align 4" [cnn.cpp:587]   --->   Operation 107 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%local_beta_buffer_20_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 20" [cnn.cpp:587]   --->   Operation 108 'extractvalue' 'local_beta_buffer_20_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_20_2, i32* @local_beta_buffer_20, align 4" [cnn.cpp:587]   --->   Operation 109 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%local_beta_buffer_21_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 21" [cnn.cpp:587]   --->   Operation 110 'extractvalue' 'local_beta_buffer_21_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_21_2, i32* @local_beta_buffer_21, align 4" [cnn.cpp:587]   --->   Operation 111 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%local_beta_buffer_22_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 22" [cnn.cpp:587]   --->   Operation 112 'extractvalue' 'local_beta_buffer_22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_22_2, i32* @local_beta_buffer_22, align 4" [cnn.cpp:587]   --->   Operation 113 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%local_beta_buffer_23_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 23" [cnn.cpp:587]   --->   Operation 114 'extractvalue' 'local_beta_buffer_23_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_23_2, i32* @local_beta_buffer_23, align 4" [cnn.cpp:587]   --->   Operation 115 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%local_beta_buffer_24_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 24" [cnn.cpp:587]   --->   Operation 116 'extractvalue' 'local_beta_buffer_24_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_24_2, i32* @local_beta_buffer_24, align 4" [cnn.cpp:587]   --->   Operation 117 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%local_beta_buffer_25_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 25" [cnn.cpp:587]   --->   Operation 118 'extractvalue' 'local_beta_buffer_25_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_25_2, i32* @local_beta_buffer_25, align 4" [cnn.cpp:587]   --->   Operation 119 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%local_beta_buffer_26_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 26" [cnn.cpp:587]   --->   Operation 120 'extractvalue' 'local_beta_buffer_26_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_26_2, i32* @local_beta_buffer_26, align 4" [cnn.cpp:587]   --->   Operation 121 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%local_beta_buffer_27_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 27" [cnn.cpp:587]   --->   Operation 122 'extractvalue' 'local_beta_buffer_27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_27_2, i32* @local_beta_buffer_27, align 4" [cnn.cpp:587]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%local_beta_buffer_28_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 28" [cnn.cpp:587]   --->   Operation 124 'extractvalue' 'local_beta_buffer_28_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_28_2, i32* @local_beta_buffer_28, align 4" [cnn.cpp:587]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%local_beta_buffer_29_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 29" [cnn.cpp:587]   --->   Operation 126 'extractvalue' 'local_beta_buffer_29_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_29_2, i32* @local_beta_buffer_29, align 4" [cnn.cpp:587]   --->   Operation 127 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%local_beta_buffer_30_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 30" [cnn.cpp:587]   --->   Operation 128 'extractvalue' 'local_beta_buffer_30_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_30_2, i32* @local_beta_buffer_30, align 4" [cnn.cpp:587]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%local_beta_buffer_31_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 31" [cnn.cpp:587]   --->   Operation 130 'extractvalue' 'local_beta_buffer_31_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "store i32 %local_beta_buffer_31_2, i32* @local_beta_buffer_31, align 4" [cnn.cpp:587]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "br label %.loopexit" [cnn.cpp:588]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 1> <Delay = 5.62>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_82 = zext i4 %WeightAddInputSubInt_1 to i32" [cnn.cpp:633]   --->   Operation 133 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%cast5 = zext i2 %tmp_115 to i14"   --->   Operation 134 'zext' 'cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%cast6 = zext i12 %bound1 to i14"   --->   Operation 135 'zext' 'cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (5.62ns)   --->   "%bound2 = mul i14 %cast6, %cast5"   --->   Operation 136 'mul' 'bound2' <Predicate = true> <Delay = 5.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (1.36ns)   --->   "%exitcond_mid = icmp eq i5 %tmp, 0" [cnn.cpp:619]   --->   Operation 137 'icmp' 'exitcond_mid' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (1.77ns)   --->   "%exitcond_flatten_mid = icmp eq i10 %bound, 0"   --->   Operation 138 'icmp' 'exitcond_flatten_mid' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn.cpp:616]   --->   Operation 139 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 2> <Delay = 8.73>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i14 [ 0, %2 ], [ %indvar_flatten_next6, %.preheader495.preheader ]"   --->   Operation 140 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%p_s = phi i2 [ 0, %2 ], [ %tmp_101_mid2_v, %.preheader495.preheader ]" [cnn.cpp:633]   --->   Operation 141 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i12 [ 0, %2 ], [ %indvar_flatten_next5, %.preheader495.preheader ]"   --->   Operation 142 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_8 = phi i2 [ 0, %2 ], [ %tmp_104_mid2, %.preheader495.preheader ]" [cnn.cpp:633]   --->   Operation 143 'phi' 'p_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %2 ], [ %indvar_flatten_next, %.preheader495.preheader ]"   --->   Operation 144 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%p_9 = phi i5 [ 0, %2 ], [ %tmp_106_mid2, %.preheader495.preheader ]" [cnn.cpp:641]   --->   Operation 145 'phi' 'p_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_1 = phi i5 [ 0, %2 ], [ %tc_V, %.preheader495.preheader ]"   --->   Operation 146 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%rhs_V = zext i2 %p_s to i6" [cnn.cpp:633]   --->   Operation 147 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_84 = or i2 %p_8, %p_s" [cnn.cpp:626]   --->   Operation 148 'or' 'tmp_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_85 = icmp eq i2 %tmp_84, 0" [cnn.cpp:626]   --->   Operation 149 'icmp' 'tmp_85' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%lhs_V_10 = zext i5 %p_9 to i6" [cnn.cpp:633]   --->   Operation 150 'zext' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.78ns)   --->   "%r_V_23 = add i6 %rhs_V, %lhs_V_10" [cnn.cpp:633]   --->   Operation 151 'add' 'r_V_23' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (2.20ns)   --->   "%exitcond_flatten6 = icmp eq i14 %indvar_flatten5, %bound2"   --->   Operation 152 'icmp' 'exitcond_flatten6' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (1.81ns)   --->   "%indvar_flatten_next6 = add i14 %indvar_flatten5, 1"   --->   Operation 153 'add' 'indvar_flatten_next6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten6, label %.loopexit.loopexit, label %.preheader495.preheader"   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.56ns)   --->   "%i_V = add i2 %p_s, 1" [cnn.cpp:616]   --->   Operation 155 'add' 'i_V' <Predicate = (!exitcond_flatten6)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.99ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten6, %bound1"   --->   Operation 156 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten6)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.99ns)   --->   "%p_8_mid = select i1 %exitcond_flatten, i2 0, i2 %p_8" [cnn.cpp:633]   --->   Operation 157 'select' 'p_8_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.99ns)   --->   "%tmp_101_mid2_v = select i1 %exitcond_flatten, i2 %i_V, i2 %p_s" [cnn.cpp:633]   --->   Operation 158 'select' 'tmp_101_mid2_v' <Predicate = (!exitcond_flatten6)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%rhs_V_8_mid2_cast = zext i2 %tmp_101_mid2_v to i6" [cnn.cpp:633]   --->   Operation 159 'zext' 'rhs_V_8_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.95ns)   --->   "%tmp_103_mid = icmp eq i2 %i_V, 0" [cnn.cpp:626]   --->   Operation 160 'icmp' 'tmp_103_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid2)   --->   "%or_cond_mid2164_v = select i1 %exitcond_flatten, i1 %tmp_103_mid, i1 %tmp_85" [cnn.cpp:626]   --->   Operation 161 'select' 'or_cond_mid2164_v' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_105_mid5)   --->   "%tmp_105_mid_cast = zext i2 %i_V to i6" [cnn.cpp:633]   --->   Operation 162 'zext' 'tmp_105_mid_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_105_mid5)   --->   "%tmp_105_mid3 = select i1 %exitcond_flatten, i6 %tmp_105_mid_cast, i6 %r_V_23" [cnn.cpp:633]   --->   Operation 163 'select' 'tmp_105_mid3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %p_1, %tmp" [cnn.cpp:619]   --->   Operation 164 'icmp' 'exitcond' <Predicate = (!exitcond_flatten6)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid3)   --->   "%exitcond_mid2 = select i1 %exitcond_flatten, i1 %exitcond_mid, i1 %exitcond" [cnn.cpp:619]   --->   Operation 165 'select' 'exitcond_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (1.77ns)   --->   "%exitcond_flatten3 = icmp eq i10 %indvar_flatten, %bound"   --->   Operation 166 'icmp' 'exitcond_flatten3' <Predicate = (!exitcond_flatten6)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.99ns)   --->   "%exitcond_flatten_mid_2 = select i1 %exitcond_flatten, i1 %exitcond_flatten_mid, i1 %exitcond_flatten3"   --->   Operation 167 'select' 'exitcond_flatten_mid_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (1.56ns)   --->   "%j_V = add i2 %p_8_mid, 1" [cnn.cpp:617]   --->   Operation 168 'add' 'j_V' <Predicate = (!exitcond_flatten6)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.97ns)   --->   "%tmp_80 = or i1 %exitcond_flatten_mid_2, %exitcond_flatten"   --->   Operation 169 'or' 'tmp_80' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (1.21ns)   --->   "%p_9_mid = select i1 %tmp_80, i5 0, i5 %p_9" [cnn.cpp:641]   --->   Operation 170 'select' 'p_9_mid' <Predicate = (!exitcond_flatten6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_103_mid1)   --->   "%tmp_102_mid1 = or i2 %j_V, %tmp_101_mid2_v" [cnn.cpp:626]   --->   Operation 171 'or' 'tmp_102_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_103_mid1 = icmp eq i2 %tmp_102_mid1, 0" [cnn.cpp:626]   --->   Operation 172 'icmp' 'tmp_103_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid2)   --->   "%or_cond_mid2_v = select i1 %exitcond_flatten_mid_2, i1 %tmp_103_mid1, i1 %or_cond_mid2164_v" [cnn.cpp:626]   --->   Operation 173 'select' 'or_cond_mid2_v' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond_mid2 = and i1 %or_cond_mid2_v, %tmp_s" [cnn.cpp:626]   --->   Operation 174 'and' 'or_cond_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.99ns)   --->   "%tmp_104_mid2 = select i1 %exitcond_flatten_mid_2, i2 %j_V, i2 %p_8_mid" [cnn.cpp:633]   --->   Operation 175 'select' 'tmp_104_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_105_mid5 = select i1 %exitcond_flatten_mid_2, i6 %rhs_V_8_mid2_cast, i6 %tmp_105_mid3" [cnn.cpp:633]   --->   Operation 176 'select' 'tmp_105_mid5' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.99ns) (out node of the LUT)   --->   "%exitcond_mid3 = select i1 %exitcond_flatten_mid_2, i1 %exitcond_mid, i1 %exitcond_mid2" [cnn.cpp:619]   --->   Operation 177 'select' 'exitcond_mid3' <Predicate = (!exitcond_flatten6)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (1.78ns)   --->   "%tr_V = add i5 %p_9_mid, 1" [cnn.cpp:618]   --->   Operation 178 'add' 'tr_V' <Predicate = (!exitcond_flatten6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_1_mid2)   --->   "%tmp_83 = or i1 %exitcond_mid3, %exitcond_flatten_mid_2" [cnn.cpp:619]   --->   Operation 179 'or' 'tmp_83' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_1_mid2)   --->   "%tmp_116 = or i1 %tmp_83, %exitcond_flatten" [cnn.cpp:619]   --->   Operation 180 'or' 'tmp_116' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (1.21ns) (out node of the LUT)   --->   "%p_1_mid2 = select i1 %tmp_116, i5 0, i5 %p_1" [cnn.cpp:619]   --->   Operation 181 'select' 'p_1_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%lhs_V_10_mid1 = zext i5 %tr_V to i6" [cnn.cpp:633]   --->   Operation 182 'zext' 'lhs_V_10_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.78ns)   --->   "%r_V_25_mid1 = add i6 %rhs_V_8_mid2_cast, %lhs_V_10_mid1" [cnn.cpp:633]   --->   Operation 183 'add' 'r_V_25_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (1.21ns)   --->   "%tmp_106_mid2 = select i1 %exitcond_mid3, i5 %tr_V, i5 %p_9_mid" [cnn.cpp:641]   --->   Operation 184 'select' 'tmp_106_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (1.78ns)   --->   "%tc_V = add i5 %p_1_mid2, 1" [cnn.cpp:619]   --->   Operation 185 'add' 'tc_V' <Predicate = (!exitcond_flatten6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (1.73ns)   --->   "%indvar_flatten_op = add i10 %indvar_flatten, 1"   --->   Operation 186 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.68ns)   --->   "%indvar_flatten_next = select i1 %tmp_80, i10 1, i10 %indvar_flatten_op"   --->   Operation 187 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten6)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (1.54ns)   --->   "%indvar_flatten147_op = add i12 %indvar_flatten6, 1"   --->   Operation 188 'add' 'indvar_flatten147_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.69ns)   --->   "%indvar_flatten_next5 = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten147_op"   --->   Operation 189 'select' 'indvar_flatten_next5' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 3> <Delay = 1.18>
ST_5 : Operation 190 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_105_mid2 = select i1 %exitcond_mid3, i6 %r_V_25_mid1, i6 %tmp_105_mid5" [cnn.cpp:633]   --->   Operation 190 'select' 'tmp_105_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 4> <Delay = 9.63>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%rhs_V_mid2_cast = zext i2 %tmp_104_mid2 to i6" [cnn.cpp:633]   --->   Operation 191 'zext' 'rhs_V_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_105_mid2_cast = zext i6 %tmp_105_mid2 to i11" [cnn.cpp:633]   --->   Operation 192 'zext' 'tmp_105_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (3.36ns)   --->   "%tmp_86 = mul i11 %tmp_105_mid2_cast, 53" [cnn.cpp:633]   --->   Operation 193 'mul' 'tmp_86' <Predicate = (!exitcond_flatten6)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%lhs_V = zext i5 %p_1_mid2 to i6" [cnn.cpp:633]   --->   Operation 194 'zext' 'lhs_V' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (1.78ns)   --->   "%r_V = add i6 %rhs_V_mid2_cast, %lhs_V" [cnn.cpp:633]   --->   Operation 195 'add' 'r_V' <Predicate = (!exitcond_flatten6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_94_cast = zext i6 %r_V to i11" [cnn.cpp:633]   --->   Operation 196 'zext' 'tmp_94_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (3.02ns)   --->   "%tmp_88 = add i11 %tmp_86, %tmp_94_cast" [cnn.cpp:633]   --->   Operation 197 'add' 'tmp_88' <Predicate = (!exitcond_flatten6)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_95_cast = zext i11 %tmp_88 to i64" [cnn.cpp:633]   --->   Operation 198 'zext' 'tmp_95_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%input_buffer_0_addr = getelementptr [2809 x i16]* %input_buffer_0, i64 0, i64 %tmp_95_cast" [cnn.cpp:633]   --->   Operation 199 'getelementptr' 'input_buffer_0_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%input_buffer_1_addr = getelementptr [2809 x i16]* %input_buffer_1, i64 0, i64 %tmp_95_cast" [cnn.cpp:633]   --->   Operation 200 'getelementptr' 'input_buffer_1_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%input_buffer_2_addr = getelementptr [2809 x i16]* %input_buffer_2, i64 0, i64 %tmp_95_cast" [cnn.cpp:633]   --->   Operation 201 'getelementptr' 'input_buffer_2_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%input_buffer_3_addr = getelementptr [2809 x i16]* %input_buffer_3, i64 0, i64 %tmp_95_cast" [cnn.cpp:633]   --->   Operation 202 'getelementptr' 'input_buffer_3_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 203 [2/2] (3.25ns)   --->   "%input_buffer_0_load = load i16* %input_buffer_0_addr, align 2" [cnn.cpp:633]   --->   Operation 203 'load' 'input_buffer_0_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_6 : Operation 204 [2/2] (3.25ns)   --->   "%input_buffer_1_load = load i16* %input_buffer_1_addr, align 2" [cnn.cpp:634]   --->   Operation 204 'load' 'input_buffer_1_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_6 : Operation 205 [2/2] (3.25ns)   --->   "%input_buffer_2_load = load i16* %input_buffer_2_addr, align 2" [cnn.cpp:635]   --->   Operation 205 'load' 'input_buffer_2_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_6 : Operation 206 [2/2] (3.25ns)   --->   "%input_buffer_3_load = load i16* %input_buffer_3_addr, align 2" [cnn.cpp:636]   --->   Operation 206 'load' 'input_buffer_3_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>

State 7 <SV = 5> <Delay = 5.72>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_101_mid2_cast = zext i2 %tmp_101_mid2_v to i5" [cnn.cpp:633]   --->   Operation 207 'zext' 'tmp_101_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_78 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_101_mid2_v, i2 0)" [cnn.cpp:633]   --->   Operation 208 'bitconcatenate' 'tmp_78' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_78 to i5" [cnn.cpp:633]   --->   Operation 209 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_79 = sub i5 %p_shl_cast, %tmp_101_mid2_cast" [cnn.cpp:633]   --->   Operation 210 'sub' 'tmp_79' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_104_mid2_cast = zext i2 %tmp_104_mid2 to i5" [cnn.cpp:633]   --->   Operation 211 'zext' 'tmp_104_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_81 = add i5 %tmp_79, %tmp_104_mid2_cast" [cnn.cpp:633]   --->   Operation 212 'add' 'tmp_81' <Predicate = (!exitcond_flatten6)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_81_cast = sext i5 %tmp_81 to i64" [cnn.cpp:633]   --->   Operation 213 'sext' 'tmp_81_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%weight_buffer_0_0_s = getelementptr [9 x i16]* %weight_buffer_0_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 214 'getelementptr' 'weight_buffer_0_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%weight_buffer_0_1_s = getelementptr [9 x i16]* %weight_buffer_0_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 215 'getelementptr' 'weight_buffer_0_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%weight_buffer_0_2_s = getelementptr [9 x i16]* %weight_buffer_0_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 216 'getelementptr' 'weight_buffer_0_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%weight_buffer_0_3_s = getelementptr [9 x i16]* %weight_buffer_0_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 217 'getelementptr' 'weight_buffer_0_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%weight_buffer_1_0_s = getelementptr [9 x i16]* %weight_buffer_1_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 218 'getelementptr' 'weight_buffer_1_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%weight_buffer_1_1_s = getelementptr [9 x i16]* %weight_buffer_1_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 219 'getelementptr' 'weight_buffer_1_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%weight_buffer_1_2_s = getelementptr [9 x i16]* %weight_buffer_1_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 220 'getelementptr' 'weight_buffer_1_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%weight_buffer_1_3_s = getelementptr [9 x i16]* %weight_buffer_1_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 221 'getelementptr' 'weight_buffer_1_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%weight_buffer_2_0_s = getelementptr [9 x i16]* %weight_buffer_2_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 222 'getelementptr' 'weight_buffer_2_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%weight_buffer_2_1_s = getelementptr [9 x i16]* %weight_buffer_2_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 223 'getelementptr' 'weight_buffer_2_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%weight_buffer_2_2_s = getelementptr [9 x i16]* %weight_buffer_2_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 224 'getelementptr' 'weight_buffer_2_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%weight_buffer_2_3_s = getelementptr [9 x i16]* %weight_buffer_2_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 225 'getelementptr' 'weight_buffer_2_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%weight_buffer_3_0_s = getelementptr [9 x i16]* %weight_buffer_3_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 226 'getelementptr' 'weight_buffer_3_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%weight_buffer_3_1_s = getelementptr [9 x i16]* %weight_buffer_3_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 227 'getelementptr' 'weight_buffer_3_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%weight_buffer_3_2_s = getelementptr [9 x i16]* %weight_buffer_3_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 228 'getelementptr' 'weight_buffer_3_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%weight_buffer_3_3_s = getelementptr [9 x i16]* %weight_buffer_3_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 229 'getelementptr' 'weight_buffer_3_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%weight_buffer_4_0_s = getelementptr [9 x i16]* %weight_buffer_4_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 230 'getelementptr' 'weight_buffer_4_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%weight_buffer_4_1_s = getelementptr [9 x i16]* %weight_buffer_4_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 231 'getelementptr' 'weight_buffer_4_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%weight_buffer_4_2_s = getelementptr [9 x i16]* %weight_buffer_4_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 232 'getelementptr' 'weight_buffer_4_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%weight_buffer_4_3_s = getelementptr [9 x i16]* %weight_buffer_4_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 233 'getelementptr' 'weight_buffer_4_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%weight_buffer_5_0_s = getelementptr [9 x i16]* %weight_buffer_5_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 234 'getelementptr' 'weight_buffer_5_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%weight_buffer_5_1_s = getelementptr [9 x i16]* %weight_buffer_5_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 235 'getelementptr' 'weight_buffer_5_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%weight_buffer_5_2_s = getelementptr [9 x i16]* %weight_buffer_5_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 236 'getelementptr' 'weight_buffer_5_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%weight_buffer_5_3_s = getelementptr [9 x i16]* %weight_buffer_5_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 237 'getelementptr' 'weight_buffer_5_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%weight_buffer_6_0_s = getelementptr [9 x i16]* %weight_buffer_6_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 238 'getelementptr' 'weight_buffer_6_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%weight_buffer_6_1_s = getelementptr [9 x i16]* %weight_buffer_6_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 239 'getelementptr' 'weight_buffer_6_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%weight_buffer_6_2_s = getelementptr [9 x i16]* %weight_buffer_6_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 240 'getelementptr' 'weight_buffer_6_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%weight_buffer_6_3_s = getelementptr [9 x i16]* %weight_buffer_6_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 241 'getelementptr' 'weight_buffer_6_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%weight_buffer_7_0_s = getelementptr [9 x i16]* %weight_buffer_7_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 242 'getelementptr' 'weight_buffer_7_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%weight_buffer_7_1_s = getelementptr [9 x i16]* %weight_buffer_7_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 243 'getelementptr' 'weight_buffer_7_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%weight_buffer_7_2_s = getelementptr [9 x i16]* %weight_buffer_7_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 244 'getelementptr' 'weight_buffer_7_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%weight_buffer_7_3_s = getelementptr [9 x i16]* %weight_buffer_7_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 245 'getelementptr' 'weight_buffer_7_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%weight_buffer_8_0_s = getelementptr [9 x i16]* %weight_buffer_8_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 246 'getelementptr' 'weight_buffer_8_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%weight_buffer_8_1_s = getelementptr [9 x i16]* %weight_buffer_8_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 247 'getelementptr' 'weight_buffer_8_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%weight_buffer_8_2_s = getelementptr [9 x i16]* %weight_buffer_8_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 248 'getelementptr' 'weight_buffer_8_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%weight_buffer_8_3_s = getelementptr [9 x i16]* %weight_buffer_8_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 249 'getelementptr' 'weight_buffer_8_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%weight_buffer_9_0_s = getelementptr [9 x i16]* %weight_buffer_9_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 250 'getelementptr' 'weight_buffer_9_0_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%weight_buffer_9_1_s = getelementptr [9 x i16]* %weight_buffer_9_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 251 'getelementptr' 'weight_buffer_9_1_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%weight_buffer_9_2_s = getelementptr [9 x i16]* %weight_buffer_9_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 252 'getelementptr' 'weight_buffer_9_2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%weight_buffer_9_3_s = getelementptr [9 x i16]* %weight_buffer_9_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 253 'getelementptr' 'weight_buffer_9_3_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%weight_buffer_10_0_2 = getelementptr [9 x i16]* %weight_buffer_10_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 254 'getelementptr' 'weight_buffer_10_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%weight_buffer_10_1_2 = getelementptr [9 x i16]* %weight_buffer_10_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 255 'getelementptr' 'weight_buffer_10_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%weight_buffer_10_2_2 = getelementptr [9 x i16]* %weight_buffer_10_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 256 'getelementptr' 'weight_buffer_10_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%weight_buffer_10_3_2 = getelementptr [9 x i16]* %weight_buffer_10_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 257 'getelementptr' 'weight_buffer_10_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%weight_buffer_11_0_2 = getelementptr [9 x i16]* %weight_buffer_11_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 258 'getelementptr' 'weight_buffer_11_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%weight_buffer_11_1_2 = getelementptr [9 x i16]* %weight_buffer_11_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 259 'getelementptr' 'weight_buffer_11_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%weight_buffer_11_2_2 = getelementptr [9 x i16]* %weight_buffer_11_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 260 'getelementptr' 'weight_buffer_11_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%weight_buffer_11_3_2 = getelementptr [9 x i16]* %weight_buffer_11_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 261 'getelementptr' 'weight_buffer_11_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%weight_buffer_12_0_2 = getelementptr [9 x i16]* %weight_buffer_12_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 262 'getelementptr' 'weight_buffer_12_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%weight_buffer_12_1_2 = getelementptr [9 x i16]* %weight_buffer_12_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 263 'getelementptr' 'weight_buffer_12_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%weight_buffer_12_2_2 = getelementptr [9 x i16]* %weight_buffer_12_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 264 'getelementptr' 'weight_buffer_12_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%weight_buffer_12_3_2 = getelementptr [9 x i16]* %weight_buffer_12_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 265 'getelementptr' 'weight_buffer_12_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%weight_buffer_13_0_2 = getelementptr [9 x i16]* %weight_buffer_13_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 266 'getelementptr' 'weight_buffer_13_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%weight_buffer_13_1_2 = getelementptr [9 x i16]* %weight_buffer_13_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 267 'getelementptr' 'weight_buffer_13_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%weight_buffer_13_2_2 = getelementptr [9 x i16]* %weight_buffer_13_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 268 'getelementptr' 'weight_buffer_13_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%weight_buffer_13_3_2 = getelementptr [9 x i16]* %weight_buffer_13_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 269 'getelementptr' 'weight_buffer_13_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%weight_buffer_14_0_2 = getelementptr [9 x i16]* %weight_buffer_14_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 270 'getelementptr' 'weight_buffer_14_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%weight_buffer_14_1_2 = getelementptr [9 x i16]* %weight_buffer_14_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 271 'getelementptr' 'weight_buffer_14_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%weight_buffer_14_2_2 = getelementptr [9 x i16]* %weight_buffer_14_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 272 'getelementptr' 'weight_buffer_14_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%weight_buffer_14_3_2 = getelementptr [9 x i16]* %weight_buffer_14_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 273 'getelementptr' 'weight_buffer_14_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%weight_buffer_15_0_2 = getelementptr [9 x i16]* %weight_buffer_15_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 274 'getelementptr' 'weight_buffer_15_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%weight_buffer_15_1_2 = getelementptr [9 x i16]* %weight_buffer_15_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 275 'getelementptr' 'weight_buffer_15_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%weight_buffer_15_2_2 = getelementptr [9 x i16]* %weight_buffer_15_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 276 'getelementptr' 'weight_buffer_15_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%weight_buffer_15_3_2 = getelementptr [9 x i16]* %weight_buffer_15_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 277 'getelementptr' 'weight_buffer_15_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%weight_buffer_16_0_2 = getelementptr [9 x i16]* %weight_buffer_16_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 278 'getelementptr' 'weight_buffer_16_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%weight_buffer_16_1_2 = getelementptr [9 x i16]* %weight_buffer_16_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 279 'getelementptr' 'weight_buffer_16_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%weight_buffer_16_2_2 = getelementptr [9 x i16]* %weight_buffer_16_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 280 'getelementptr' 'weight_buffer_16_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%weight_buffer_16_3_2 = getelementptr [9 x i16]* %weight_buffer_16_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 281 'getelementptr' 'weight_buffer_16_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%weight_buffer_17_0_2 = getelementptr [9 x i16]* %weight_buffer_17_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 282 'getelementptr' 'weight_buffer_17_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%weight_buffer_17_1_2 = getelementptr [9 x i16]* %weight_buffer_17_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 283 'getelementptr' 'weight_buffer_17_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%weight_buffer_17_2_2 = getelementptr [9 x i16]* %weight_buffer_17_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 284 'getelementptr' 'weight_buffer_17_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%weight_buffer_17_3_2 = getelementptr [9 x i16]* %weight_buffer_17_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 285 'getelementptr' 'weight_buffer_17_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%weight_buffer_18_0_2 = getelementptr [9 x i16]* %weight_buffer_18_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 286 'getelementptr' 'weight_buffer_18_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%weight_buffer_18_1_2 = getelementptr [9 x i16]* %weight_buffer_18_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 287 'getelementptr' 'weight_buffer_18_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%weight_buffer_18_2_2 = getelementptr [9 x i16]* %weight_buffer_18_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 288 'getelementptr' 'weight_buffer_18_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%weight_buffer_18_3_2 = getelementptr [9 x i16]* %weight_buffer_18_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 289 'getelementptr' 'weight_buffer_18_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%weight_buffer_19_0_2 = getelementptr [9 x i16]* %weight_buffer_19_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 290 'getelementptr' 'weight_buffer_19_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%weight_buffer_19_1_2 = getelementptr [9 x i16]* %weight_buffer_19_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 291 'getelementptr' 'weight_buffer_19_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%weight_buffer_19_2_2 = getelementptr [9 x i16]* %weight_buffer_19_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 292 'getelementptr' 'weight_buffer_19_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%weight_buffer_19_3_2 = getelementptr [9 x i16]* %weight_buffer_19_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 293 'getelementptr' 'weight_buffer_19_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%weight_buffer_20_0_2 = getelementptr [9 x i16]* %weight_buffer_20_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 294 'getelementptr' 'weight_buffer_20_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%weight_buffer_20_1_2 = getelementptr [9 x i16]* %weight_buffer_20_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 295 'getelementptr' 'weight_buffer_20_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%weight_buffer_20_2_2 = getelementptr [9 x i16]* %weight_buffer_20_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 296 'getelementptr' 'weight_buffer_20_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%weight_buffer_20_3_2 = getelementptr [9 x i16]* %weight_buffer_20_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 297 'getelementptr' 'weight_buffer_20_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%weight_buffer_21_0_2 = getelementptr [9 x i16]* %weight_buffer_21_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 298 'getelementptr' 'weight_buffer_21_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%weight_buffer_21_1_2 = getelementptr [9 x i16]* %weight_buffer_21_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 299 'getelementptr' 'weight_buffer_21_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%weight_buffer_21_2_2 = getelementptr [9 x i16]* %weight_buffer_21_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 300 'getelementptr' 'weight_buffer_21_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%weight_buffer_21_3_2 = getelementptr [9 x i16]* %weight_buffer_21_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 301 'getelementptr' 'weight_buffer_21_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%weight_buffer_22_0_2 = getelementptr [9 x i16]* %weight_buffer_22_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 302 'getelementptr' 'weight_buffer_22_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%weight_buffer_22_1_2 = getelementptr [9 x i16]* %weight_buffer_22_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 303 'getelementptr' 'weight_buffer_22_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%weight_buffer_22_2_2 = getelementptr [9 x i16]* %weight_buffer_22_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 304 'getelementptr' 'weight_buffer_22_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%weight_buffer_22_3_2 = getelementptr [9 x i16]* %weight_buffer_22_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 305 'getelementptr' 'weight_buffer_22_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%weight_buffer_23_0_2 = getelementptr [9 x i16]* %weight_buffer_23_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 306 'getelementptr' 'weight_buffer_23_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%weight_buffer_23_1_2 = getelementptr [9 x i16]* %weight_buffer_23_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 307 'getelementptr' 'weight_buffer_23_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%weight_buffer_23_2_2 = getelementptr [9 x i16]* %weight_buffer_23_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 308 'getelementptr' 'weight_buffer_23_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%weight_buffer_23_3_2 = getelementptr [9 x i16]* %weight_buffer_23_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 309 'getelementptr' 'weight_buffer_23_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%weight_buffer_24_0_2 = getelementptr [9 x i16]* %weight_buffer_24_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 310 'getelementptr' 'weight_buffer_24_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%weight_buffer_24_1_2 = getelementptr [9 x i16]* %weight_buffer_24_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 311 'getelementptr' 'weight_buffer_24_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%weight_buffer_24_2_2 = getelementptr [9 x i16]* %weight_buffer_24_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 312 'getelementptr' 'weight_buffer_24_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%weight_buffer_24_3_2 = getelementptr [9 x i16]* %weight_buffer_24_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 313 'getelementptr' 'weight_buffer_24_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%weight_buffer_25_0_2 = getelementptr [9 x i16]* %weight_buffer_25_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 314 'getelementptr' 'weight_buffer_25_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%weight_buffer_25_1_2 = getelementptr [9 x i16]* %weight_buffer_25_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 315 'getelementptr' 'weight_buffer_25_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%weight_buffer_25_2_2 = getelementptr [9 x i16]* %weight_buffer_25_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 316 'getelementptr' 'weight_buffer_25_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%weight_buffer_25_3_2 = getelementptr [9 x i16]* %weight_buffer_25_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 317 'getelementptr' 'weight_buffer_25_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%weight_buffer_26_0_2 = getelementptr [9 x i16]* %weight_buffer_26_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 318 'getelementptr' 'weight_buffer_26_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%weight_buffer_26_1_2 = getelementptr [9 x i16]* %weight_buffer_26_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 319 'getelementptr' 'weight_buffer_26_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%weight_buffer_26_2_2 = getelementptr [9 x i16]* %weight_buffer_26_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 320 'getelementptr' 'weight_buffer_26_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%weight_buffer_26_3_2 = getelementptr [9 x i16]* %weight_buffer_26_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 321 'getelementptr' 'weight_buffer_26_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%weight_buffer_27_0_2 = getelementptr [9 x i16]* %weight_buffer_27_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 322 'getelementptr' 'weight_buffer_27_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%weight_buffer_27_1_2 = getelementptr [9 x i16]* %weight_buffer_27_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 323 'getelementptr' 'weight_buffer_27_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%weight_buffer_27_2_2 = getelementptr [9 x i16]* %weight_buffer_27_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 324 'getelementptr' 'weight_buffer_27_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%weight_buffer_27_3_2 = getelementptr [9 x i16]* %weight_buffer_27_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 325 'getelementptr' 'weight_buffer_27_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%weight_buffer_28_0_2 = getelementptr [9 x i16]* %weight_buffer_28_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 326 'getelementptr' 'weight_buffer_28_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%weight_buffer_28_1_2 = getelementptr [9 x i16]* %weight_buffer_28_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 327 'getelementptr' 'weight_buffer_28_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%weight_buffer_28_2_2 = getelementptr [9 x i16]* %weight_buffer_28_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 328 'getelementptr' 'weight_buffer_28_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%weight_buffer_28_3_2 = getelementptr [9 x i16]* %weight_buffer_28_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 329 'getelementptr' 'weight_buffer_28_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "%weight_buffer_29_0_2 = getelementptr [9 x i16]* %weight_buffer_29_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 330 'getelementptr' 'weight_buffer_29_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%weight_buffer_29_1_2 = getelementptr [9 x i16]* %weight_buffer_29_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 331 'getelementptr' 'weight_buffer_29_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%weight_buffer_29_2_2 = getelementptr [9 x i16]* %weight_buffer_29_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 332 'getelementptr' 'weight_buffer_29_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%weight_buffer_29_3_2 = getelementptr [9 x i16]* %weight_buffer_29_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 333 'getelementptr' 'weight_buffer_29_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%weight_buffer_30_0_2 = getelementptr [9 x i16]* %weight_buffer_30_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 334 'getelementptr' 'weight_buffer_30_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%weight_buffer_30_1_2 = getelementptr [9 x i16]* %weight_buffer_30_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 335 'getelementptr' 'weight_buffer_30_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "%weight_buffer_30_2_2 = getelementptr [9 x i16]* %weight_buffer_30_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 336 'getelementptr' 'weight_buffer_30_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%weight_buffer_30_3_2 = getelementptr [9 x i16]* %weight_buffer_30_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 337 'getelementptr' 'weight_buffer_30_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%weight_buffer_31_0_2 = getelementptr [9 x i16]* %weight_buffer_31_0, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 338 'getelementptr' 'weight_buffer_31_0_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%weight_buffer_31_1_2 = getelementptr [9 x i16]* %weight_buffer_31_1, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 339 'getelementptr' 'weight_buffer_31_1_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%weight_buffer_31_2_2 = getelementptr [9 x i16]* %weight_buffer_31_2, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 340 'getelementptr' 'weight_buffer_31_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%weight_buffer_31_3_2 = getelementptr [9 x i16]* %weight_buffer_31_3, i64 0, i64 %tmp_81_cast" [cnn.cpp:633]   --->   Operation 341 'getelementptr' 'weight_buffer_31_3_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_7 : Operation 342 [2/2] (2.32ns)   --->   "%weight_buffer_0_0_1 = load i16* %weight_buffer_0_0_s, align 2" [cnn.cpp:633]   --->   Operation 342 'load' 'weight_buffer_0_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 343 [1/2] (3.25ns)   --->   "%input_buffer_0_load = load i16* %input_buffer_0_addr, align 2" [cnn.cpp:633]   --->   Operation 343 'load' 'input_buffer_0_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 344 [2/2] (2.32ns)   --->   "%weight_buffer_0_1_1 = load i16* %weight_buffer_0_1_s, align 2" [cnn.cpp:634]   --->   Operation 344 'load' 'weight_buffer_0_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 345 [1/2] (3.25ns)   --->   "%input_buffer_1_load = load i16* %input_buffer_1_addr, align 2" [cnn.cpp:634]   --->   Operation 345 'load' 'input_buffer_1_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 346 [2/2] (2.32ns)   --->   "%weight_buffer_0_2_1 = load i16* %weight_buffer_0_2_s, align 2" [cnn.cpp:635]   --->   Operation 346 'load' 'weight_buffer_0_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 347 [1/2] (3.25ns)   --->   "%input_buffer_2_load = load i16* %input_buffer_2_addr, align 2" [cnn.cpp:635]   --->   Operation 347 'load' 'input_buffer_2_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 348 [2/2] (2.32ns)   --->   "%weight_buffer_0_3_1 = load i16* %weight_buffer_0_3_s, align 2" [cnn.cpp:636]   --->   Operation 348 'load' 'weight_buffer_0_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 349 [1/2] (3.25ns)   --->   "%input_buffer_3_load = load i16* %input_buffer_3_addr, align 2" [cnn.cpp:636]   --->   Operation 349 'load' 'input_buffer_3_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 350 [2/2] (2.32ns)   --->   "%weight_buffer_1_0_1 = load i16* %weight_buffer_1_0_s, align 2" [cnn.cpp:633]   --->   Operation 350 'load' 'weight_buffer_1_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 351 [2/2] (2.32ns)   --->   "%weight_buffer_1_1_1 = load i16* %weight_buffer_1_1_s, align 2" [cnn.cpp:634]   --->   Operation 351 'load' 'weight_buffer_1_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 352 [2/2] (2.32ns)   --->   "%weight_buffer_1_2_1 = load i16* %weight_buffer_1_2_s, align 2" [cnn.cpp:635]   --->   Operation 352 'load' 'weight_buffer_1_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 353 [2/2] (2.32ns)   --->   "%weight_buffer_1_3_1 = load i16* %weight_buffer_1_3_s, align 2" [cnn.cpp:636]   --->   Operation 353 'load' 'weight_buffer_1_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 354 [2/2] (2.32ns)   --->   "%weight_buffer_2_0_1 = load i16* %weight_buffer_2_0_s, align 2" [cnn.cpp:633]   --->   Operation 354 'load' 'weight_buffer_2_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 355 [2/2] (2.32ns)   --->   "%weight_buffer_2_1_1 = load i16* %weight_buffer_2_1_s, align 2" [cnn.cpp:634]   --->   Operation 355 'load' 'weight_buffer_2_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 356 [2/2] (2.32ns)   --->   "%weight_buffer_2_2_1 = load i16* %weight_buffer_2_2_s, align 2" [cnn.cpp:635]   --->   Operation 356 'load' 'weight_buffer_2_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 357 [2/2] (2.32ns)   --->   "%weight_buffer_2_3_1 = load i16* %weight_buffer_2_3_s, align 2" [cnn.cpp:636]   --->   Operation 357 'load' 'weight_buffer_2_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 358 [2/2] (2.32ns)   --->   "%weight_buffer_3_0_1 = load i16* %weight_buffer_3_0_s, align 2" [cnn.cpp:633]   --->   Operation 358 'load' 'weight_buffer_3_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 359 [2/2] (2.32ns)   --->   "%weight_buffer_3_1_1 = load i16* %weight_buffer_3_1_s, align 2" [cnn.cpp:634]   --->   Operation 359 'load' 'weight_buffer_3_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 360 [2/2] (2.32ns)   --->   "%weight_buffer_3_2_1 = load i16* %weight_buffer_3_2_s, align 2" [cnn.cpp:635]   --->   Operation 360 'load' 'weight_buffer_3_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 361 [2/2] (2.32ns)   --->   "%weight_buffer_3_3_1 = load i16* %weight_buffer_3_3_s, align 2" [cnn.cpp:636]   --->   Operation 361 'load' 'weight_buffer_3_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 362 [2/2] (2.32ns)   --->   "%weight_buffer_4_0_1 = load i16* %weight_buffer_4_0_s, align 2" [cnn.cpp:633]   --->   Operation 362 'load' 'weight_buffer_4_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 363 [2/2] (2.32ns)   --->   "%weight_buffer_4_1_1 = load i16* %weight_buffer_4_1_s, align 2" [cnn.cpp:634]   --->   Operation 363 'load' 'weight_buffer_4_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 364 [2/2] (2.32ns)   --->   "%weight_buffer_4_2_1 = load i16* %weight_buffer_4_2_s, align 2" [cnn.cpp:635]   --->   Operation 364 'load' 'weight_buffer_4_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 365 [2/2] (2.32ns)   --->   "%weight_buffer_4_3_1 = load i16* %weight_buffer_4_3_s, align 2" [cnn.cpp:636]   --->   Operation 365 'load' 'weight_buffer_4_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 366 [2/2] (2.32ns)   --->   "%weight_buffer_5_0_1 = load i16* %weight_buffer_5_0_s, align 2" [cnn.cpp:633]   --->   Operation 366 'load' 'weight_buffer_5_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 367 [2/2] (2.32ns)   --->   "%weight_buffer_5_1_1 = load i16* %weight_buffer_5_1_s, align 2" [cnn.cpp:634]   --->   Operation 367 'load' 'weight_buffer_5_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 368 [2/2] (2.32ns)   --->   "%weight_buffer_5_2_1 = load i16* %weight_buffer_5_2_s, align 2" [cnn.cpp:635]   --->   Operation 368 'load' 'weight_buffer_5_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 369 [2/2] (2.32ns)   --->   "%weight_buffer_5_3_1 = load i16* %weight_buffer_5_3_s, align 2" [cnn.cpp:636]   --->   Operation 369 'load' 'weight_buffer_5_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 370 [2/2] (2.32ns)   --->   "%weight_buffer_6_0_1 = load i16* %weight_buffer_6_0_s, align 2" [cnn.cpp:633]   --->   Operation 370 'load' 'weight_buffer_6_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 371 [2/2] (2.32ns)   --->   "%weight_buffer_6_1_1 = load i16* %weight_buffer_6_1_s, align 2" [cnn.cpp:634]   --->   Operation 371 'load' 'weight_buffer_6_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 372 [2/2] (2.32ns)   --->   "%weight_buffer_6_2_1 = load i16* %weight_buffer_6_2_s, align 2" [cnn.cpp:635]   --->   Operation 372 'load' 'weight_buffer_6_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 373 [2/2] (2.32ns)   --->   "%weight_buffer_6_3_1 = load i16* %weight_buffer_6_3_s, align 2" [cnn.cpp:636]   --->   Operation 373 'load' 'weight_buffer_6_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 374 [2/2] (2.32ns)   --->   "%weight_buffer_7_0_1 = load i16* %weight_buffer_7_0_s, align 2" [cnn.cpp:633]   --->   Operation 374 'load' 'weight_buffer_7_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 375 [2/2] (2.32ns)   --->   "%weight_buffer_7_1_1 = load i16* %weight_buffer_7_1_s, align 2" [cnn.cpp:634]   --->   Operation 375 'load' 'weight_buffer_7_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 376 [2/2] (2.32ns)   --->   "%weight_buffer_7_2_1 = load i16* %weight_buffer_7_2_s, align 2" [cnn.cpp:635]   --->   Operation 376 'load' 'weight_buffer_7_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 377 [2/2] (2.32ns)   --->   "%weight_buffer_7_3_1 = load i16* %weight_buffer_7_3_s, align 2" [cnn.cpp:636]   --->   Operation 377 'load' 'weight_buffer_7_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 378 [2/2] (2.32ns)   --->   "%weight_buffer_8_0_1 = load i16* %weight_buffer_8_0_s, align 2" [cnn.cpp:633]   --->   Operation 378 'load' 'weight_buffer_8_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 379 [2/2] (2.32ns)   --->   "%weight_buffer_8_1_1 = load i16* %weight_buffer_8_1_s, align 2" [cnn.cpp:634]   --->   Operation 379 'load' 'weight_buffer_8_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 380 [2/2] (2.32ns)   --->   "%weight_buffer_8_2_1 = load i16* %weight_buffer_8_2_s, align 2" [cnn.cpp:635]   --->   Operation 380 'load' 'weight_buffer_8_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 381 [2/2] (2.32ns)   --->   "%weight_buffer_8_3_1 = load i16* %weight_buffer_8_3_s, align 2" [cnn.cpp:636]   --->   Operation 381 'load' 'weight_buffer_8_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 382 [2/2] (2.32ns)   --->   "%weight_buffer_9_0_1 = load i16* %weight_buffer_9_0_s, align 2" [cnn.cpp:633]   --->   Operation 382 'load' 'weight_buffer_9_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 383 [2/2] (2.32ns)   --->   "%weight_buffer_9_1_1 = load i16* %weight_buffer_9_1_s, align 2" [cnn.cpp:634]   --->   Operation 383 'load' 'weight_buffer_9_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 384 [2/2] (2.32ns)   --->   "%weight_buffer_9_2_1 = load i16* %weight_buffer_9_2_s, align 2" [cnn.cpp:635]   --->   Operation 384 'load' 'weight_buffer_9_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 385 [2/2] (2.32ns)   --->   "%weight_buffer_9_3_1 = load i16* %weight_buffer_9_3_s, align 2" [cnn.cpp:636]   --->   Operation 385 'load' 'weight_buffer_9_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 386 [2/2] (2.32ns)   --->   "%weight_buffer_10_0_3 = load i16* %weight_buffer_10_0_2, align 2" [cnn.cpp:633]   --->   Operation 386 'load' 'weight_buffer_10_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 387 [2/2] (2.32ns)   --->   "%weight_buffer_10_1_3 = load i16* %weight_buffer_10_1_2, align 2" [cnn.cpp:634]   --->   Operation 387 'load' 'weight_buffer_10_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 388 [2/2] (2.32ns)   --->   "%weight_buffer_10_2_3 = load i16* %weight_buffer_10_2_2, align 2" [cnn.cpp:635]   --->   Operation 388 'load' 'weight_buffer_10_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 389 [2/2] (2.32ns)   --->   "%weight_buffer_10_3_3 = load i16* %weight_buffer_10_3_2, align 2" [cnn.cpp:636]   --->   Operation 389 'load' 'weight_buffer_10_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 390 [2/2] (2.32ns)   --->   "%weight_buffer_11_0_3 = load i16* %weight_buffer_11_0_2, align 2" [cnn.cpp:633]   --->   Operation 390 'load' 'weight_buffer_11_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 391 [2/2] (2.32ns)   --->   "%weight_buffer_11_1_3 = load i16* %weight_buffer_11_1_2, align 2" [cnn.cpp:634]   --->   Operation 391 'load' 'weight_buffer_11_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 392 [2/2] (2.32ns)   --->   "%weight_buffer_11_2_3 = load i16* %weight_buffer_11_2_2, align 2" [cnn.cpp:635]   --->   Operation 392 'load' 'weight_buffer_11_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 393 [2/2] (2.32ns)   --->   "%weight_buffer_11_3_3 = load i16* %weight_buffer_11_3_2, align 2" [cnn.cpp:636]   --->   Operation 393 'load' 'weight_buffer_11_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 394 [2/2] (2.32ns)   --->   "%weight_buffer_12_0_3 = load i16* %weight_buffer_12_0_2, align 2" [cnn.cpp:633]   --->   Operation 394 'load' 'weight_buffer_12_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 395 [2/2] (2.32ns)   --->   "%weight_buffer_12_1_3 = load i16* %weight_buffer_12_1_2, align 2" [cnn.cpp:634]   --->   Operation 395 'load' 'weight_buffer_12_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 396 [2/2] (2.32ns)   --->   "%weight_buffer_12_2_3 = load i16* %weight_buffer_12_2_2, align 2" [cnn.cpp:635]   --->   Operation 396 'load' 'weight_buffer_12_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 397 [2/2] (2.32ns)   --->   "%weight_buffer_12_3_3 = load i16* %weight_buffer_12_3_2, align 2" [cnn.cpp:636]   --->   Operation 397 'load' 'weight_buffer_12_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 398 [2/2] (2.32ns)   --->   "%weight_buffer_13_0_3 = load i16* %weight_buffer_13_0_2, align 2" [cnn.cpp:633]   --->   Operation 398 'load' 'weight_buffer_13_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 399 [2/2] (2.32ns)   --->   "%weight_buffer_13_1_3 = load i16* %weight_buffer_13_1_2, align 2" [cnn.cpp:634]   --->   Operation 399 'load' 'weight_buffer_13_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 400 [2/2] (2.32ns)   --->   "%weight_buffer_13_2_3 = load i16* %weight_buffer_13_2_2, align 2" [cnn.cpp:635]   --->   Operation 400 'load' 'weight_buffer_13_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 401 [2/2] (2.32ns)   --->   "%weight_buffer_13_3_3 = load i16* %weight_buffer_13_3_2, align 2" [cnn.cpp:636]   --->   Operation 401 'load' 'weight_buffer_13_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 402 [2/2] (2.32ns)   --->   "%weight_buffer_14_0_3 = load i16* %weight_buffer_14_0_2, align 2" [cnn.cpp:633]   --->   Operation 402 'load' 'weight_buffer_14_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 403 [2/2] (2.32ns)   --->   "%weight_buffer_14_1_3 = load i16* %weight_buffer_14_1_2, align 2" [cnn.cpp:634]   --->   Operation 403 'load' 'weight_buffer_14_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 404 [2/2] (2.32ns)   --->   "%weight_buffer_14_2_3 = load i16* %weight_buffer_14_2_2, align 2" [cnn.cpp:635]   --->   Operation 404 'load' 'weight_buffer_14_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 405 [2/2] (2.32ns)   --->   "%weight_buffer_14_3_3 = load i16* %weight_buffer_14_3_2, align 2" [cnn.cpp:636]   --->   Operation 405 'load' 'weight_buffer_14_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 406 [2/2] (2.32ns)   --->   "%weight_buffer_15_0_3 = load i16* %weight_buffer_15_0_2, align 2" [cnn.cpp:633]   --->   Operation 406 'load' 'weight_buffer_15_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 407 [2/2] (2.32ns)   --->   "%weight_buffer_15_1_3 = load i16* %weight_buffer_15_1_2, align 2" [cnn.cpp:634]   --->   Operation 407 'load' 'weight_buffer_15_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 408 [2/2] (2.32ns)   --->   "%weight_buffer_15_2_3 = load i16* %weight_buffer_15_2_2, align 2" [cnn.cpp:635]   --->   Operation 408 'load' 'weight_buffer_15_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 409 [2/2] (2.32ns)   --->   "%weight_buffer_15_3_3 = load i16* %weight_buffer_15_3_2, align 2" [cnn.cpp:636]   --->   Operation 409 'load' 'weight_buffer_15_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 410 [2/2] (2.32ns)   --->   "%weight_buffer_16_0_3 = load i16* %weight_buffer_16_0_2, align 2" [cnn.cpp:633]   --->   Operation 410 'load' 'weight_buffer_16_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 411 [2/2] (2.32ns)   --->   "%weight_buffer_16_1_3 = load i16* %weight_buffer_16_1_2, align 2" [cnn.cpp:634]   --->   Operation 411 'load' 'weight_buffer_16_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 412 [2/2] (2.32ns)   --->   "%weight_buffer_16_2_3 = load i16* %weight_buffer_16_2_2, align 2" [cnn.cpp:635]   --->   Operation 412 'load' 'weight_buffer_16_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 413 [2/2] (2.32ns)   --->   "%weight_buffer_16_3_3 = load i16* %weight_buffer_16_3_2, align 2" [cnn.cpp:636]   --->   Operation 413 'load' 'weight_buffer_16_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 414 [2/2] (2.32ns)   --->   "%weight_buffer_17_0_3 = load i16* %weight_buffer_17_0_2, align 2" [cnn.cpp:633]   --->   Operation 414 'load' 'weight_buffer_17_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 415 [2/2] (2.32ns)   --->   "%weight_buffer_17_1_3 = load i16* %weight_buffer_17_1_2, align 2" [cnn.cpp:634]   --->   Operation 415 'load' 'weight_buffer_17_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 416 [2/2] (2.32ns)   --->   "%weight_buffer_17_2_3 = load i16* %weight_buffer_17_2_2, align 2" [cnn.cpp:635]   --->   Operation 416 'load' 'weight_buffer_17_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 417 [2/2] (2.32ns)   --->   "%weight_buffer_17_3_3 = load i16* %weight_buffer_17_3_2, align 2" [cnn.cpp:636]   --->   Operation 417 'load' 'weight_buffer_17_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 418 [2/2] (2.32ns)   --->   "%weight_buffer_18_0_3 = load i16* %weight_buffer_18_0_2, align 2" [cnn.cpp:633]   --->   Operation 418 'load' 'weight_buffer_18_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 419 [2/2] (2.32ns)   --->   "%weight_buffer_18_1_3 = load i16* %weight_buffer_18_1_2, align 2" [cnn.cpp:634]   --->   Operation 419 'load' 'weight_buffer_18_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 420 [2/2] (2.32ns)   --->   "%weight_buffer_18_2_3 = load i16* %weight_buffer_18_2_2, align 2" [cnn.cpp:635]   --->   Operation 420 'load' 'weight_buffer_18_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 421 [2/2] (2.32ns)   --->   "%weight_buffer_18_3_3 = load i16* %weight_buffer_18_3_2, align 2" [cnn.cpp:636]   --->   Operation 421 'load' 'weight_buffer_18_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 422 [2/2] (2.32ns)   --->   "%weight_buffer_19_0_3 = load i16* %weight_buffer_19_0_2, align 2" [cnn.cpp:633]   --->   Operation 422 'load' 'weight_buffer_19_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 423 [2/2] (2.32ns)   --->   "%weight_buffer_19_1_3 = load i16* %weight_buffer_19_1_2, align 2" [cnn.cpp:634]   --->   Operation 423 'load' 'weight_buffer_19_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 424 [2/2] (2.32ns)   --->   "%weight_buffer_19_2_3 = load i16* %weight_buffer_19_2_2, align 2" [cnn.cpp:635]   --->   Operation 424 'load' 'weight_buffer_19_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 425 [2/2] (2.32ns)   --->   "%weight_buffer_19_3_3 = load i16* %weight_buffer_19_3_2, align 2" [cnn.cpp:636]   --->   Operation 425 'load' 'weight_buffer_19_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 426 [2/2] (2.32ns)   --->   "%weight_buffer_20_0_3 = load i16* %weight_buffer_20_0_2, align 2" [cnn.cpp:633]   --->   Operation 426 'load' 'weight_buffer_20_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 427 [2/2] (2.32ns)   --->   "%weight_buffer_20_1_3 = load i16* %weight_buffer_20_1_2, align 2" [cnn.cpp:634]   --->   Operation 427 'load' 'weight_buffer_20_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 428 [2/2] (2.32ns)   --->   "%weight_buffer_20_2_3 = load i16* %weight_buffer_20_2_2, align 2" [cnn.cpp:635]   --->   Operation 428 'load' 'weight_buffer_20_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 429 [2/2] (2.32ns)   --->   "%weight_buffer_20_3_3 = load i16* %weight_buffer_20_3_2, align 2" [cnn.cpp:636]   --->   Operation 429 'load' 'weight_buffer_20_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 430 [2/2] (2.32ns)   --->   "%weight_buffer_21_0_3 = load i16* %weight_buffer_21_0_2, align 2" [cnn.cpp:633]   --->   Operation 430 'load' 'weight_buffer_21_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 431 [2/2] (2.32ns)   --->   "%weight_buffer_21_1_3 = load i16* %weight_buffer_21_1_2, align 2" [cnn.cpp:634]   --->   Operation 431 'load' 'weight_buffer_21_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 432 [2/2] (2.32ns)   --->   "%weight_buffer_21_2_3 = load i16* %weight_buffer_21_2_2, align 2" [cnn.cpp:635]   --->   Operation 432 'load' 'weight_buffer_21_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 433 [2/2] (2.32ns)   --->   "%weight_buffer_21_3_3 = load i16* %weight_buffer_21_3_2, align 2" [cnn.cpp:636]   --->   Operation 433 'load' 'weight_buffer_21_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 434 [2/2] (2.32ns)   --->   "%weight_buffer_22_0_3 = load i16* %weight_buffer_22_0_2, align 2" [cnn.cpp:633]   --->   Operation 434 'load' 'weight_buffer_22_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 435 [2/2] (2.32ns)   --->   "%weight_buffer_22_1_3 = load i16* %weight_buffer_22_1_2, align 2" [cnn.cpp:634]   --->   Operation 435 'load' 'weight_buffer_22_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 436 [2/2] (2.32ns)   --->   "%weight_buffer_22_2_3 = load i16* %weight_buffer_22_2_2, align 2" [cnn.cpp:635]   --->   Operation 436 'load' 'weight_buffer_22_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 437 [2/2] (2.32ns)   --->   "%weight_buffer_22_3_3 = load i16* %weight_buffer_22_3_2, align 2" [cnn.cpp:636]   --->   Operation 437 'load' 'weight_buffer_22_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 438 [2/2] (2.32ns)   --->   "%weight_buffer_23_0_3 = load i16* %weight_buffer_23_0_2, align 2" [cnn.cpp:633]   --->   Operation 438 'load' 'weight_buffer_23_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 439 [2/2] (2.32ns)   --->   "%weight_buffer_23_1_3 = load i16* %weight_buffer_23_1_2, align 2" [cnn.cpp:634]   --->   Operation 439 'load' 'weight_buffer_23_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 440 [2/2] (2.32ns)   --->   "%weight_buffer_23_2_3 = load i16* %weight_buffer_23_2_2, align 2" [cnn.cpp:635]   --->   Operation 440 'load' 'weight_buffer_23_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 441 [2/2] (2.32ns)   --->   "%weight_buffer_23_3_3 = load i16* %weight_buffer_23_3_2, align 2" [cnn.cpp:636]   --->   Operation 441 'load' 'weight_buffer_23_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 442 [2/2] (2.32ns)   --->   "%weight_buffer_24_0_3 = load i16* %weight_buffer_24_0_2, align 2" [cnn.cpp:633]   --->   Operation 442 'load' 'weight_buffer_24_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 443 [2/2] (2.32ns)   --->   "%weight_buffer_24_1_3 = load i16* %weight_buffer_24_1_2, align 2" [cnn.cpp:634]   --->   Operation 443 'load' 'weight_buffer_24_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 444 [2/2] (2.32ns)   --->   "%weight_buffer_24_2_3 = load i16* %weight_buffer_24_2_2, align 2" [cnn.cpp:635]   --->   Operation 444 'load' 'weight_buffer_24_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 445 [2/2] (2.32ns)   --->   "%weight_buffer_24_3_3 = load i16* %weight_buffer_24_3_2, align 2" [cnn.cpp:636]   --->   Operation 445 'load' 'weight_buffer_24_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 446 [2/2] (2.32ns)   --->   "%weight_buffer_25_0_3 = load i16* %weight_buffer_25_0_2, align 2" [cnn.cpp:633]   --->   Operation 446 'load' 'weight_buffer_25_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 447 [2/2] (2.32ns)   --->   "%weight_buffer_25_1_3 = load i16* %weight_buffer_25_1_2, align 2" [cnn.cpp:634]   --->   Operation 447 'load' 'weight_buffer_25_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 448 [2/2] (2.32ns)   --->   "%weight_buffer_25_2_3 = load i16* %weight_buffer_25_2_2, align 2" [cnn.cpp:635]   --->   Operation 448 'load' 'weight_buffer_25_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 449 [2/2] (2.32ns)   --->   "%weight_buffer_25_3_3 = load i16* %weight_buffer_25_3_2, align 2" [cnn.cpp:636]   --->   Operation 449 'load' 'weight_buffer_25_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 450 [2/2] (2.32ns)   --->   "%weight_buffer_26_0_3 = load i16* %weight_buffer_26_0_2, align 2" [cnn.cpp:633]   --->   Operation 450 'load' 'weight_buffer_26_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 451 [2/2] (2.32ns)   --->   "%weight_buffer_26_1_3 = load i16* %weight_buffer_26_1_2, align 2" [cnn.cpp:634]   --->   Operation 451 'load' 'weight_buffer_26_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 452 [2/2] (2.32ns)   --->   "%weight_buffer_26_2_3 = load i16* %weight_buffer_26_2_2, align 2" [cnn.cpp:635]   --->   Operation 452 'load' 'weight_buffer_26_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 453 [2/2] (2.32ns)   --->   "%weight_buffer_26_3_3 = load i16* %weight_buffer_26_3_2, align 2" [cnn.cpp:636]   --->   Operation 453 'load' 'weight_buffer_26_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 454 [2/2] (2.32ns)   --->   "%weight_buffer_27_0_3 = load i16* %weight_buffer_27_0_2, align 2" [cnn.cpp:633]   --->   Operation 454 'load' 'weight_buffer_27_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 455 [2/2] (2.32ns)   --->   "%weight_buffer_27_1_3 = load i16* %weight_buffer_27_1_2, align 2" [cnn.cpp:634]   --->   Operation 455 'load' 'weight_buffer_27_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 456 [2/2] (2.32ns)   --->   "%weight_buffer_27_2_3 = load i16* %weight_buffer_27_2_2, align 2" [cnn.cpp:635]   --->   Operation 456 'load' 'weight_buffer_27_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 457 [2/2] (2.32ns)   --->   "%weight_buffer_27_3_3 = load i16* %weight_buffer_27_3_2, align 2" [cnn.cpp:636]   --->   Operation 457 'load' 'weight_buffer_27_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 458 [2/2] (2.32ns)   --->   "%weight_buffer_28_0_3 = load i16* %weight_buffer_28_0_2, align 2" [cnn.cpp:633]   --->   Operation 458 'load' 'weight_buffer_28_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 459 [2/2] (2.32ns)   --->   "%weight_buffer_28_1_3 = load i16* %weight_buffer_28_1_2, align 2" [cnn.cpp:634]   --->   Operation 459 'load' 'weight_buffer_28_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 460 [2/2] (2.32ns)   --->   "%weight_buffer_28_2_3 = load i16* %weight_buffer_28_2_2, align 2" [cnn.cpp:635]   --->   Operation 460 'load' 'weight_buffer_28_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 461 [2/2] (2.32ns)   --->   "%weight_buffer_28_3_3 = load i16* %weight_buffer_28_3_2, align 2" [cnn.cpp:636]   --->   Operation 461 'load' 'weight_buffer_28_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 462 [2/2] (2.32ns)   --->   "%weight_buffer_29_0_3 = load i16* %weight_buffer_29_0_2, align 2" [cnn.cpp:633]   --->   Operation 462 'load' 'weight_buffer_29_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 463 [2/2] (2.32ns)   --->   "%weight_buffer_29_1_3 = load i16* %weight_buffer_29_1_2, align 2" [cnn.cpp:634]   --->   Operation 463 'load' 'weight_buffer_29_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 464 [2/2] (2.32ns)   --->   "%weight_buffer_29_2_3 = load i16* %weight_buffer_29_2_2, align 2" [cnn.cpp:635]   --->   Operation 464 'load' 'weight_buffer_29_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 465 [2/2] (2.32ns)   --->   "%weight_buffer_29_3_3 = load i16* %weight_buffer_29_3_2, align 2" [cnn.cpp:636]   --->   Operation 465 'load' 'weight_buffer_29_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 466 [2/2] (2.32ns)   --->   "%weight_buffer_30_0_3 = load i16* %weight_buffer_30_0_2, align 2" [cnn.cpp:633]   --->   Operation 466 'load' 'weight_buffer_30_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 467 [2/2] (2.32ns)   --->   "%weight_buffer_30_1_3 = load i16* %weight_buffer_30_1_2, align 2" [cnn.cpp:634]   --->   Operation 467 'load' 'weight_buffer_30_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 468 [2/2] (2.32ns)   --->   "%weight_buffer_30_2_3 = load i16* %weight_buffer_30_2_2, align 2" [cnn.cpp:635]   --->   Operation 468 'load' 'weight_buffer_30_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 469 [2/2] (2.32ns)   --->   "%weight_buffer_30_3_3 = load i16* %weight_buffer_30_3_2, align 2" [cnn.cpp:636]   --->   Operation 469 'load' 'weight_buffer_30_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 470 [2/2] (2.32ns)   --->   "%weight_buffer_31_0_3 = load i16* %weight_buffer_31_0_2, align 2" [cnn.cpp:633]   --->   Operation 470 'load' 'weight_buffer_31_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 471 [2/2] (2.32ns)   --->   "%weight_buffer_31_1_3 = load i16* %weight_buffer_31_1_2, align 2" [cnn.cpp:634]   --->   Operation 471 'load' 'weight_buffer_31_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 472 [2/2] (2.32ns)   --->   "%weight_buffer_31_2_3 = load i16* %weight_buffer_31_2_2, align 2" [cnn.cpp:635]   --->   Operation 472 'load' 'weight_buffer_31_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_7 : Operation 473 [2/2] (2.32ns)   --->   "%weight_buffer_31_3_3 = load i16* %weight_buffer_31_3_2, align 2" [cnn.cpp:636]   --->   Operation 473 'load' 'weight_buffer_31_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>

State 8 <SV = 6> <Delay = 9.63>
ST_8 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_106_mid2_cast = zext i5 %tmp_106_mid2 to i10" [cnn.cpp:641]   --->   Operation 474 'zext' 'tmp_106_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 475 [1/1] (3.36ns)   --->   "%tmp_87 = mul i10 %tmp_106_mid2_cast, 26" [cnn.cpp:641]   --->   Operation 475 'mul' 'tmp_87' <Predicate = (!exitcond_flatten6)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_96_cast = zext i5 %p_1_mid2 to i10" [cnn.cpp:619]   --->   Operation 476 'zext' 'tmp_96_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 477 [1/1] (3.02ns)   --->   "%tmp_89 = add i10 %tmp_87, %tmp_96_cast" [cnn.cpp:641]   --->   Operation 477 'add' 'tmp_89' <Predicate = (!exitcond_flatten6)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i10 %tmp_89 to i64" [cnn.cpp:641]   --->   Operation 478 'zext' 'tmp_97_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%output_buffer_0_add = getelementptr [676 x i32]* %output_buffer_0, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 479 'getelementptr' 'output_buffer_0_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%output_buffer_1_add = getelementptr [676 x i32]* %output_buffer_1, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 480 'getelementptr' 'output_buffer_1_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%output_buffer_2_add = getelementptr [676 x i32]* %output_buffer_2, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 481 'getelementptr' 'output_buffer_2_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "%output_buffer_3_add = getelementptr [676 x i32]* %output_buffer_3, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 482 'getelementptr' 'output_buffer_3_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%output_buffer_4_add = getelementptr [676 x i32]* %output_buffer_4, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 483 'getelementptr' 'output_buffer_4_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (0.00ns)   --->   "%output_buffer_5_add = getelementptr [676 x i32]* %output_buffer_5, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 484 'getelementptr' 'output_buffer_5_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%output_buffer_6_add = getelementptr [676 x i32]* %output_buffer_6, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 485 'getelementptr' 'output_buffer_6_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%output_buffer_7_add = getelementptr [676 x i32]* %output_buffer_7, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 486 'getelementptr' 'output_buffer_7_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (0.00ns)   --->   "%output_buffer_8_add = getelementptr [676 x i32]* %output_buffer_8, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 487 'getelementptr' 'output_buffer_8_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 488 [1/1] (0.00ns)   --->   "%output_buffer_9_add = getelementptr [676 x i32]* %output_buffer_9, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 488 'getelementptr' 'output_buffer_9_add' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 489 [1/1] (0.00ns)   --->   "%output_buffer_10_ad = getelementptr [676 x i32]* %output_buffer_10, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 489 'getelementptr' 'output_buffer_10_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%output_buffer_11_ad = getelementptr [676 x i32]* %output_buffer_11, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 490 'getelementptr' 'output_buffer_11_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (0.00ns)   --->   "%output_buffer_12_ad = getelementptr [676 x i32]* %output_buffer_12, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 491 'getelementptr' 'output_buffer_12_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%output_buffer_13_ad = getelementptr [676 x i32]* %output_buffer_13, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 492 'getelementptr' 'output_buffer_13_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "%output_buffer_14_ad = getelementptr [676 x i32]* %output_buffer_14, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 493 'getelementptr' 'output_buffer_14_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%output_buffer_15_ad = getelementptr [676 x i32]* %output_buffer_15, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 494 'getelementptr' 'output_buffer_15_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%output_buffer_16_ad = getelementptr [676 x i32]* %output_buffer_16, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 495 'getelementptr' 'output_buffer_16_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "%output_buffer_17_ad = getelementptr [676 x i32]* %output_buffer_17, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 496 'getelementptr' 'output_buffer_17_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (0.00ns)   --->   "%output_buffer_18_ad = getelementptr [676 x i32]* %output_buffer_18, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 497 'getelementptr' 'output_buffer_18_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 498 [1/1] (0.00ns)   --->   "%output_buffer_19_ad = getelementptr [676 x i32]* %output_buffer_19, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 498 'getelementptr' 'output_buffer_19_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 499 [1/1] (0.00ns)   --->   "%output_buffer_20_ad = getelementptr [676 x i32]* %output_buffer_20, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 499 'getelementptr' 'output_buffer_20_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 500 [1/1] (0.00ns)   --->   "%output_buffer_21_ad = getelementptr [676 x i32]* %output_buffer_21, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 500 'getelementptr' 'output_buffer_21_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 501 [1/1] (0.00ns)   --->   "%output_buffer_22_ad = getelementptr [676 x i32]* %output_buffer_22, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 501 'getelementptr' 'output_buffer_22_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 502 [1/1] (0.00ns)   --->   "%output_buffer_23_ad = getelementptr [676 x i32]* %output_buffer_23, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 502 'getelementptr' 'output_buffer_23_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 503 [1/1] (0.00ns)   --->   "%output_buffer_24_ad = getelementptr [676 x i32]* %output_buffer_24, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 503 'getelementptr' 'output_buffer_24_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 504 [1/1] (0.00ns)   --->   "%output_buffer_25_ad = getelementptr [676 x i32]* %output_buffer_25, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 504 'getelementptr' 'output_buffer_25_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 505 [1/1] (0.00ns)   --->   "%output_buffer_26_ad = getelementptr [676 x i32]* %output_buffer_26, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 505 'getelementptr' 'output_buffer_26_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 506 [1/1] (0.00ns)   --->   "%output_buffer_27_ad = getelementptr [676 x i32]* %output_buffer_27, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 506 'getelementptr' 'output_buffer_27_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%output_buffer_28_ad = getelementptr [676 x i32]* %output_buffer_28, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 507 'getelementptr' 'output_buffer_28_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 508 [1/1] (0.00ns)   --->   "%output_buffer_29_ad = getelementptr [676 x i32]* %output_buffer_29, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 508 'getelementptr' 'output_buffer_29_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%output_buffer_30_ad = getelementptr [676 x i32]* %output_buffer_30, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 509 'getelementptr' 'output_buffer_30_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "%output_buffer_31_ad = getelementptr [676 x i32]* %output_buffer_31, i64 0, i64 %tmp_97_cast" [cnn.cpp:641]   --->   Operation 510 'getelementptr' 'output_buffer_31_ad' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 511 [2/2] (3.25ns)   --->   "%output_buffer_0_loa = load i32* %output_buffer_0_add, align 4" [cnn.cpp:631]   --->   Operation 511 'load' 'output_buffer_0_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 512 [1/2] (2.32ns)   --->   "%weight_buffer_0_0_1 = load i16* %weight_buffer_0_0_s, align 2" [cnn.cpp:633]   --->   Operation 512 'load' 'weight_buffer_0_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_90 = sext i16 %weight_buffer_0_0_1 to i32" [cnn.cpp:633]   --->   Operation 513 'sext' 'tmp_90' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_91 = sext i16 %input_buffer_0_load to i32" [cnn.cpp:633]   --->   Operation 514 'sext' 'tmp_91' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 515 [1/1] (6.38ns)   --->   "%tmp_92 = mul nsw i32 %tmp_90, %tmp_91" [cnn.cpp:633]   --->   Operation 515 'mul' 'tmp_92' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 516 [1/2] (2.32ns)   --->   "%weight_buffer_0_1_1 = load i16* %weight_buffer_0_1_s, align 2" [cnn.cpp:634]   --->   Operation 516 'load' 'weight_buffer_0_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_94 = sext i16 %weight_buffer_0_1_1 to i32" [cnn.cpp:634]   --->   Operation 517 'sext' 'tmp_94' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_95 = sext i16 %input_buffer_1_load to i32" [cnn.cpp:634]   --->   Operation 518 'sext' 'tmp_95' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (6.38ns)   --->   "%tmp_97 = mul nsw i32 %tmp_94, %tmp_95" [cnn.cpp:634]   --->   Operation 519 'mul' 'tmp_97' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 520 [1/2] (2.32ns)   --->   "%weight_buffer_0_2_1 = load i16* %weight_buffer_0_2_s, align 2" [cnn.cpp:635]   --->   Operation 520 'load' 'weight_buffer_0_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_99 = sext i16 %weight_buffer_0_2_1 to i32" [cnn.cpp:635]   --->   Operation 521 'sext' 'tmp_99' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_100 = sext i16 %input_buffer_2_load to i32" [cnn.cpp:635]   --->   Operation 522 'sext' 'tmp_100' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 523 [1/1] (6.38ns)   --->   "%tmp_101 = mul nsw i32 %tmp_99, %tmp_100" [cnn.cpp:635]   --->   Operation 523 'mul' 'tmp_101' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 524 [1/2] (2.32ns)   --->   "%weight_buffer_0_3_1 = load i16* %weight_buffer_0_3_s, align 2" [cnn.cpp:636]   --->   Operation 524 'load' 'weight_buffer_0_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_103 = sext i16 %weight_buffer_0_3_1 to i32" [cnn.cpp:636]   --->   Operation 525 'sext' 'tmp_103' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_104 = sext i16 %input_buffer_3_load to i32" [cnn.cpp:636]   --->   Operation 526 'sext' 'tmp_104' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 527 [1/1] (6.38ns)   --->   "%tmp_105 = mul nsw i32 %tmp_103, %tmp_104" [cnn.cpp:636]   --->   Operation 527 'mul' 'tmp_105' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 528 [2/2] (3.25ns)   --->   "%output_buffer_1_loa = load i32* %output_buffer_1_add, align 4" [cnn.cpp:631]   --->   Operation 528 'load' 'output_buffer_1_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 529 [1/2] (2.32ns)   --->   "%weight_buffer_1_0_1 = load i16* %weight_buffer_1_0_s, align 2" [cnn.cpp:633]   --->   Operation 529 'load' 'weight_buffer_1_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_225_1 = sext i16 %weight_buffer_1_0_1 to i32" [cnn.cpp:633]   --->   Operation 530 'sext' 'tmp_225_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (6.38ns)   --->   "%tmp_227_1 = mul nsw i32 %tmp_225_1, %tmp_91" [cnn.cpp:633]   --->   Operation 531 'mul' 'tmp_227_1' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 532 [1/2] (2.32ns)   --->   "%weight_buffer_1_1_1 = load i16* %weight_buffer_1_1_s, align 2" [cnn.cpp:634]   --->   Operation 532 'load' 'weight_buffer_1_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_229_1 = sext i16 %weight_buffer_1_1_1 to i32" [cnn.cpp:634]   --->   Operation 533 'sext' 'tmp_229_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 534 [1/1] (6.38ns)   --->   "%tmp_231_1 = mul nsw i32 %tmp_229_1, %tmp_95" [cnn.cpp:634]   --->   Operation 534 'mul' 'tmp_231_1' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 535 [1/2] (2.32ns)   --->   "%weight_buffer_1_2_1 = load i16* %weight_buffer_1_2_s, align 2" [cnn.cpp:635]   --->   Operation 535 'load' 'weight_buffer_1_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_233_1 = sext i16 %weight_buffer_1_2_1 to i32" [cnn.cpp:635]   --->   Operation 536 'sext' 'tmp_233_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 537 [1/1] (6.38ns)   --->   "%tmp_235_1 = mul nsw i32 %tmp_233_1, %tmp_100" [cnn.cpp:635]   --->   Operation 537 'mul' 'tmp_235_1' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 538 [1/2] (2.32ns)   --->   "%weight_buffer_1_3_1 = load i16* %weight_buffer_1_3_s, align 2" [cnn.cpp:636]   --->   Operation 538 'load' 'weight_buffer_1_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_237_1 = sext i16 %weight_buffer_1_3_1 to i32" [cnn.cpp:636]   --->   Operation 539 'sext' 'tmp_237_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 540 [1/1] (6.38ns)   --->   "%tmp_239_1 = mul nsw i32 %tmp_237_1, %tmp_104" [cnn.cpp:636]   --->   Operation 540 'mul' 'tmp_239_1' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 541 [2/2] (3.25ns)   --->   "%output_buffer_2_loa = load i32* %output_buffer_2_add, align 4" [cnn.cpp:631]   --->   Operation 541 'load' 'output_buffer_2_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 542 [1/2] (2.32ns)   --->   "%weight_buffer_2_0_1 = load i16* %weight_buffer_2_0_s, align 2" [cnn.cpp:633]   --->   Operation 542 'load' 'weight_buffer_2_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_225_2 = sext i16 %weight_buffer_2_0_1 to i32" [cnn.cpp:633]   --->   Operation 543 'sext' 'tmp_225_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 544 [1/1] (6.38ns)   --->   "%tmp_227_2 = mul nsw i32 %tmp_225_2, %tmp_91" [cnn.cpp:633]   --->   Operation 544 'mul' 'tmp_227_2' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 545 [1/2] (2.32ns)   --->   "%weight_buffer_2_1_1 = load i16* %weight_buffer_2_1_s, align 2" [cnn.cpp:634]   --->   Operation 545 'load' 'weight_buffer_2_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_229_2 = sext i16 %weight_buffer_2_1_1 to i32" [cnn.cpp:634]   --->   Operation 546 'sext' 'tmp_229_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 547 [1/1] (6.38ns)   --->   "%tmp_231_2 = mul nsw i32 %tmp_229_2, %tmp_95" [cnn.cpp:634]   --->   Operation 547 'mul' 'tmp_231_2' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 548 [1/2] (2.32ns)   --->   "%weight_buffer_2_2_1 = load i16* %weight_buffer_2_2_s, align 2" [cnn.cpp:635]   --->   Operation 548 'load' 'weight_buffer_2_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_233_2 = sext i16 %weight_buffer_2_2_1 to i32" [cnn.cpp:635]   --->   Operation 549 'sext' 'tmp_233_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 550 [1/1] (6.38ns)   --->   "%tmp_235_2 = mul nsw i32 %tmp_233_2, %tmp_100" [cnn.cpp:635]   --->   Operation 550 'mul' 'tmp_235_2' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 551 [1/2] (2.32ns)   --->   "%weight_buffer_2_3_1 = load i16* %weight_buffer_2_3_s, align 2" [cnn.cpp:636]   --->   Operation 551 'load' 'weight_buffer_2_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_237_2 = sext i16 %weight_buffer_2_3_1 to i32" [cnn.cpp:636]   --->   Operation 552 'sext' 'tmp_237_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 553 [1/1] (6.38ns)   --->   "%tmp_239_2 = mul nsw i32 %tmp_237_2, %tmp_104" [cnn.cpp:636]   --->   Operation 553 'mul' 'tmp_239_2' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 554 [2/2] (3.25ns)   --->   "%output_buffer_3_loa = load i32* %output_buffer_3_add, align 4" [cnn.cpp:631]   --->   Operation 554 'load' 'output_buffer_3_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 555 [1/2] (2.32ns)   --->   "%weight_buffer_3_0_1 = load i16* %weight_buffer_3_0_s, align 2" [cnn.cpp:633]   --->   Operation 555 'load' 'weight_buffer_3_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_225_3 = sext i16 %weight_buffer_3_0_1 to i32" [cnn.cpp:633]   --->   Operation 556 'sext' 'tmp_225_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 557 [1/1] (6.38ns)   --->   "%tmp_227_3 = mul nsw i32 %tmp_225_3, %tmp_91" [cnn.cpp:633]   --->   Operation 557 'mul' 'tmp_227_3' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 558 [1/2] (2.32ns)   --->   "%weight_buffer_3_1_1 = load i16* %weight_buffer_3_1_s, align 2" [cnn.cpp:634]   --->   Operation 558 'load' 'weight_buffer_3_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_229_3 = sext i16 %weight_buffer_3_1_1 to i32" [cnn.cpp:634]   --->   Operation 559 'sext' 'tmp_229_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 560 [1/1] (6.38ns)   --->   "%tmp_231_3 = mul nsw i32 %tmp_229_3, %tmp_95" [cnn.cpp:634]   --->   Operation 560 'mul' 'tmp_231_3' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 561 [1/2] (2.32ns)   --->   "%weight_buffer_3_2_1 = load i16* %weight_buffer_3_2_s, align 2" [cnn.cpp:635]   --->   Operation 561 'load' 'weight_buffer_3_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_233_3 = sext i16 %weight_buffer_3_2_1 to i32" [cnn.cpp:635]   --->   Operation 562 'sext' 'tmp_233_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 563 [1/1] (6.38ns)   --->   "%tmp_235_3 = mul nsw i32 %tmp_233_3, %tmp_100" [cnn.cpp:635]   --->   Operation 563 'mul' 'tmp_235_3' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 564 [1/2] (2.32ns)   --->   "%weight_buffer_3_3_1 = load i16* %weight_buffer_3_3_s, align 2" [cnn.cpp:636]   --->   Operation 564 'load' 'weight_buffer_3_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_237_3 = sext i16 %weight_buffer_3_3_1 to i32" [cnn.cpp:636]   --->   Operation 565 'sext' 'tmp_237_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 566 [1/1] (6.38ns)   --->   "%tmp_239_3 = mul nsw i32 %tmp_237_3, %tmp_104" [cnn.cpp:636]   --->   Operation 566 'mul' 'tmp_239_3' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 567 [2/2] (3.25ns)   --->   "%output_buffer_4_loa = load i32* %output_buffer_4_add, align 4" [cnn.cpp:631]   --->   Operation 567 'load' 'output_buffer_4_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 568 [1/2] (2.32ns)   --->   "%weight_buffer_4_0_1 = load i16* %weight_buffer_4_0_s, align 2" [cnn.cpp:633]   --->   Operation 568 'load' 'weight_buffer_4_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_225_4 = sext i16 %weight_buffer_4_0_1 to i32" [cnn.cpp:633]   --->   Operation 569 'sext' 'tmp_225_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 570 [1/1] (6.38ns)   --->   "%tmp_227_4 = mul nsw i32 %tmp_225_4, %tmp_91" [cnn.cpp:633]   --->   Operation 570 'mul' 'tmp_227_4' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 571 [1/2] (2.32ns)   --->   "%weight_buffer_4_1_1 = load i16* %weight_buffer_4_1_s, align 2" [cnn.cpp:634]   --->   Operation 571 'load' 'weight_buffer_4_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_229_4 = sext i16 %weight_buffer_4_1_1 to i32" [cnn.cpp:634]   --->   Operation 572 'sext' 'tmp_229_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 573 [1/1] (6.38ns)   --->   "%tmp_231_4 = mul nsw i32 %tmp_229_4, %tmp_95" [cnn.cpp:634]   --->   Operation 573 'mul' 'tmp_231_4' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 574 [1/2] (2.32ns)   --->   "%weight_buffer_4_2_1 = load i16* %weight_buffer_4_2_s, align 2" [cnn.cpp:635]   --->   Operation 574 'load' 'weight_buffer_4_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_233_4 = sext i16 %weight_buffer_4_2_1 to i32" [cnn.cpp:635]   --->   Operation 575 'sext' 'tmp_233_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 576 [1/1] (6.38ns)   --->   "%tmp_235_4 = mul nsw i32 %tmp_233_4, %tmp_100" [cnn.cpp:635]   --->   Operation 576 'mul' 'tmp_235_4' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 577 [1/2] (2.32ns)   --->   "%weight_buffer_4_3_1 = load i16* %weight_buffer_4_3_s, align 2" [cnn.cpp:636]   --->   Operation 577 'load' 'weight_buffer_4_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_237_4 = sext i16 %weight_buffer_4_3_1 to i32" [cnn.cpp:636]   --->   Operation 578 'sext' 'tmp_237_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 579 [1/1] (6.38ns)   --->   "%tmp_239_4 = mul nsw i32 %tmp_237_4, %tmp_104" [cnn.cpp:636]   --->   Operation 579 'mul' 'tmp_239_4' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 580 [2/2] (3.25ns)   --->   "%output_buffer_5_loa = load i32* %output_buffer_5_add, align 4" [cnn.cpp:631]   --->   Operation 580 'load' 'output_buffer_5_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 581 [1/2] (2.32ns)   --->   "%weight_buffer_5_0_1 = load i16* %weight_buffer_5_0_s, align 2" [cnn.cpp:633]   --->   Operation 581 'load' 'weight_buffer_5_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_225_5 = sext i16 %weight_buffer_5_0_1 to i32" [cnn.cpp:633]   --->   Operation 582 'sext' 'tmp_225_5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 583 [1/1] (6.38ns)   --->   "%tmp_227_5 = mul nsw i32 %tmp_225_5, %tmp_91" [cnn.cpp:633]   --->   Operation 583 'mul' 'tmp_227_5' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 584 [1/2] (2.32ns)   --->   "%weight_buffer_5_1_1 = load i16* %weight_buffer_5_1_s, align 2" [cnn.cpp:634]   --->   Operation 584 'load' 'weight_buffer_5_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_229_5 = sext i16 %weight_buffer_5_1_1 to i32" [cnn.cpp:634]   --->   Operation 585 'sext' 'tmp_229_5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 586 [1/1] (6.38ns)   --->   "%tmp_231_5 = mul nsw i32 %tmp_229_5, %tmp_95" [cnn.cpp:634]   --->   Operation 586 'mul' 'tmp_231_5' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 587 [1/2] (2.32ns)   --->   "%weight_buffer_5_2_1 = load i16* %weight_buffer_5_2_s, align 2" [cnn.cpp:635]   --->   Operation 587 'load' 'weight_buffer_5_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_233_5 = sext i16 %weight_buffer_5_2_1 to i32" [cnn.cpp:635]   --->   Operation 588 'sext' 'tmp_233_5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 589 [1/1] (6.38ns)   --->   "%tmp_235_5 = mul nsw i32 %tmp_233_5, %tmp_100" [cnn.cpp:635]   --->   Operation 589 'mul' 'tmp_235_5' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 590 [1/2] (2.32ns)   --->   "%weight_buffer_5_3_1 = load i16* %weight_buffer_5_3_s, align 2" [cnn.cpp:636]   --->   Operation 590 'load' 'weight_buffer_5_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_237_5 = sext i16 %weight_buffer_5_3_1 to i32" [cnn.cpp:636]   --->   Operation 591 'sext' 'tmp_237_5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 592 [1/1] (6.38ns)   --->   "%tmp_239_5 = mul nsw i32 %tmp_237_5, %tmp_104" [cnn.cpp:636]   --->   Operation 592 'mul' 'tmp_239_5' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 593 [2/2] (3.25ns)   --->   "%output_buffer_6_loa = load i32* %output_buffer_6_add, align 4" [cnn.cpp:631]   --->   Operation 593 'load' 'output_buffer_6_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 594 [1/2] (2.32ns)   --->   "%weight_buffer_6_0_1 = load i16* %weight_buffer_6_0_s, align 2" [cnn.cpp:633]   --->   Operation 594 'load' 'weight_buffer_6_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_225_6 = sext i16 %weight_buffer_6_0_1 to i32" [cnn.cpp:633]   --->   Operation 595 'sext' 'tmp_225_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 596 [1/1] (6.38ns)   --->   "%tmp_227_6 = mul nsw i32 %tmp_225_6, %tmp_91" [cnn.cpp:633]   --->   Operation 596 'mul' 'tmp_227_6' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 597 [1/2] (2.32ns)   --->   "%weight_buffer_6_1_1 = load i16* %weight_buffer_6_1_s, align 2" [cnn.cpp:634]   --->   Operation 597 'load' 'weight_buffer_6_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_229_6 = sext i16 %weight_buffer_6_1_1 to i32" [cnn.cpp:634]   --->   Operation 598 'sext' 'tmp_229_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 599 [1/1] (6.38ns)   --->   "%tmp_231_6 = mul nsw i32 %tmp_229_6, %tmp_95" [cnn.cpp:634]   --->   Operation 599 'mul' 'tmp_231_6' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 600 [1/2] (2.32ns)   --->   "%weight_buffer_6_2_1 = load i16* %weight_buffer_6_2_s, align 2" [cnn.cpp:635]   --->   Operation 600 'load' 'weight_buffer_6_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_233_6 = sext i16 %weight_buffer_6_2_1 to i32" [cnn.cpp:635]   --->   Operation 601 'sext' 'tmp_233_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 602 [1/1] (6.38ns)   --->   "%tmp_235_6 = mul nsw i32 %tmp_233_6, %tmp_100" [cnn.cpp:635]   --->   Operation 602 'mul' 'tmp_235_6' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 603 [1/2] (2.32ns)   --->   "%weight_buffer_6_3_1 = load i16* %weight_buffer_6_3_s, align 2" [cnn.cpp:636]   --->   Operation 603 'load' 'weight_buffer_6_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_237_6 = sext i16 %weight_buffer_6_3_1 to i32" [cnn.cpp:636]   --->   Operation 604 'sext' 'tmp_237_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 605 [1/1] (6.38ns)   --->   "%tmp_239_6 = mul nsw i32 %tmp_237_6, %tmp_104" [cnn.cpp:636]   --->   Operation 605 'mul' 'tmp_239_6' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 606 [2/2] (3.25ns)   --->   "%output_buffer_7_loa = load i32* %output_buffer_7_add, align 4" [cnn.cpp:631]   --->   Operation 606 'load' 'output_buffer_7_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 607 [1/2] (2.32ns)   --->   "%weight_buffer_7_0_1 = load i16* %weight_buffer_7_0_s, align 2" [cnn.cpp:633]   --->   Operation 607 'load' 'weight_buffer_7_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_225_7 = sext i16 %weight_buffer_7_0_1 to i32" [cnn.cpp:633]   --->   Operation 608 'sext' 'tmp_225_7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 609 [1/1] (6.38ns)   --->   "%tmp_227_7 = mul nsw i32 %tmp_225_7, %tmp_91" [cnn.cpp:633]   --->   Operation 609 'mul' 'tmp_227_7' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 610 [1/2] (2.32ns)   --->   "%weight_buffer_7_1_1 = load i16* %weight_buffer_7_1_s, align 2" [cnn.cpp:634]   --->   Operation 610 'load' 'weight_buffer_7_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_229_7 = sext i16 %weight_buffer_7_1_1 to i32" [cnn.cpp:634]   --->   Operation 611 'sext' 'tmp_229_7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 612 [1/1] (6.38ns)   --->   "%tmp_231_7 = mul nsw i32 %tmp_229_7, %tmp_95" [cnn.cpp:634]   --->   Operation 612 'mul' 'tmp_231_7' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 613 [1/2] (2.32ns)   --->   "%weight_buffer_7_2_1 = load i16* %weight_buffer_7_2_s, align 2" [cnn.cpp:635]   --->   Operation 613 'load' 'weight_buffer_7_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_233_7 = sext i16 %weight_buffer_7_2_1 to i32" [cnn.cpp:635]   --->   Operation 614 'sext' 'tmp_233_7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (6.38ns)   --->   "%tmp_235_7 = mul nsw i32 %tmp_233_7, %tmp_100" [cnn.cpp:635]   --->   Operation 615 'mul' 'tmp_235_7' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 616 [1/2] (2.32ns)   --->   "%weight_buffer_7_3_1 = load i16* %weight_buffer_7_3_s, align 2" [cnn.cpp:636]   --->   Operation 616 'load' 'weight_buffer_7_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_237_7 = sext i16 %weight_buffer_7_3_1 to i32" [cnn.cpp:636]   --->   Operation 617 'sext' 'tmp_237_7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (6.38ns)   --->   "%tmp_239_7 = mul nsw i32 %tmp_237_7, %tmp_104" [cnn.cpp:636]   --->   Operation 618 'mul' 'tmp_239_7' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 619 [2/2] (3.25ns)   --->   "%output_buffer_8_loa = load i32* %output_buffer_8_add, align 4" [cnn.cpp:631]   --->   Operation 619 'load' 'output_buffer_8_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 620 [1/2] (2.32ns)   --->   "%weight_buffer_8_0_1 = load i16* %weight_buffer_8_0_s, align 2" [cnn.cpp:633]   --->   Operation 620 'load' 'weight_buffer_8_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_225_8 = sext i16 %weight_buffer_8_0_1 to i32" [cnn.cpp:633]   --->   Operation 621 'sext' 'tmp_225_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (6.38ns)   --->   "%tmp_227_8 = mul nsw i32 %tmp_225_8, %tmp_91" [cnn.cpp:633]   --->   Operation 622 'mul' 'tmp_227_8' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 623 [1/2] (2.32ns)   --->   "%weight_buffer_8_1_1 = load i16* %weight_buffer_8_1_s, align 2" [cnn.cpp:634]   --->   Operation 623 'load' 'weight_buffer_8_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_229_8 = sext i16 %weight_buffer_8_1_1 to i32" [cnn.cpp:634]   --->   Operation 624 'sext' 'tmp_229_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (6.38ns)   --->   "%tmp_231_8 = mul nsw i32 %tmp_229_8, %tmp_95" [cnn.cpp:634]   --->   Operation 625 'mul' 'tmp_231_8' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 626 [1/2] (2.32ns)   --->   "%weight_buffer_8_2_1 = load i16* %weight_buffer_8_2_s, align 2" [cnn.cpp:635]   --->   Operation 626 'load' 'weight_buffer_8_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_233_8 = sext i16 %weight_buffer_8_2_1 to i32" [cnn.cpp:635]   --->   Operation 627 'sext' 'tmp_233_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (6.38ns)   --->   "%tmp_235_8 = mul nsw i32 %tmp_233_8, %tmp_100" [cnn.cpp:635]   --->   Operation 628 'mul' 'tmp_235_8' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 629 [1/2] (2.32ns)   --->   "%weight_buffer_8_3_1 = load i16* %weight_buffer_8_3_s, align 2" [cnn.cpp:636]   --->   Operation 629 'load' 'weight_buffer_8_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_237_8 = sext i16 %weight_buffer_8_3_1 to i32" [cnn.cpp:636]   --->   Operation 630 'sext' 'tmp_237_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 631 [1/1] (6.38ns)   --->   "%tmp_239_8 = mul nsw i32 %tmp_237_8, %tmp_104" [cnn.cpp:636]   --->   Operation 631 'mul' 'tmp_239_8' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 632 [2/2] (3.25ns)   --->   "%output_buffer_9_loa = load i32* %output_buffer_9_add, align 4" [cnn.cpp:631]   --->   Operation 632 'load' 'output_buffer_9_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 633 [1/2] (2.32ns)   --->   "%weight_buffer_9_0_1 = load i16* %weight_buffer_9_0_s, align 2" [cnn.cpp:633]   --->   Operation 633 'load' 'weight_buffer_9_0_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_225_9 = sext i16 %weight_buffer_9_0_1 to i32" [cnn.cpp:633]   --->   Operation 634 'sext' 'tmp_225_9' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (6.38ns)   --->   "%tmp_227_9 = mul nsw i32 %tmp_225_9, %tmp_91" [cnn.cpp:633]   --->   Operation 635 'mul' 'tmp_227_9' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 636 [1/2] (2.32ns)   --->   "%weight_buffer_9_1_1 = load i16* %weight_buffer_9_1_s, align 2" [cnn.cpp:634]   --->   Operation 636 'load' 'weight_buffer_9_1_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_229_9 = sext i16 %weight_buffer_9_1_1 to i32" [cnn.cpp:634]   --->   Operation 637 'sext' 'tmp_229_9' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 638 [1/1] (6.38ns)   --->   "%tmp_231_9 = mul nsw i32 %tmp_229_9, %tmp_95" [cnn.cpp:634]   --->   Operation 638 'mul' 'tmp_231_9' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 639 [1/2] (2.32ns)   --->   "%weight_buffer_9_2_1 = load i16* %weight_buffer_9_2_s, align 2" [cnn.cpp:635]   --->   Operation 639 'load' 'weight_buffer_9_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_233_9 = sext i16 %weight_buffer_9_2_1 to i32" [cnn.cpp:635]   --->   Operation 640 'sext' 'tmp_233_9' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (6.38ns)   --->   "%tmp_235_9 = mul nsw i32 %tmp_233_9, %tmp_100" [cnn.cpp:635]   --->   Operation 641 'mul' 'tmp_235_9' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 642 [1/2] (2.32ns)   --->   "%weight_buffer_9_3_1 = load i16* %weight_buffer_9_3_s, align 2" [cnn.cpp:636]   --->   Operation 642 'load' 'weight_buffer_9_3_1' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_237_9 = sext i16 %weight_buffer_9_3_1 to i32" [cnn.cpp:636]   --->   Operation 643 'sext' 'tmp_237_9' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 644 [1/1] (6.38ns)   --->   "%tmp_239_9 = mul nsw i32 %tmp_237_9, %tmp_104" [cnn.cpp:636]   --->   Operation 644 'mul' 'tmp_239_9' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 645 [2/2] (3.25ns)   --->   "%output_buffer_10_lo = load i32* %output_buffer_10_ad, align 4" [cnn.cpp:631]   --->   Operation 645 'load' 'output_buffer_10_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 646 [1/2] (2.32ns)   --->   "%weight_buffer_10_0_3 = load i16* %weight_buffer_10_0_2, align 2" [cnn.cpp:633]   --->   Operation 646 'load' 'weight_buffer_10_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_225_s = sext i16 %weight_buffer_10_0_3 to i32" [cnn.cpp:633]   --->   Operation 647 'sext' 'tmp_225_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 648 [1/1] (6.38ns)   --->   "%tmp_227_s = mul nsw i32 %tmp_225_s, %tmp_91" [cnn.cpp:633]   --->   Operation 648 'mul' 'tmp_227_s' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 649 [1/2] (2.32ns)   --->   "%weight_buffer_10_1_3 = load i16* %weight_buffer_10_1_2, align 2" [cnn.cpp:634]   --->   Operation 649 'load' 'weight_buffer_10_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_229_s = sext i16 %weight_buffer_10_1_3 to i32" [cnn.cpp:634]   --->   Operation 650 'sext' 'tmp_229_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 651 [1/1] (6.38ns)   --->   "%tmp_231_s = mul nsw i32 %tmp_229_s, %tmp_95" [cnn.cpp:634]   --->   Operation 651 'mul' 'tmp_231_s' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 652 [1/2] (2.32ns)   --->   "%weight_buffer_10_2_3 = load i16* %weight_buffer_10_2_2, align 2" [cnn.cpp:635]   --->   Operation 652 'load' 'weight_buffer_10_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_233_s = sext i16 %weight_buffer_10_2_3 to i32" [cnn.cpp:635]   --->   Operation 653 'sext' 'tmp_233_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 654 [1/1] (6.38ns)   --->   "%tmp_235_s = mul nsw i32 %tmp_233_s, %tmp_100" [cnn.cpp:635]   --->   Operation 654 'mul' 'tmp_235_s' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 655 [1/2] (2.32ns)   --->   "%weight_buffer_10_3_3 = load i16* %weight_buffer_10_3_2, align 2" [cnn.cpp:636]   --->   Operation 655 'load' 'weight_buffer_10_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_237_s = sext i16 %weight_buffer_10_3_3 to i32" [cnn.cpp:636]   --->   Operation 656 'sext' 'tmp_237_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 657 [1/1] (6.38ns)   --->   "%tmp_239_s = mul nsw i32 %tmp_237_s, %tmp_104" [cnn.cpp:636]   --->   Operation 657 'mul' 'tmp_239_s' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 658 [2/2] (3.25ns)   --->   "%output_buffer_11_lo = load i32* %output_buffer_11_ad, align 4" [cnn.cpp:631]   --->   Operation 658 'load' 'output_buffer_11_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 659 [1/2] (2.32ns)   --->   "%weight_buffer_11_0_3 = load i16* %weight_buffer_11_0_2, align 2" [cnn.cpp:633]   --->   Operation 659 'load' 'weight_buffer_11_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_225_10 = sext i16 %weight_buffer_11_0_3 to i32" [cnn.cpp:633]   --->   Operation 660 'sext' 'tmp_225_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 661 [1/1] (6.38ns)   --->   "%tmp_227_10 = mul nsw i32 %tmp_225_10, %tmp_91" [cnn.cpp:633]   --->   Operation 661 'mul' 'tmp_227_10' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 662 [1/2] (2.32ns)   --->   "%weight_buffer_11_1_3 = load i16* %weight_buffer_11_1_2, align 2" [cnn.cpp:634]   --->   Operation 662 'load' 'weight_buffer_11_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_229_10 = sext i16 %weight_buffer_11_1_3 to i32" [cnn.cpp:634]   --->   Operation 663 'sext' 'tmp_229_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 664 [1/1] (6.38ns)   --->   "%tmp_231_10 = mul nsw i32 %tmp_229_10, %tmp_95" [cnn.cpp:634]   --->   Operation 664 'mul' 'tmp_231_10' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 665 [1/2] (2.32ns)   --->   "%weight_buffer_11_2_3 = load i16* %weight_buffer_11_2_2, align 2" [cnn.cpp:635]   --->   Operation 665 'load' 'weight_buffer_11_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_233_10 = sext i16 %weight_buffer_11_2_3 to i32" [cnn.cpp:635]   --->   Operation 666 'sext' 'tmp_233_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 667 [1/1] (6.38ns)   --->   "%tmp_235_10 = mul nsw i32 %tmp_233_10, %tmp_100" [cnn.cpp:635]   --->   Operation 667 'mul' 'tmp_235_10' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 668 [1/2] (2.32ns)   --->   "%weight_buffer_11_3_3 = load i16* %weight_buffer_11_3_2, align 2" [cnn.cpp:636]   --->   Operation 668 'load' 'weight_buffer_11_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_237_10 = sext i16 %weight_buffer_11_3_3 to i32" [cnn.cpp:636]   --->   Operation 669 'sext' 'tmp_237_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 670 [1/1] (6.38ns)   --->   "%tmp_239_10 = mul nsw i32 %tmp_237_10, %tmp_104" [cnn.cpp:636]   --->   Operation 670 'mul' 'tmp_239_10' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 671 [2/2] (3.25ns)   --->   "%output_buffer_12_lo = load i32* %output_buffer_12_ad, align 4" [cnn.cpp:631]   --->   Operation 671 'load' 'output_buffer_12_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 672 [1/2] (2.32ns)   --->   "%weight_buffer_12_0_3 = load i16* %weight_buffer_12_0_2, align 2" [cnn.cpp:633]   --->   Operation 672 'load' 'weight_buffer_12_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_225_11 = sext i16 %weight_buffer_12_0_3 to i32" [cnn.cpp:633]   --->   Operation 673 'sext' 'tmp_225_11' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 674 [1/1] (6.38ns)   --->   "%tmp_227_11 = mul nsw i32 %tmp_225_11, %tmp_91" [cnn.cpp:633]   --->   Operation 674 'mul' 'tmp_227_11' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 675 [1/2] (2.32ns)   --->   "%weight_buffer_12_1_3 = load i16* %weight_buffer_12_1_2, align 2" [cnn.cpp:634]   --->   Operation 675 'load' 'weight_buffer_12_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_229_11 = sext i16 %weight_buffer_12_1_3 to i32" [cnn.cpp:634]   --->   Operation 676 'sext' 'tmp_229_11' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 677 [1/1] (6.38ns)   --->   "%tmp_231_11 = mul nsw i32 %tmp_229_11, %tmp_95" [cnn.cpp:634]   --->   Operation 677 'mul' 'tmp_231_11' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 678 [1/2] (2.32ns)   --->   "%weight_buffer_12_2_3 = load i16* %weight_buffer_12_2_2, align 2" [cnn.cpp:635]   --->   Operation 678 'load' 'weight_buffer_12_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_233_11 = sext i16 %weight_buffer_12_2_3 to i32" [cnn.cpp:635]   --->   Operation 679 'sext' 'tmp_233_11' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 680 [1/1] (6.38ns)   --->   "%tmp_235_11 = mul nsw i32 %tmp_233_11, %tmp_100" [cnn.cpp:635]   --->   Operation 680 'mul' 'tmp_235_11' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 681 [1/2] (2.32ns)   --->   "%weight_buffer_12_3_3 = load i16* %weight_buffer_12_3_2, align 2" [cnn.cpp:636]   --->   Operation 681 'load' 'weight_buffer_12_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_237_11 = sext i16 %weight_buffer_12_3_3 to i32" [cnn.cpp:636]   --->   Operation 682 'sext' 'tmp_237_11' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 683 [1/1] (6.38ns)   --->   "%tmp_239_11 = mul nsw i32 %tmp_237_11, %tmp_104" [cnn.cpp:636]   --->   Operation 683 'mul' 'tmp_239_11' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 684 [2/2] (3.25ns)   --->   "%output_buffer_13_lo = load i32* %output_buffer_13_ad, align 4" [cnn.cpp:631]   --->   Operation 684 'load' 'output_buffer_13_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 685 [1/2] (2.32ns)   --->   "%weight_buffer_13_0_3 = load i16* %weight_buffer_13_0_2, align 2" [cnn.cpp:633]   --->   Operation 685 'load' 'weight_buffer_13_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_225_12 = sext i16 %weight_buffer_13_0_3 to i32" [cnn.cpp:633]   --->   Operation 686 'sext' 'tmp_225_12' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 687 [1/1] (6.38ns)   --->   "%tmp_227_12 = mul nsw i32 %tmp_225_12, %tmp_91" [cnn.cpp:633]   --->   Operation 687 'mul' 'tmp_227_12' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 688 [1/2] (2.32ns)   --->   "%weight_buffer_13_1_3 = load i16* %weight_buffer_13_1_2, align 2" [cnn.cpp:634]   --->   Operation 688 'load' 'weight_buffer_13_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_229_12 = sext i16 %weight_buffer_13_1_3 to i32" [cnn.cpp:634]   --->   Operation 689 'sext' 'tmp_229_12' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 690 [1/1] (6.38ns)   --->   "%tmp_231_12 = mul nsw i32 %tmp_229_12, %tmp_95" [cnn.cpp:634]   --->   Operation 690 'mul' 'tmp_231_12' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 691 [1/2] (2.32ns)   --->   "%weight_buffer_13_2_3 = load i16* %weight_buffer_13_2_2, align 2" [cnn.cpp:635]   --->   Operation 691 'load' 'weight_buffer_13_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_233_12 = sext i16 %weight_buffer_13_2_3 to i32" [cnn.cpp:635]   --->   Operation 692 'sext' 'tmp_233_12' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 693 [1/1] (6.38ns)   --->   "%tmp_235_12 = mul nsw i32 %tmp_233_12, %tmp_100" [cnn.cpp:635]   --->   Operation 693 'mul' 'tmp_235_12' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 694 [1/2] (2.32ns)   --->   "%weight_buffer_13_3_3 = load i16* %weight_buffer_13_3_2, align 2" [cnn.cpp:636]   --->   Operation 694 'load' 'weight_buffer_13_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_237_12 = sext i16 %weight_buffer_13_3_3 to i32" [cnn.cpp:636]   --->   Operation 695 'sext' 'tmp_237_12' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 696 [1/1] (6.38ns)   --->   "%tmp_239_12 = mul nsw i32 %tmp_237_12, %tmp_104" [cnn.cpp:636]   --->   Operation 696 'mul' 'tmp_239_12' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 697 [2/2] (3.25ns)   --->   "%output_buffer_14_lo = load i32* %output_buffer_14_ad, align 4" [cnn.cpp:631]   --->   Operation 697 'load' 'output_buffer_14_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 698 [1/2] (2.32ns)   --->   "%weight_buffer_14_0_3 = load i16* %weight_buffer_14_0_2, align 2" [cnn.cpp:633]   --->   Operation 698 'load' 'weight_buffer_14_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_225_13 = sext i16 %weight_buffer_14_0_3 to i32" [cnn.cpp:633]   --->   Operation 699 'sext' 'tmp_225_13' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 700 [1/1] (6.38ns)   --->   "%tmp_227_13 = mul nsw i32 %tmp_225_13, %tmp_91" [cnn.cpp:633]   --->   Operation 700 'mul' 'tmp_227_13' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 701 [1/2] (2.32ns)   --->   "%weight_buffer_14_1_3 = load i16* %weight_buffer_14_1_2, align 2" [cnn.cpp:634]   --->   Operation 701 'load' 'weight_buffer_14_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_229_13 = sext i16 %weight_buffer_14_1_3 to i32" [cnn.cpp:634]   --->   Operation 702 'sext' 'tmp_229_13' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 703 [1/1] (6.38ns)   --->   "%tmp_231_13 = mul nsw i32 %tmp_229_13, %tmp_95" [cnn.cpp:634]   --->   Operation 703 'mul' 'tmp_231_13' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 704 [1/2] (2.32ns)   --->   "%weight_buffer_14_2_3 = load i16* %weight_buffer_14_2_2, align 2" [cnn.cpp:635]   --->   Operation 704 'load' 'weight_buffer_14_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_233_13 = sext i16 %weight_buffer_14_2_3 to i32" [cnn.cpp:635]   --->   Operation 705 'sext' 'tmp_233_13' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 706 [1/1] (6.38ns)   --->   "%tmp_235_13 = mul nsw i32 %tmp_233_13, %tmp_100" [cnn.cpp:635]   --->   Operation 706 'mul' 'tmp_235_13' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 707 [1/2] (2.32ns)   --->   "%weight_buffer_14_3_3 = load i16* %weight_buffer_14_3_2, align 2" [cnn.cpp:636]   --->   Operation 707 'load' 'weight_buffer_14_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_237_13 = sext i16 %weight_buffer_14_3_3 to i32" [cnn.cpp:636]   --->   Operation 708 'sext' 'tmp_237_13' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 709 [1/1] (6.38ns)   --->   "%tmp_239_13 = mul nsw i32 %tmp_237_13, %tmp_104" [cnn.cpp:636]   --->   Operation 709 'mul' 'tmp_239_13' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 710 [2/2] (3.25ns)   --->   "%output_buffer_15_lo = load i32* %output_buffer_15_ad, align 4" [cnn.cpp:631]   --->   Operation 710 'load' 'output_buffer_15_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 711 [1/2] (2.32ns)   --->   "%weight_buffer_15_0_3 = load i16* %weight_buffer_15_0_2, align 2" [cnn.cpp:633]   --->   Operation 711 'load' 'weight_buffer_15_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_225_14 = sext i16 %weight_buffer_15_0_3 to i32" [cnn.cpp:633]   --->   Operation 712 'sext' 'tmp_225_14' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 713 [1/1] (6.38ns)   --->   "%tmp_227_14 = mul nsw i32 %tmp_225_14, %tmp_91" [cnn.cpp:633]   --->   Operation 713 'mul' 'tmp_227_14' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 714 [1/2] (2.32ns)   --->   "%weight_buffer_15_1_3 = load i16* %weight_buffer_15_1_2, align 2" [cnn.cpp:634]   --->   Operation 714 'load' 'weight_buffer_15_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_229_14 = sext i16 %weight_buffer_15_1_3 to i32" [cnn.cpp:634]   --->   Operation 715 'sext' 'tmp_229_14' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 716 [1/1] (6.38ns)   --->   "%tmp_231_14 = mul nsw i32 %tmp_229_14, %tmp_95" [cnn.cpp:634]   --->   Operation 716 'mul' 'tmp_231_14' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 717 [1/2] (2.32ns)   --->   "%weight_buffer_15_2_3 = load i16* %weight_buffer_15_2_2, align 2" [cnn.cpp:635]   --->   Operation 717 'load' 'weight_buffer_15_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_233_14 = sext i16 %weight_buffer_15_2_3 to i32" [cnn.cpp:635]   --->   Operation 718 'sext' 'tmp_233_14' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 719 [1/1] (6.38ns)   --->   "%tmp_235_14 = mul nsw i32 %tmp_233_14, %tmp_100" [cnn.cpp:635]   --->   Operation 719 'mul' 'tmp_235_14' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 720 [1/2] (2.32ns)   --->   "%weight_buffer_15_3_3 = load i16* %weight_buffer_15_3_2, align 2" [cnn.cpp:636]   --->   Operation 720 'load' 'weight_buffer_15_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_237_14 = sext i16 %weight_buffer_15_3_3 to i32" [cnn.cpp:636]   --->   Operation 721 'sext' 'tmp_237_14' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 722 [1/1] (6.38ns)   --->   "%tmp_239_14 = mul nsw i32 %tmp_237_14, %tmp_104" [cnn.cpp:636]   --->   Operation 722 'mul' 'tmp_239_14' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 723 [2/2] (3.25ns)   --->   "%output_buffer_16_lo = load i32* %output_buffer_16_ad, align 4" [cnn.cpp:631]   --->   Operation 723 'load' 'output_buffer_16_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 724 [1/2] (2.32ns)   --->   "%weight_buffer_16_0_3 = load i16* %weight_buffer_16_0_2, align 2" [cnn.cpp:633]   --->   Operation 724 'load' 'weight_buffer_16_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_225_15 = sext i16 %weight_buffer_16_0_3 to i32" [cnn.cpp:633]   --->   Operation 725 'sext' 'tmp_225_15' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 726 [1/1] (6.38ns)   --->   "%tmp_227_15 = mul nsw i32 %tmp_225_15, %tmp_91" [cnn.cpp:633]   --->   Operation 726 'mul' 'tmp_227_15' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 727 [1/2] (2.32ns)   --->   "%weight_buffer_16_1_3 = load i16* %weight_buffer_16_1_2, align 2" [cnn.cpp:634]   --->   Operation 727 'load' 'weight_buffer_16_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_229_15 = sext i16 %weight_buffer_16_1_3 to i32" [cnn.cpp:634]   --->   Operation 728 'sext' 'tmp_229_15' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 729 [1/1] (6.38ns)   --->   "%tmp_231_15 = mul nsw i32 %tmp_229_15, %tmp_95" [cnn.cpp:634]   --->   Operation 729 'mul' 'tmp_231_15' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 730 [1/2] (2.32ns)   --->   "%weight_buffer_16_2_3 = load i16* %weight_buffer_16_2_2, align 2" [cnn.cpp:635]   --->   Operation 730 'load' 'weight_buffer_16_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_233_15 = sext i16 %weight_buffer_16_2_3 to i32" [cnn.cpp:635]   --->   Operation 731 'sext' 'tmp_233_15' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 732 [1/1] (6.38ns)   --->   "%tmp_235_15 = mul nsw i32 %tmp_233_15, %tmp_100" [cnn.cpp:635]   --->   Operation 732 'mul' 'tmp_235_15' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 733 [1/2] (2.32ns)   --->   "%weight_buffer_16_3_3 = load i16* %weight_buffer_16_3_2, align 2" [cnn.cpp:636]   --->   Operation 733 'load' 'weight_buffer_16_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_237_15 = sext i16 %weight_buffer_16_3_3 to i32" [cnn.cpp:636]   --->   Operation 734 'sext' 'tmp_237_15' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 735 [1/1] (6.38ns)   --->   "%tmp_239_15 = mul nsw i32 %tmp_237_15, %tmp_104" [cnn.cpp:636]   --->   Operation 735 'mul' 'tmp_239_15' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 736 [2/2] (3.25ns)   --->   "%output_buffer_17_lo = load i32* %output_buffer_17_ad, align 4" [cnn.cpp:631]   --->   Operation 736 'load' 'output_buffer_17_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 737 [1/2] (2.32ns)   --->   "%weight_buffer_17_0_3 = load i16* %weight_buffer_17_0_2, align 2" [cnn.cpp:633]   --->   Operation 737 'load' 'weight_buffer_17_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_225_16 = sext i16 %weight_buffer_17_0_3 to i32" [cnn.cpp:633]   --->   Operation 738 'sext' 'tmp_225_16' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 739 [1/1] (6.38ns)   --->   "%tmp_227_16 = mul nsw i32 %tmp_225_16, %tmp_91" [cnn.cpp:633]   --->   Operation 739 'mul' 'tmp_227_16' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 740 [1/2] (2.32ns)   --->   "%weight_buffer_17_1_3 = load i16* %weight_buffer_17_1_2, align 2" [cnn.cpp:634]   --->   Operation 740 'load' 'weight_buffer_17_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_229_16 = sext i16 %weight_buffer_17_1_3 to i32" [cnn.cpp:634]   --->   Operation 741 'sext' 'tmp_229_16' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 742 [1/1] (6.38ns)   --->   "%tmp_231_16 = mul nsw i32 %tmp_229_16, %tmp_95" [cnn.cpp:634]   --->   Operation 742 'mul' 'tmp_231_16' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 743 [1/2] (2.32ns)   --->   "%weight_buffer_17_2_3 = load i16* %weight_buffer_17_2_2, align 2" [cnn.cpp:635]   --->   Operation 743 'load' 'weight_buffer_17_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_233_16 = sext i16 %weight_buffer_17_2_3 to i32" [cnn.cpp:635]   --->   Operation 744 'sext' 'tmp_233_16' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 745 [1/1] (6.38ns)   --->   "%tmp_235_16 = mul nsw i32 %tmp_233_16, %tmp_100" [cnn.cpp:635]   --->   Operation 745 'mul' 'tmp_235_16' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 746 [1/2] (2.32ns)   --->   "%weight_buffer_17_3_3 = load i16* %weight_buffer_17_3_2, align 2" [cnn.cpp:636]   --->   Operation 746 'load' 'weight_buffer_17_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_237_16 = sext i16 %weight_buffer_17_3_3 to i32" [cnn.cpp:636]   --->   Operation 747 'sext' 'tmp_237_16' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 748 [1/1] (6.38ns)   --->   "%tmp_239_16 = mul nsw i32 %tmp_237_16, %tmp_104" [cnn.cpp:636]   --->   Operation 748 'mul' 'tmp_239_16' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 749 [2/2] (3.25ns)   --->   "%output_buffer_18_lo = load i32* %output_buffer_18_ad, align 4" [cnn.cpp:631]   --->   Operation 749 'load' 'output_buffer_18_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 750 [1/2] (2.32ns)   --->   "%weight_buffer_18_0_3 = load i16* %weight_buffer_18_0_2, align 2" [cnn.cpp:633]   --->   Operation 750 'load' 'weight_buffer_18_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_225_17 = sext i16 %weight_buffer_18_0_3 to i32" [cnn.cpp:633]   --->   Operation 751 'sext' 'tmp_225_17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 752 [1/1] (6.38ns)   --->   "%tmp_227_17 = mul nsw i32 %tmp_225_17, %tmp_91" [cnn.cpp:633]   --->   Operation 752 'mul' 'tmp_227_17' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 753 [1/2] (2.32ns)   --->   "%weight_buffer_18_1_3 = load i16* %weight_buffer_18_1_2, align 2" [cnn.cpp:634]   --->   Operation 753 'load' 'weight_buffer_18_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_229_17 = sext i16 %weight_buffer_18_1_3 to i32" [cnn.cpp:634]   --->   Operation 754 'sext' 'tmp_229_17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 755 [1/1] (6.38ns)   --->   "%tmp_231_17 = mul nsw i32 %tmp_229_17, %tmp_95" [cnn.cpp:634]   --->   Operation 755 'mul' 'tmp_231_17' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 756 [1/2] (2.32ns)   --->   "%weight_buffer_18_2_3 = load i16* %weight_buffer_18_2_2, align 2" [cnn.cpp:635]   --->   Operation 756 'load' 'weight_buffer_18_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_233_17 = sext i16 %weight_buffer_18_2_3 to i32" [cnn.cpp:635]   --->   Operation 757 'sext' 'tmp_233_17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 758 [1/1] (6.38ns)   --->   "%tmp_235_17 = mul nsw i32 %tmp_233_17, %tmp_100" [cnn.cpp:635]   --->   Operation 758 'mul' 'tmp_235_17' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 759 [1/2] (2.32ns)   --->   "%weight_buffer_18_3_3 = load i16* %weight_buffer_18_3_2, align 2" [cnn.cpp:636]   --->   Operation 759 'load' 'weight_buffer_18_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_237_17 = sext i16 %weight_buffer_18_3_3 to i32" [cnn.cpp:636]   --->   Operation 760 'sext' 'tmp_237_17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 761 [1/1] (6.38ns)   --->   "%tmp_239_17 = mul nsw i32 %tmp_237_17, %tmp_104" [cnn.cpp:636]   --->   Operation 761 'mul' 'tmp_239_17' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 762 [2/2] (3.25ns)   --->   "%output_buffer_19_lo = load i32* %output_buffer_19_ad, align 4" [cnn.cpp:631]   --->   Operation 762 'load' 'output_buffer_19_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 763 [1/2] (2.32ns)   --->   "%weight_buffer_19_0_3 = load i16* %weight_buffer_19_0_2, align 2" [cnn.cpp:633]   --->   Operation 763 'load' 'weight_buffer_19_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_225_18 = sext i16 %weight_buffer_19_0_3 to i32" [cnn.cpp:633]   --->   Operation 764 'sext' 'tmp_225_18' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 765 [1/1] (6.38ns)   --->   "%tmp_227_18 = mul nsw i32 %tmp_225_18, %tmp_91" [cnn.cpp:633]   --->   Operation 765 'mul' 'tmp_227_18' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 766 [1/2] (2.32ns)   --->   "%weight_buffer_19_1_3 = load i16* %weight_buffer_19_1_2, align 2" [cnn.cpp:634]   --->   Operation 766 'load' 'weight_buffer_19_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_229_18 = sext i16 %weight_buffer_19_1_3 to i32" [cnn.cpp:634]   --->   Operation 767 'sext' 'tmp_229_18' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 768 [1/1] (6.38ns)   --->   "%tmp_231_18 = mul nsw i32 %tmp_229_18, %tmp_95" [cnn.cpp:634]   --->   Operation 768 'mul' 'tmp_231_18' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 769 [1/2] (2.32ns)   --->   "%weight_buffer_19_2_3 = load i16* %weight_buffer_19_2_2, align 2" [cnn.cpp:635]   --->   Operation 769 'load' 'weight_buffer_19_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_233_18 = sext i16 %weight_buffer_19_2_3 to i32" [cnn.cpp:635]   --->   Operation 770 'sext' 'tmp_233_18' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 771 [1/1] (6.38ns)   --->   "%tmp_235_18 = mul nsw i32 %tmp_233_18, %tmp_100" [cnn.cpp:635]   --->   Operation 771 'mul' 'tmp_235_18' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 772 [1/2] (2.32ns)   --->   "%weight_buffer_19_3_3 = load i16* %weight_buffer_19_3_2, align 2" [cnn.cpp:636]   --->   Operation 772 'load' 'weight_buffer_19_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_237_18 = sext i16 %weight_buffer_19_3_3 to i32" [cnn.cpp:636]   --->   Operation 773 'sext' 'tmp_237_18' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 774 [1/1] (6.38ns)   --->   "%tmp_239_18 = mul nsw i32 %tmp_237_18, %tmp_104" [cnn.cpp:636]   --->   Operation 774 'mul' 'tmp_239_18' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 775 [2/2] (3.25ns)   --->   "%output_buffer_20_lo = load i32* %output_buffer_20_ad, align 4" [cnn.cpp:631]   --->   Operation 775 'load' 'output_buffer_20_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 776 [1/2] (2.32ns)   --->   "%weight_buffer_20_0_3 = load i16* %weight_buffer_20_0_2, align 2" [cnn.cpp:633]   --->   Operation 776 'load' 'weight_buffer_20_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_225_19 = sext i16 %weight_buffer_20_0_3 to i32" [cnn.cpp:633]   --->   Operation 777 'sext' 'tmp_225_19' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 778 [1/1] (6.38ns)   --->   "%tmp_227_19 = mul nsw i32 %tmp_225_19, %tmp_91" [cnn.cpp:633]   --->   Operation 778 'mul' 'tmp_227_19' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 779 [1/2] (2.32ns)   --->   "%weight_buffer_20_1_3 = load i16* %weight_buffer_20_1_2, align 2" [cnn.cpp:634]   --->   Operation 779 'load' 'weight_buffer_20_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_229_19 = sext i16 %weight_buffer_20_1_3 to i32" [cnn.cpp:634]   --->   Operation 780 'sext' 'tmp_229_19' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 781 [1/1] (6.38ns)   --->   "%tmp_231_19 = mul nsw i32 %tmp_229_19, %tmp_95" [cnn.cpp:634]   --->   Operation 781 'mul' 'tmp_231_19' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 782 [1/2] (2.32ns)   --->   "%weight_buffer_20_2_3 = load i16* %weight_buffer_20_2_2, align 2" [cnn.cpp:635]   --->   Operation 782 'load' 'weight_buffer_20_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_233_19 = sext i16 %weight_buffer_20_2_3 to i32" [cnn.cpp:635]   --->   Operation 783 'sext' 'tmp_233_19' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 784 [1/1] (6.38ns)   --->   "%tmp_235_19 = mul nsw i32 %tmp_233_19, %tmp_100" [cnn.cpp:635]   --->   Operation 784 'mul' 'tmp_235_19' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 785 [1/2] (2.32ns)   --->   "%weight_buffer_20_3_3 = load i16* %weight_buffer_20_3_2, align 2" [cnn.cpp:636]   --->   Operation 785 'load' 'weight_buffer_20_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_237_19 = sext i16 %weight_buffer_20_3_3 to i32" [cnn.cpp:636]   --->   Operation 786 'sext' 'tmp_237_19' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 787 [1/1] (6.38ns)   --->   "%tmp_239_19 = mul nsw i32 %tmp_237_19, %tmp_104" [cnn.cpp:636]   --->   Operation 787 'mul' 'tmp_239_19' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 788 [2/2] (3.25ns)   --->   "%output_buffer_21_lo = load i32* %output_buffer_21_ad, align 4" [cnn.cpp:631]   --->   Operation 788 'load' 'output_buffer_21_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 789 [1/2] (2.32ns)   --->   "%weight_buffer_21_0_3 = load i16* %weight_buffer_21_0_2, align 2" [cnn.cpp:633]   --->   Operation 789 'load' 'weight_buffer_21_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_225_20 = sext i16 %weight_buffer_21_0_3 to i32" [cnn.cpp:633]   --->   Operation 790 'sext' 'tmp_225_20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 791 [1/1] (6.38ns)   --->   "%tmp_227_20 = mul nsw i32 %tmp_225_20, %tmp_91" [cnn.cpp:633]   --->   Operation 791 'mul' 'tmp_227_20' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 792 [1/2] (2.32ns)   --->   "%weight_buffer_21_1_3 = load i16* %weight_buffer_21_1_2, align 2" [cnn.cpp:634]   --->   Operation 792 'load' 'weight_buffer_21_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_229_20 = sext i16 %weight_buffer_21_1_3 to i32" [cnn.cpp:634]   --->   Operation 793 'sext' 'tmp_229_20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 794 [1/1] (6.38ns)   --->   "%tmp_231_20 = mul nsw i32 %tmp_229_20, %tmp_95" [cnn.cpp:634]   --->   Operation 794 'mul' 'tmp_231_20' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 795 [1/2] (2.32ns)   --->   "%weight_buffer_21_2_3 = load i16* %weight_buffer_21_2_2, align 2" [cnn.cpp:635]   --->   Operation 795 'load' 'weight_buffer_21_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_233_20 = sext i16 %weight_buffer_21_2_3 to i32" [cnn.cpp:635]   --->   Operation 796 'sext' 'tmp_233_20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 797 [1/1] (6.38ns)   --->   "%tmp_235_20 = mul nsw i32 %tmp_233_20, %tmp_100" [cnn.cpp:635]   --->   Operation 797 'mul' 'tmp_235_20' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 798 [1/2] (2.32ns)   --->   "%weight_buffer_21_3_3 = load i16* %weight_buffer_21_3_2, align 2" [cnn.cpp:636]   --->   Operation 798 'load' 'weight_buffer_21_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_237_20 = sext i16 %weight_buffer_21_3_3 to i32" [cnn.cpp:636]   --->   Operation 799 'sext' 'tmp_237_20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 800 [1/1] (6.38ns)   --->   "%tmp_239_20 = mul nsw i32 %tmp_237_20, %tmp_104" [cnn.cpp:636]   --->   Operation 800 'mul' 'tmp_239_20' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 801 [2/2] (3.25ns)   --->   "%output_buffer_22_lo = load i32* %output_buffer_22_ad, align 4" [cnn.cpp:631]   --->   Operation 801 'load' 'output_buffer_22_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 802 [1/2] (2.32ns)   --->   "%weight_buffer_22_0_3 = load i16* %weight_buffer_22_0_2, align 2" [cnn.cpp:633]   --->   Operation 802 'load' 'weight_buffer_22_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_225_21 = sext i16 %weight_buffer_22_0_3 to i32" [cnn.cpp:633]   --->   Operation 803 'sext' 'tmp_225_21' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 804 [1/1] (6.38ns)   --->   "%tmp_227_21 = mul nsw i32 %tmp_225_21, %tmp_91" [cnn.cpp:633]   --->   Operation 804 'mul' 'tmp_227_21' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 805 [1/2] (2.32ns)   --->   "%weight_buffer_22_1_3 = load i16* %weight_buffer_22_1_2, align 2" [cnn.cpp:634]   --->   Operation 805 'load' 'weight_buffer_22_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_229_21 = sext i16 %weight_buffer_22_1_3 to i32" [cnn.cpp:634]   --->   Operation 806 'sext' 'tmp_229_21' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 807 [1/1] (6.38ns)   --->   "%tmp_231_21 = mul nsw i32 %tmp_229_21, %tmp_95" [cnn.cpp:634]   --->   Operation 807 'mul' 'tmp_231_21' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 808 [1/2] (2.32ns)   --->   "%weight_buffer_22_2_3 = load i16* %weight_buffer_22_2_2, align 2" [cnn.cpp:635]   --->   Operation 808 'load' 'weight_buffer_22_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_233_21 = sext i16 %weight_buffer_22_2_3 to i32" [cnn.cpp:635]   --->   Operation 809 'sext' 'tmp_233_21' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 810 [1/1] (6.38ns)   --->   "%tmp_235_21 = mul nsw i32 %tmp_233_21, %tmp_100" [cnn.cpp:635]   --->   Operation 810 'mul' 'tmp_235_21' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 811 [1/2] (2.32ns)   --->   "%weight_buffer_22_3_3 = load i16* %weight_buffer_22_3_2, align 2" [cnn.cpp:636]   --->   Operation 811 'load' 'weight_buffer_22_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_237_21 = sext i16 %weight_buffer_22_3_3 to i32" [cnn.cpp:636]   --->   Operation 812 'sext' 'tmp_237_21' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 813 [1/1] (6.38ns)   --->   "%tmp_239_21 = mul nsw i32 %tmp_237_21, %tmp_104" [cnn.cpp:636]   --->   Operation 813 'mul' 'tmp_239_21' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 814 [2/2] (3.25ns)   --->   "%output_buffer_23_lo = load i32* %output_buffer_23_ad, align 4" [cnn.cpp:631]   --->   Operation 814 'load' 'output_buffer_23_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 815 [1/2] (2.32ns)   --->   "%weight_buffer_23_0_3 = load i16* %weight_buffer_23_0_2, align 2" [cnn.cpp:633]   --->   Operation 815 'load' 'weight_buffer_23_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_225_22 = sext i16 %weight_buffer_23_0_3 to i32" [cnn.cpp:633]   --->   Operation 816 'sext' 'tmp_225_22' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 817 [1/1] (6.38ns)   --->   "%tmp_227_22 = mul nsw i32 %tmp_225_22, %tmp_91" [cnn.cpp:633]   --->   Operation 817 'mul' 'tmp_227_22' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 818 [1/2] (2.32ns)   --->   "%weight_buffer_23_1_3 = load i16* %weight_buffer_23_1_2, align 2" [cnn.cpp:634]   --->   Operation 818 'load' 'weight_buffer_23_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_229_22 = sext i16 %weight_buffer_23_1_3 to i32" [cnn.cpp:634]   --->   Operation 819 'sext' 'tmp_229_22' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 820 [1/1] (6.38ns)   --->   "%tmp_231_22 = mul nsw i32 %tmp_229_22, %tmp_95" [cnn.cpp:634]   --->   Operation 820 'mul' 'tmp_231_22' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 821 [1/2] (2.32ns)   --->   "%weight_buffer_23_2_3 = load i16* %weight_buffer_23_2_2, align 2" [cnn.cpp:635]   --->   Operation 821 'load' 'weight_buffer_23_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_233_22 = sext i16 %weight_buffer_23_2_3 to i32" [cnn.cpp:635]   --->   Operation 822 'sext' 'tmp_233_22' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 823 [1/1] (6.38ns)   --->   "%tmp_235_22 = mul nsw i32 %tmp_233_22, %tmp_100" [cnn.cpp:635]   --->   Operation 823 'mul' 'tmp_235_22' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 824 [1/2] (2.32ns)   --->   "%weight_buffer_23_3_3 = load i16* %weight_buffer_23_3_2, align 2" [cnn.cpp:636]   --->   Operation 824 'load' 'weight_buffer_23_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_237_22 = sext i16 %weight_buffer_23_3_3 to i32" [cnn.cpp:636]   --->   Operation 825 'sext' 'tmp_237_22' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 826 [1/1] (6.38ns)   --->   "%tmp_239_22 = mul nsw i32 %tmp_237_22, %tmp_104" [cnn.cpp:636]   --->   Operation 826 'mul' 'tmp_239_22' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 827 [2/2] (3.25ns)   --->   "%output_buffer_24_lo = load i32* %output_buffer_24_ad, align 4" [cnn.cpp:631]   --->   Operation 827 'load' 'output_buffer_24_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 828 [1/2] (2.32ns)   --->   "%weight_buffer_24_0_3 = load i16* %weight_buffer_24_0_2, align 2" [cnn.cpp:633]   --->   Operation 828 'load' 'weight_buffer_24_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_225_23 = sext i16 %weight_buffer_24_0_3 to i32" [cnn.cpp:633]   --->   Operation 829 'sext' 'tmp_225_23' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 830 [1/1] (6.38ns)   --->   "%tmp_227_23 = mul nsw i32 %tmp_225_23, %tmp_91" [cnn.cpp:633]   --->   Operation 830 'mul' 'tmp_227_23' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 831 [1/2] (2.32ns)   --->   "%weight_buffer_24_1_3 = load i16* %weight_buffer_24_1_2, align 2" [cnn.cpp:634]   --->   Operation 831 'load' 'weight_buffer_24_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_229_23 = sext i16 %weight_buffer_24_1_3 to i32" [cnn.cpp:634]   --->   Operation 832 'sext' 'tmp_229_23' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 833 [1/1] (6.38ns)   --->   "%tmp_231_23 = mul nsw i32 %tmp_229_23, %tmp_95" [cnn.cpp:634]   --->   Operation 833 'mul' 'tmp_231_23' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 834 [1/2] (2.32ns)   --->   "%weight_buffer_24_2_3 = load i16* %weight_buffer_24_2_2, align 2" [cnn.cpp:635]   --->   Operation 834 'load' 'weight_buffer_24_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_233_23 = sext i16 %weight_buffer_24_2_3 to i32" [cnn.cpp:635]   --->   Operation 835 'sext' 'tmp_233_23' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 836 [1/1] (6.38ns)   --->   "%tmp_235_23 = mul nsw i32 %tmp_233_23, %tmp_100" [cnn.cpp:635]   --->   Operation 836 'mul' 'tmp_235_23' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 837 [1/2] (2.32ns)   --->   "%weight_buffer_24_3_3 = load i16* %weight_buffer_24_3_2, align 2" [cnn.cpp:636]   --->   Operation 837 'load' 'weight_buffer_24_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_237_23 = sext i16 %weight_buffer_24_3_3 to i32" [cnn.cpp:636]   --->   Operation 838 'sext' 'tmp_237_23' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 839 [1/1] (6.38ns)   --->   "%tmp_239_23 = mul nsw i32 %tmp_237_23, %tmp_104" [cnn.cpp:636]   --->   Operation 839 'mul' 'tmp_239_23' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 840 [2/2] (3.25ns)   --->   "%output_buffer_25_lo = load i32* %output_buffer_25_ad, align 4" [cnn.cpp:631]   --->   Operation 840 'load' 'output_buffer_25_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 841 [1/2] (2.32ns)   --->   "%weight_buffer_25_0_3 = load i16* %weight_buffer_25_0_2, align 2" [cnn.cpp:633]   --->   Operation 841 'load' 'weight_buffer_25_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_225_24 = sext i16 %weight_buffer_25_0_3 to i32" [cnn.cpp:633]   --->   Operation 842 'sext' 'tmp_225_24' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 843 [1/1] (6.38ns)   --->   "%tmp_227_24 = mul nsw i32 %tmp_225_24, %tmp_91" [cnn.cpp:633]   --->   Operation 843 'mul' 'tmp_227_24' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 844 [1/2] (2.32ns)   --->   "%weight_buffer_25_1_3 = load i16* %weight_buffer_25_1_2, align 2" [cnn.cpp:634]   --->   Operation 844 'load' 'weight_buffer_25_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_229_24 = sext i16 %weight_buffer_25_1_3 to i32" [cnn.cpp:634]   --->   Operation 845 'sext' 'tmp_229_24' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 846 [1/1] (6.38ns)   --->   "%tmp_231_24 = mul nsw i32 %tmp_229_24, %tmp_95" [cnn.cpp:634]   --->   Operation 846 'mul' 'tmp_231_24' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 847 [1/2] (2.32ns)   --->   "%weight_buffer_25_2_3 = load i16* %weight_buffer_25_2_2, align 2" [cnn.cpp:635]   --->   Operation 847 'load' 'weight_buffer_25_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_233_24 = sext i16 %weight_buffer_25_2_3 to i32" [cnn.cpp:635]   --->   Operation 848 'sext' 'tmp_233_24' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 849 [1/1] (6.38ns)   --->   "%tmp_235_24 = mul nsw i32 %tmp_233_24, %tmp_100" [cnn.cpp:635]   --->   Operation 849 'mul' 'tmp_235_24' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 850 [1/2] (2.32ns)   --->   "%weight_buffer_25_3_3 = load i16* %weight_buffer_25_3_2, align 2" [cnn.cpp:636]   --->   Operation 850 'load' 'weight_buffer_25_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_237_24 = sext i16 %weight_buffer_25_3_3 to i32" [cnn.cpp:636]   --->   Operation 851 'sext' 'tmp_237_24' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 852 [1/1] (6.38ns)   --->   "%tmp_239_24 = mul nsw i32 %tmp_237_24, %tmp_104" [cnn.cpp:636]   --->   Operation 852 'mul' 'tmp_239_24' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 853 [2/2] (3.25ns)   --->   "%output_buffer_26_lo = load i32* %output_buffer_26_ad, align 4" [cnn.cpp:631]   --->   Operation 853 'load' 'output_buffer_26_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 854 [1/2] (2.32ns)   --->   "%weight_buffer_26_0_3 = load i16* %weight_buffer_26_0_2, align 2" [cnn.cpp:633]   --->   Operation 854 'load' 'weight_buffer_26_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_225_25 = sext i16 %weight_buffer_26_0_3 to i32" [cnn.cpp:633]   --->   Operation 855 'sext' 'tmp_225_25' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 856 [1/1] (6.38ns)   --->   "%tmp_227_25 = mul nsw i32 %tmp_225_25, %tmp_91" [cnn.cpp:633]   --->   Operation 856 'mul' 'tmp_227_25' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 857 [1/2] (2.32ns)   --->   "%weight_buffer_26_1_3 = load i16* %weight_buffer_26_1_2, align 2" [cnn.cpp:634]   --->   Operation 857 'load' 'weight_buffer_26_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_229_25 = sext i16 %weight_buffer_26_1_3 to i32" [cnn.cpp:634]   --->   Operation 858 'sext' 'tmp_229_25' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 859 [1/1] (6.38ns)   --->   "%tmp_231_25 = mul nsw i32 %tmp_229_25, %tmp_95" [cnn.cpp:634]   --->   Operation 859 'mul' 'tmp_231_25' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 860 [1/2] (2.32ns)   --->   "%weight_buffer_26_2_3 = load i16* %weight_buffer_26_2_2, align 2" [cnn.cpp:635]   --->   Operation 860 'load' 'weight_buffer_26_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_233_25 = sext i16 %weight_buffer_26_2_3 to i32" [cnn.cpp:635]   --->   Operation 861 'sext' 'tmp_233_25' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 862 [1/1] (6.38ns)   --->   "%tmp_235_25 = mul nsw i32 %tmp_233_25, %tmp_100" [cnn.cpp:635]   --->   Operation 862 'mul' 'tmp_235_25' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 863 [1/2] (2.32ns)   --->   "%weight_buffer_26_3_3 = load i16* %weight_buffer_26_3_2, align 2" [cnn.cpp:636]   --->   Operation 863 'load' 'weight_buffer_26_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_237_25 = sext i16 %weight_buffer_26_3_3 to i32" [cnn.cpp:636]   --->   Operation 864 'sext' 'tmp_237_25' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 865 [1/1] (6.38ns)   --->   "%tmp_239_25 = mul nsw i32 %tmp_237_25, %tmp_104" [cnn.cpp:636]   --->   Operation 865 'mul' 'tmp_239_25' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 866 [2/2] (3.25ns)   --->   "%output_buffer_27_lo = load i32* %output_buffer_27_ad, align 4" [cnn.cpp:631]   --->   Operation 866 'load' 'output_buffer_27_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 867 [1/2] (2.32ns)   --->   "%weight_buffer_27_0_3 = load i16* %weight_buffer_27_0_2, align 2" [cnn.cpp:633]   --->   Operation 867 'load' 'weight_buffer_27_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_225_26 = sext i16 %weight_buffer_27_0_3 to i32" [cnn.cpp:633]   --->   Operation 868 'sext' 'tmp_225_26' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 869 [1/1] (6.38ns)   --->   "%tmp_227_26 = mul nsw i32 %tmp_225_26, %tmp_91" [cnn.cpp:633]   --->   Operation 869 'mul' 'tmp_227_26' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 870 [1/2] (2.32ns)   --->   "%weight_buffer_27_1_3 = load i16* %weight_buffer_27_1_2, align 2" [cnn.cpp:634]   --->   Operation 870 'load' 'weight_buffer_27_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_229_26 = sext i16 %weight_buffer_27_1_3 to i32" [cnn.cpp:634]   --->   Operation 871 'sext' 'tmp_229_26' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 872 [1/1] (6.38ns)   --->   "%tmp_231_26 = mul nsw i32 %tmp_229_26, %tmp_95" [cnn.cpp:634]   --->   Operation 872 'mul' 'tmp_231_26' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 873 [1/2] (2.32ns)   --->   "%weight_buffer_27_2_3 = load i16* %weight_buffer_27_2_2, align 2" [cnn.cpp:635]   --->   Operation 873 'load' 'weight_buffer_27_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_233_26 = sext i16 %weight_buffer_27_2_3 to i32" [cnn.cpp:635]   --->   Operation 874 'sext' 'tmp_233_26' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 875 [1/1] (6.38ns)   --->   "%tmp_235_26 = mul nsw i32 %tmp_233_26, %tmp_100" [cnn.cpp:635]   --->   Operation 875 'mul' 'tmp_235_26' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 876 [1/2] (2.32ns)   --->   "%weight_buffer_27_3_3 = load i16* %weight_buffer_27_3_2, align 2" [cnn.cpp:636]   --->   Operation 876 'load' 'weight_buffer_27_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_237_26 = sext i16 %weight_buffer_27_3_3 to i32" [cnn.cpp:636]   --->   Operation 877 'sext' 'tmp_237_26' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 878 [1/1] (6.38ns)   --->   "%tmp_239_26 = mul nsw i32 %tmp_237_26, %tmp_104" [cnn.cpp:636]   --->   Operation 878 'mul' 'tmp_239_26' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 879 [2/2] (3.25ns)   --->   "%output_buffer_28_lo = load i32* %output_buffer_28_ad, align 4" [cnn.cpp:631]   --->   Operation 879 'load' 'output_buffer_28_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 880 [1/2] (2.32ns)   --->   "%weight_buffer_28_0_3 = load i16* %weight_buffer_28_0_2, align 2" [cnn.cpp:633]   --->   Operation 880 'load' 'weight_buffer_28_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_225_27 = sext i16 %weight_buffer_28_0_3 to i32" [cnn.cpp:633]   --->   Operation 881 'sext' 'tmp_225_27' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 882 [1/1] (6.38ns)   --->   "%tmp_227_27 = mul nsw i32 %tmp_225_27, %tmp_91" [cnn.cpp:633]   --->   Operation 882 'mul' 'tmp_227_27' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 883 [1/2] (2.32ns)   --->   "%weight_buffer_28_1_3 = load i16* %weight_buffer_28_1_2, align 2" [cnn.cpp:634]   --->   Operation 883 'load' 'weight_buffer_28_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_229_27 = sext i16 %weight_buffer_28_1_3 to i32" [cnn.cpp:634]   --->   Operation 884 'sext' 'tmp_229_27' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 885 [1/1] (6.38ns)   --->   "%tmp_231_27 = mul nsw i32 %tmp_229_27, %tmp_95" [cnn.cpp:634]   --->   Operation 885 'mul' 'tmp_231_27' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 886 [1/2] (2.32ns)   --->   "%weight_buffer_28_2_3 = load i16* %weight_buffer_28_2_2, align 2" [cnn.cpp:635]   --->   Operation 886 'load' 'weight_buffer_28_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_233_27 = sext i16 %weight_buffer_28_2_3 to i32" [cnn.cpp:635]   --->   Operation 887 'sext' 'tmp_233_27' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 888 [1/1] (6.38ns)   --->   "%tmp_235_27 = mul nsw i32 %tmp_233_27, %tmp_100" [cnn.cpp:635]   --->   Operation 888 'mul' 'tmp_235_27' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 889 [1/2] (2.32ns)   --->   "%weight_buffer_28_3_3 = load i16* %weight_buffer_28_3_2, align 2" [cnn.cpp:636]   --->   Operation 889 'load' 'weight_buffer_28_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_237_27 = sext i16 %weight_buffer_28_3_3 to i32" [cnn.cpp:636]   --->   Operation 890 'sext' 'tmp_237_27' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 891 [1/1] (6.38ns)   --->   "%tmp_239_27 = mul nsw i32 %tmp_237_27, %tmp_104" [cnn.cpp:636]   --->   Operation 891 'mul' 'tmp_239_27' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 892 [2/2] (3.25ns)   --->   "%output_buffer_29_lo = load i32* %output_buffer_29_ad, align 4" [cnn.cpp:631]   --->   Operation 892 'load' 'output_buffer_29_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 893 [1/2] (2.32ns)   --->   "%weight_buffer_29_0_3 = load i16* %weight_buffer_29_0_2, align 2" [cnn.cpp:633]   --->   Operation 893 'load' 'weight_buffer_29_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_225_28 = sext i16 %weight_buffer_29_0_3 to i32" [cnn.cpp:633]   --->   Operation 894 'sext' 'tmp_225_28' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 895 [1/1] (6.38ns)   --->   "%tmp_227_28 = mul nsw i32 %tmp_225_28, %tmp_91" [cnn.cpp:633]   --->   Operation 895 'mul' 'tmp_227_28' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 896 [1/2] (2.32ns)   --->   "%weight_buffer_29_1_3 = load i16* %weight_buffer_29_1_2, align 2" [cnn.cpp:634]   --->   Operation 896 'load' 'weight_buffer_29_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_229_28 = sext i16 %weight_buffer_29_1_3 to i32" [cnn.cpp:634]   --->   Operation 897 'sext' 'tmp_229_28' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 898 [1/1] (6.38ns)   --->   "%tmp_231_28 = mul nsw i32 %tmp_229_28, %tmp_95" [cnn.cpp:634]   --->   Operation 898 'mul' 'tmp_231_28' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 899 [1/2] (2.32ns)   --->   "%weight_buffer_29_2_3 = load i16* %weight_buffer_29_2_2, align 2" [cnn.cpp:635]   --->   Operation 899 'load' 'weight_buffer_29_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_233_28 = sext i16 %weight_buffer_29_2_3 to i32" [cnn.cpp:635]   --->   Operation 900 'sext' 'tmp_233_28' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 901 [1/1] (6.38ns)   --->   "%tmp_235_28 = mul nsw i32 %tmp_233_28, %tmp_100" [cnn.cpp:635]   --->   Operation 901 'mul' 'tmp_235_28' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 902 [1/2] (2.32ns)   --->   "%weight_buffer_29_3_3 = load i16* %weight_buffer_29_3_2, align 2" [cnn.cpp:636]   --->   Operation 902 'load' 'weight_buffer_29_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_237_28 = sext i16 %weight_buffer_29_3_3 to i32" [cnn.cpp:636]   --->   Operation 903 'sext' 'tmp_237_28' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 904 [1/1] (6.38ns)   --->   "%tmp_239_28 = mul nsw i32 %tmp_237_28, %tmp_104" [cnn.cpp:636]   --->   Operation 904 'mul' 'tmp_239_28' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 905 [2/2] (3.25ns)   --->   "%output_buffer_30_lo = load i32* %output_buffer_30_ad, align 4" [cnn.cpp:631]   --->   Operation 905 'load' 'output_buffer_30_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 906 [1/2] (2.32ns)   --->   "%weight_buffer_30_0_3 = load i16* %weight_buffer_30_0_2, align 2" [cnn.cpp:633]   --->   Operation 906 'load' 'weight_buffer_30_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_225_29 = sext i16 %weight_buffer_30_0_3 to i32" [cnn.cpp:633]   --->   Operation 907 'sext' 'tmp_225_29' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 908 [1/1] (6.38ns)   --->   "%tmp_227_29 = mul nsw i32 %tmp_225_29, %tmp_91" [cnn.cpp:633]   --->   Operation 908 'mul' 'tmp_227_29' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 909 [1/2] (2.32ns)   --->   "%weight_buffer_30_1_3 = load i16* %weight_buffer_30_1_2, align 2" [cnn.cpp:634]   --->   Operation 909 'load' 'weight_buffer_30_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_229_29 = sext i16 %weight_buffer_30_1_3 to i32" [cnn.cpp:634]   --->   Operation 910 'sext' 'tmp_229_29' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 911 [1/1] (6.38ns)   --->   "%tmp_231_29 = mul nsw i32 %tmp_229_29, %tmp_95" [cnn.cpp:634]   --->   Operation 911 'mul' 'tmp_231_29' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 912 [1/2] (2.32ns)   --->   "%weight_buffer_30_2_3 = load i16* %weight_buffer_30_2_2, align 2" [cnn.cpp:635]   --->   Operation 912 'load' 'weight_buffer_30_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_233_29 = sext i16 %weight_buffer_30_2_3 to i32" [cnn.cpp:635]   --->   Operation 913 'sext' 'tmp_233_29' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 914 [1/1] (6.38ns)   --->   "%tmp_235_29 = mul nsw i32 %tmp_233_29, %tmp_100" [cnn.cpp:635]   --->   Operation 914 'mul' 'tmp_235_29' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 915 [1/2] (2.32ns)   --->   "%weight_buffer_30_3_3 = load i16* %weight_buffer_30_3_2, align 2" [cnn.cpp:636]   --->   Operation 915 'load' 'weight_buffer_30_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_237_29 = sext i16 %weight_buffer_30_3_3 to i32" [cnn.cpp:636]   --->   Operation 916 'sext' 'tmp_237_29' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 917 [1/1] (6.38ns)   --->   "%tmp_239_29 = mul nsw i32 %tmp_237_29, %tmp_104" [cnn.cpp:636]   --->   Operation 917 'mul' 'tmp_239_29' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 918 [2/2] (3.25ns)   --->   "%output_buffer_31_lo = load i32* %output_buffer_31_ad, align 4" [cnn.cpp:631]   --->   Operation 918 'load' 'output_buffer_31_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 919 [1/2] (2.32ns)   --->   "%weight_buffer_31_0_3 = load i16* %weight_buffer_31_0_2, align 2" [cnn.cpp:633]   --->   Operation 919 'load' 'weight_buffer_31_0_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_225_30 = sext i16 %weight_buffer_31_0_3 to i32" [cnn.cpp:633]   --->   Operation 920 'sext' 'tmp_225_30' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 921 [1/1] (6.38ns)   --->   "%tmp_227_30 = mul nsw i32 %tmp_225_30, %tmp_91" [cnn.cpp:633]   --->   Operation 921 'mul' 'tmp_227_30' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 922 [1/2] (2.32ns)   --->   "%weight_buffer_31_1_3 = load i16* %weight_buffer_31_1_2, align 2" [cnn.cpp:634]   --->   Operation 922 'load' 'weight_buffer_31_1_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_229_30 = sext i16 %weight_buffer_31_1_3 to i32" [cnn.cpp:634]   --->   Operation 923 'sext' 'tmp_229_30' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 924 [1/1] (6.38ns)   --->   "%tmp_231_30 = mul nsw i32 %tmp_229_30, %tmp_95" [cnn.cpp:634]   --->   Operation 924 'mul' 'tmp_231_30' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 925 [1/2] (2.32ns)   --->   "%weight_buffer_31_2_3 = load i16* %weight_buffer_31_2_2, align 2" [cnn.cpp:635]   --->   Operation 925 'load' 'weight_buffer_31_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_233_30 = sext i16 %weight_buffer_31_2_3 to i32" [cnn.cpp:635]   --->   Operation 926 'sext' 'tmp_233_30' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 927 [1/1] (6.38ns)   --->   "%tmp_235_30 = mul nsw i32 %tmp_233_30, %tmp_100" [cnn.cpp:635]   --->   Operation 927 'mul' 'tmp_235_30' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 928 [1/2] (2.32ns)   --->   "%weight_buffer_31_3_3 = load i16* %weight_buffer_31_3_2, align 2" [cnn.cpp:636]   --->   Operation 928 'load' 'weight_buffer_31_3_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_237_30 = sext i16 %weight_buffer_31_3_3 to i32" [cnn.cpp:636]   --->   Operation 929 'sext' 'tmp_237_30' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_8 : Operation 930 [1/1] (6.38ns)   --->   "%tmp_239_30 = mul nsw i32 %tmp_237_30, %tmp_104" [cnn.cpp:636]   --->   Operation 930 'mul' 'tmp_239_30' <Predicate = (!exitcond_flatten6)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 7> <Delay = 7.67>
ST_9 : Operation 931 [1/2] (3.25ns)   --->   "%output_buffer_0_loa = load i32* %output_buffer_0_add, align 4" [cnn.cpp:631]   --->   Operation 931 'load' 'output_buffer_0_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_add_result2 = select i1 %or_cond_mid2, i32 %local_beta_buffer_0_s, i32 %output_buffer_0_loa" [cnn.cpp:626]   --->   Operation 932 'select' 'tmp_add_result2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_93 = ashr i32 %tmp_92, %tmp_82" [cnn.cpp:633]   --->   Operation 933 'ashr' 'tmp_93' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 934 [1/1] (4.42ns)   --->   "%tmp_98 = ashr i32 %tmp_97, %tmp_82" [cnn.cpp:634]   --->   Operation 934 'ashr' 'tmp_98' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_102 = ashr i32 %tmp_101, %tmp_82" [cnn.cpp:635]   --->   Operation 935 'ashr' 'tmp_102' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_106 = ashr i32 %tmp_105, %tmp_82" [cnn.cpp:636]   --->   Operation 936 'ashr' 'tmp_106' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 937 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp1 = add i32 %tmp_add_result2, %tmp_93" [cnn.cpp:641]   --->   Operation 937 'add' 'tmp1' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 938 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp3 = add i32 %tmp_106, %tmp_102" [cnn.cpp:641]   --->   Operation 938 'add' 'tmp3' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 939 [1/2] (3.25ns)   --->   "%output_buffer_1_loa = load i32* %output_buffer_1_add, align 4" [cnn.cpp:631]   --->   Operation 939 'load' 'output_buffer_1_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_add_result2_1 = select i1 %or_cond_mid2, i32 %local_beta_buffer_1_s, i32 %output_buffer_1_loa" [cnn.cpp:626]   --->   Operation 940 'select' 'tmp_add_result2_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_228_1 = ashr i32 %tmp_227_1, %tmp_82" [cnn.cpp:633]   --->   Operation 941 'ashr' 'tmp_228_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 942 [1/1] (4.42ns)   --->   "%tmp_232_1 = ashr i32 %tmp_231_1, %tmp_82" [cnn.cpp:634]   --->   Operation 942 'ashr' 'tmp_232_1' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp_236_1 = ashr i32 %tmp_235_1, %tmp_82" [cnn.cpp:635]   --->   Operation 943 'ashr' 'tmp_236_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp_240_1 = ashr i32 %tmp_239_1, %tmp_82" [cnn.cpp:636]   --->   Operation 944 'ashr' 'tmp_240_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 945 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp4 = add i32 %tmp_add_result2_1, %tmp_228_1" [cnn.cpp:641]   --->   Operation 945 'add' 'tmp4' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 946 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp6 = add i32 %tmp_240_1, %tmp_236_1" [cnn.cpp:641]   --->   Operation 946 'add' 'tmp6' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 947 [1/2] (3.25ns)   --->   "%output_buffer_2_loa = load i32* %output_buffer_2_add, align 4" [cnn.cpp:631]   --->   Operation 947 'load' 'output_buffer_2_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node tmp7)   --->   "%tmp_add_result2_2 = select i1 %or_cond_mid2, i32 %local_beta_buffer_2_s, i32 %output_buffer_2_loa" [cnn.cpp:626]   --->   Operation 948 'select' 'tmp_add_result2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node tmp7)   --->   "%tmp_228_2 = ashr i32 %tmp_227_2, %tmp_82" [cnn.cpp:633]   --->   Operation 949 'ashr' 'tmp_228_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 950 [1/1] (4.42ns)   --->   "%tmp_232_2 = ashr i32 %tmp_231_2, %tmp_82" [cnn.cpp:634]   --->   Operation 950 'ashr' 'tmp_232_2' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node tmp9)   --->   "%tmp_236_2 = ashr i32 %tmp_235_2, %tmp_82" [cnn.cpp:635]   --->   Operation 951 'ashr' 'tmp_236_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node tmp9)   --->   "%tmp_240_2 = ashr i32 %tmp_239_2, %tmp_82" [cnn.cpp:636]   --->   Operation 952 'ashr' 'tmp_240_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 953 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp7 = add i32 %tmp_add_result2_2, %tmp_228_2" [cnn.cpp:641]   --->   Operation 953 'add' 'tmp7' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 954 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp9 = add i32 %tmp_240_2, %tmp_236_2" [cnn.cpp:641]   --->   Operation 954 'add' 'tmp9' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 955 [1/2] (3.25ns)   --->   "%output_buffer_3_loa = load i32* %output_buffer_3_add, align 4" [cnn.cpp:631]   --->   Operation 955 'load' 'output_buffer_3_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%tmp_add_result2_3 = select i1 %or_cond_mid2, i32 %local_beta_buffer_3_s, i32 %output_buffer_3_loa" [cnn.cpp:626]   --->   Operation 956 'select' 'tmp_add_result2_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%tmp_228_3 = ashr i32 %tmp_227_3, %tmp_82" [cnn.cpp:633]   --->   Operation 957 'ashr' 'tmp_228_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 958 [1/1] (4.42ns)   --->   "%tmp_232_3 = ashr i32 %tmp_231_3, %tmp_82" [cnn.cpp:634]   --->   Operation 958 'ashr' 'tmp_232_3' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node tmp12)   --->   "%tmp_236_3 = ashr i32 %tmp_235_3, %tmp_82" [cnn.cpp:635]   --->   Operation 959 'ashr' 'tmp_236_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node tmp12)   --->   "%tmp_240_3 = ashr i32 %tmp_239_3, %tmp_82" [cnn.cpp:636]   --->   Operation 960 'ashr' 'tmp_240_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 961 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp10 = add i32 %tmp_add_result2_3, %tmp_228_3" [cnn.cpp:641]   --->   Operation 961 'add' 'tmp10' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 962 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp12 = add i32 %tmp_240_3, %tmp_236_3" [cnn.cpp:641]   --->   Operation 962 'add' 'tmp12' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 963 [1/2] (3.25ns)   --->   "%output_buffer_4_loa = load i32* %output_buffer_4_add, align 4" [cnn.cpp:631]   --->   Operation 963 'load' 'output_buffer_4_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node tmp13)   --->   "%tmp_add_result2_4 = select i1 %or_cond_mid2, i32 %local_beta_buffer_4_s, i32 %output_buffer_4_loa" [cnn.cpp:626]   --->   Operation 964 'select' 'tmp_add_result2_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node tmp13)   --->   "%tmp_228_4 = ashr i32 %tmp_227_4, %tmp_82" [cnn.cpp:633]   --->   Operation 965 'ashr' 'tmp_228_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 966 [1/1] (4.42ns)   --->   "%tmp_232_4 = ashr i32 %tmp_231_4, %tmp_82" [cnn.cpp:634]   --->   Operation 966 'ashr' 'tmp_232_4' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node tmp15)   --->   "%tmp_236_4 = ashr i32 %tmp_235_4, %tmp_82" [cnn.cpp:635]   --->   Operation 967 'ashr' 'tmp_236_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node tmp15)   --->   "%tmp_240_4 = ashr i32 %tmp_239_4, %tmp_82" [cnn.cpp:636]   --->   Operation 968 'ashr' 'tmp_240_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 969 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp13 = add i32 %tmp_add_result2_4, %tmp_228_4" [cnn.cpp:641]   --->   Operation 969 'add' 'tmp13' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 970 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp15 = add i32 %tmp_240_4, %tmp_236_4" [cnn.cpp:641]   --->   Operation 970 'add' 'tmp15' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 971 [1/2] (3.25ns)   --->   "%output_buffer_5_loa = load i32* %output_buffer_5_add, align 4" [cnn.cpp:631]   --->   Operation 971 'load' 'output_buffer_5_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node tmp16)   --->   "%tmp_add_result2_5 = select i1 %or_cond_mid2, i32 %local_beta_buffer_5_s, i32 %output_buffer_5_loa" [cnn.cpp:626]   --->   Operation 972 'select' 'tmp_add_result2_5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node tmp16)   --->   "%tmp_228_5 = ashr i32 %tmp_227_5, %tmp_82" [cnn.cpp:633]   --->   Operation 973 'ashr' 'tmp_228_5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 974 [1/1] (4.42ns)   --->   "%tmp_232_5 = ashr i32 %tmp_231_5, %tmp_82" [cnn.cpp:634]   --->   Operation 974 'ashr' 'tmp_232_5' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node tmp18)   --->   "%tmp_236_5 = ashr i32 %tmp_235_5, %tmp_82" [cnn.cpp:635]   --->   Operation 975 'ashr' 'tmp_236_5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node tmp18)   --->   "%tmp_240_5 = ashr i32 %tmp_239_5, %tmp_82" [cnn.cpp:636]   --->   Operation 976 'ashr' 'tmp_240_5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 977 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp16 = add i32 %tmp_add_result2_5, %tmp_228_5" [cnn.cpp:641]   --->   Operation 977 'add' 'tmp16' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 978 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp18 = add i32 %tmp_240_5, %tmp_236_5" [cnn.cpp:641]   --->   Operation 978 'add' 'tmp18' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 979 [1/2] (3.25ns)   --->   "%output_buffer_6_loa = load i32* %output_buffer_6_add, align 4" [cnn.cpp:631]   --->   Operation 979 'load' 'output_buffer_6_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node tmp19)   --->   "%tmp_add_result2_6 = select i1 %or_cond_mid2, i32 %local_beta_buffer_6_s, i32 %output_buffer_6_loa" [cnn.cpp:626]   --->   Operation 980 'select' 'tmp_add_result2_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node tmp19)   --->   "%tmp_228_6 = ashr i32 %tmp_227_6, %tmp_82" [cnn.cpp:633]   --->   Operation 981 'ashr' 'tmp_228_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 982 [1/1] (4.42ns)   --->   "%tmp_232_6 = ashr i32 %tmp_231_6, %tmp_82" [cnn.cpp:634]   --->   Operation 982 'ashr' 'tmp_232_6' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node tmp21)   --->   "%tmp_236_6 = ashr i32 %tmp_235_6, %tmp_82" [cnn.cpp:635]   --->   Operation 983 'ashr' 'tmp_236_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node tmp21)   --->   "%tmp_240_6 = ashr i32 %tmp_239_6, %tmp_82" [cnn.cpp:636]   --->   Operation 984 'ashr' 'tmp_240_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 985 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp19 = add i32 %tmp_add_result2_6, %tmp_228_6" [cnn.cpp:641]   --->   Operation 985 'add' 'tmp19' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 986 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp21 = add i32 %tmp_240_6, %tmp_236_6" [cnn.cpp:641]   --->   Operation 986 'add' 'tmp21' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 987 [1/2] (3.25ns)   --->   "%output_buffer_7_loa = load i32* %output_buffer_7_add, align 4" [cnn.cpp:631]   --->   Operation 987 'load' 'output_buffer_7_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node tmp22)   --->   "%tmp_add_result2_7 = select i1 %or_cond_mid2, i32 %local_beta_buffer_7_s, i32 %output_buffer_7_loa" [cnn.cpp:626]   --->   Operation 988 'select' 'tmp_add_result2_7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node tmp22)   --->   "%tmp_228_7 = ashr i32 %tmp_227_7, %tmp_82" [cnn.cpp:633]   --->   Operation 989 'ashr' 'tmp_228_7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 990 [1/1] (4.42ns)   --->   "%tmp_232_7 = ashr i32 %tmp_231_7, %tmp_82" [cnn.cpp:634]   --->   Operation 990 'ashr' 'tmp_232_7' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node tmp24)   --->   "%tmp_236_7 = ashr i32 %tmp_235_7, %tmp_82" [cnn.cpp:635]   --->   Operation 991 'ashr' 'tmp_236_7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node tmp24)   --->   "%tmp_240_7 = ashr i32 %tmp_239_7, %tmp_82" [cnn.cpp:636]   --->   Operation 992 'ashr' 'tmp_240_7' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 993 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp22 = add i32 %tmp_add_result2_7, %tmp_228_7" [cnn.cpp:641]   --->   Operation 993 'add' 'tmp22' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 994 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp24 = add i32 %tmp_240_7, %tmp_236_7" [cnn.cpp:641]   --->   Operation 994 'add' 'tmp24' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 995 [1/2] (3.25ns)   --->   "%output_buffer_8_loa = load i32* %output_buffer_8_add, align 4" [cnn.cpp:631]   --->   Operation 995 'load' 'output_buffer_8_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node tmp25)   --->   "%tmp_add_result2_8 = select i1 %or_cond_mid2, i32 %local_beta_buffer_8_s, i32 %output_buffer_8_loa" [cnn.cpp:626]   --->   Operation 996 'select' 'tmp_add_result2_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node tmp25)   --->   "%tmp_228_8 = ashr i32 %tmp_227_8, %tmp_82" [cnn.cpp:633]   --->   Operation 997 'ashr' 'tmp_228_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 998 [1/1] (4.42ns)   --->   "%tmp_232_8 = ashr i32 %tmp_231_8, %tmp_82" [cnn.cpp:634]   --->   Operation 998 'ashr' 'tmp_232_8' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node tmp27)   --->   "%tmp_236_8 = ashr i32 %tmp_235_8, %tmp_82" [cnn.cpp:635]   --->   Operation 999 'ashr' 'tmp_236_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node tmp27)   --->   "%tmp_240_8 = ashr i32 %tmp_239_8, %tmp_82" [cnn.cpp:636]   --->   Operation 1000 'ashr' 'tmp_240_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1001 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp25 = add i32 %tmp_add_result2_8, %tmp_228_8" [cnn.cpp:641]   --->   Operation 1001 'add' 'tmp25' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1002 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp27 = add i32 %tmp_240_8, %tmp_236_8" [cnn.cpp:641]   --->   Operation 1002 'add' 'tmp27' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1003 [1/2] (3.25ns)   --->   "%output_buffer_9_loa = load i32* %output_buffer_9_add, align 4" [cnn.cpp:631]   --->   Operation 1003 'load' 'output_buffer_9_loa' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node tmp28)   --->   "%tmp_add_result2_9 = select i1 %or_cond_mid2, i32 %local_beta_buffer_9_s, i32 %output_buffer_9_loa" [cnn.cpp:626]   --->   Operation 1004 'select' 'tmp_add_result2_9' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node tmp28)   --->   "%tmp_228_9 = ashr i32 %tmp_227_9, %tmp_82" [cnn.cpp:633]   --->   Operation 1005 'ashr' 'tmp_228_9' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1006 [1/1] (4.42ns)   --->   "%tmp_232_9 = ashr i32 %tmp_231_9, %tmp_82" [cnn.cpp:634]   --->   Operation 1006 'ashr' 'tmp_232_9' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node tmp30)   --->   "%tmp_236_9 = ashr i32 %tmp_235_9, %tmp_82" [cnn.cpp:635]   --->   Operation 1007 'ashr' 'tmp_236_9' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node tmp30)   --->   "%tmp_240_9 = ashr i32 %tmp_239_9, %tmp_82" [cnn.cpp:636]   --->   Operation 1008 'ashr' 'tmp_240_9' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1009 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp28 = add i32 %tmp_add_result2_9, %tmp_228_9" [cnn.cpp:641]   --->   Operation 1009 'add' 'tmp28' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1010 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp30 = add i32 %tmp_240_9, %tmp_236_9" [cnn.cpp:641]   --->   Operation 1010 'add' 'tmp30' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1011 [1/2] (3.25ns)   --->   "%output_buffer_10_lo = load i32* %output_buffer_10_ad, align 4" [cnn.cpp:631]   --->   Operation 1011 'load' 'output_buffer_10_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node tmp31)   --->   "%tmp_add_result2_s = select i1 %or_cond_mid2, i32 %local_beta_buffer_10_1, i32 %output_buffer_10_lo" [cnn.cpp:626]   --->   Operation 1012 'select' 'tmp_add_result2_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node tmp31)   --->   "%tmp_228_s = ashr i32 %tmp_227_s, %tmp_82" [cnn.cpp:633]   --->   Operation 1013 'ashr' 'tmp_228_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1014 [1/1] (4.42ns)   --->   "%tmp_232_s = ashr i32 %tmp_231_s, %tmp_82" [cnn.cpp:634]   --->   Operation 1014 'ashr' 'tmp_232_s' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node tmp33)   --->   "%tmp_236_s = ashr i32 %tmp_235_s, %tmp_82" [cnn.cpp:635]   --->   Operation 1015 'ashr' 'tmp_236_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node tmp33)   --->   "%tmp_240_s = ashr i32 %tmp_239_s, %tmp_82" [cnn.cpp:636]   --->   Operation 1016 'ashr' 'tmp_240_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1017 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp31 = add i32 %tmp_add_result2_s, %tmp_228_s" [cnn.cpp:641]   --->   Operation 1017 'add' 'tmp31' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1018 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp33 = add i32 %tmp_240_s, %tmp_236_s" [cnn.cpp:641]   --->   Operation 1018 'add' 'tmp33' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1019 [1/2] (3.25ns)   --->   "%output_buffer_11_lo = load i32* %output_buffer_11_ad, align 4" [cnn.cpp:631]   --->   Operation 1019 'load' 'output_buffer_11_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node tmp34)   --->   "%tmp_add_result2_10 = select i1 %or_cond_mid2, i32 %local_beta_buffer_11_1, i32 %output_buffer_11_lo" [cnn.cpp:626]   --->   Operation 1020 'select' 'tmp_add_result2_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node tmp34)   --->   "%tmp_228_10 = ashr i32 %tmp_227_10, %tmp_82" [cnn.cpp:633]   --->   Operation 1021 'ashr' 'tmp_228_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1022 [1/1] (4.42ns)   --->   "%tmp_232_10 = ashr i32 %tmp_231_10, %tmp_82" [cnn.cpp:634]   --->   Operation 1022 'ashr' 'tmp_232_10' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node tmp36)   --->   "%tmp_236_10 = ashr i32 %tmp_235_10, %tmp_82" [cnn.cpp:635]   --->   Operation 1023 'ashr' 'tmp_236_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node tmp36)   --->   "%tmp_240_10 = ashr i32 %tmp_239_10, %tmp_82" [cnn.cpp:636]   --->   Operation 1024 'ashr' 'tmp_240_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1025 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp34 = add i32 %tmp_add_result2_10, %tmp_228_10" [cnn.cpp:641]   --->   Operation 1025 'add' 'tmp34' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1026 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp36 = add i32 %tmp_240_10, %tmp_236_10" [cnn.cpp:641]   --->   Operation 1026 'add' 'tmp36' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1027 [1/2] (3.25ns)   --->   "%output_buffer_12_lo = load i32* %output_buffer_12_ad, align 4" [cnn.cpp:631]   --->   Operation 1027 'load' 'output_buffer_12_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node tmp37)   --->   "%tmp_add_result2_11 = select i1 %or_cond_mid2, i32 %local_beta_buffer_12_1, i32 %output_buffer_12_lo" [cnn.cpp:626]   --->   Operation 1028 'select' 'tmp_add_result2_11' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node tmp37)   --->   "%tmp_228_11 = ashr i32 %tmp_227_11, %tmp_82" [cnn.cpp:633]   --->   Operation 1029 'ashr' 'tmp_228_11' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1030 [1/1] (4.42ns)   --->   "%tmp_232_11 = ashr i32 %tmp_231_11, %tmp_82" [cnn.cpp:634]   --->   Operation 1030 'ashr' 'tmp_232_11' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node tmp39)   --->   "%tmp_236_11 = ashr i32 %tmp_235_11, %tmp_82" [cnn.cpp:635]   --->   Operation 1031 'ashr' 'tmp_236_11' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node tmp39)   --->   "%tmp_240_11 = ashr i32 %tmp_239_11, %tmp_82" [cnn.cpp:636]   --->   Operation 1032 'ashr' 'tmp_240_11' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1033 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp37 = add i32 %tmp_add_result2_11, %tmp_228_11" [cnn.cpp:641]   --->   Operation 1033 'add' 'tmp37' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1034 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp39 = add i32 %tmp_240_11, %tmp_236_11" [cnn.cpp:641]   --->   Operation 1034 'add' 'tmp39' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1035 [1/2] (3.25ns)   --->   "%output_buffer_13_lo = load i32* %output_buffer_13_ad, align 4" [cnn.cpp:631]   --->   Operation 1035 'load' 'output_buffer_13_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node tmp40)   --->   "%tmp_add_result2_12 = select i1 %or_cond_mid2, i32 %local_beta_buffer_13_1, i32 %output_buffer_13_lo" [cnn.cpp:626]   --->   Operation 1036 'select' 'tmp_add_result2_12' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node tmp40)   --->   "%tmp_228_12 = ashr i32 %tmp_227_12, %tmp_82" [cnn.cpp:633]   --->   Operation 1037 'ashr' 'tmp_228_12' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1038 [1/1] (4.42ns)   --->   "%tmp_232_12 = ashr i32 %tmp_231_12, %tmp_82" [cnn.cpp:634]   --->   Operation 1038 'ashr' 'tmp_232_12' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node tmp42)   --->   "%tmp_236_12 = ashr i32 %tmp_235_12, %tmp_82" [cnn.cpp:635]   --->   Operation 1039 'ashr' 'tmp_236_12' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node tmp42)   --->   "%tmp_240_12 = ashr i32 %tmp_239_12, %tmp_82" [cnn.cpp:636]   --->   Operation 1040 'ashr' 'tmp_240_12' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1041 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp40 = add i32 %tmp_add_result2_12, %tmp_228_12" [cnn.cpp:641]   --->   Operation 1041 'add' 'tmp40' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1042 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp42 = add i32 %tmp_240_12, %tmp_236_12" [cnn.cpp:641]   --->   Operation 1042 'add' 'tmp42' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1043 [1/2] (3.25ns)   --->   "%output_buffer_14_lo = load i32* %output_buffer_14_ad, align 4" [cnn.cpp:631]   --->   Operation 1043 'load' 'output_buffer_14_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node tmp43)   --->   "%tmp_add_result2_13 = select i1 %or_cond_mid2, i32 %local_beta_buffer_14_1, i32 %output_buffer_14_lo" [cnn.cpp:626]   --->   Operation 1044 'select' 'tmp_add_result2_13' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node tmp43)   --->   "%tmp_228_13 = ashr i32 %tmp_227_13, %tmp_82" [cnn.cpp:633]   --->   Operation 1045 'ashr' 'tmp_228_13' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1046 [1/1] (4.42ns)   --->   "%tmp_232_13 = ashr i32 %tmp_231_13, %tmp_82" [cnn.cpp:634]   --->   Operation 1046 'ashr' 'tmp_232_13' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node tmp45)   --->   "%tmp_236_13 = ashr i32 %tmp_235_13, %tmp_82" [cnn.cpp:635]   --->   Operation 1047 'ashr' 'tmp_236_13' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node tmp45)   --->   "%tmp_240_13 = ashr i32 %tmp_239_13, %tmp_82" [cnn.cpp:636]   --->   Operation 1048 'ashr' 'tmp_240_13' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1049 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp43 = add i32 %tmp_add_result2_13, %tmp_228_13" [cnn.cpp:641]   --->   Operation 1049 'add' 'tmp43' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1050 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp45 = add i32 %tmp_240_13, %tmp_236_13" [cnn.cpp:641]   --->   Operation 1050 'add' 'tmp45' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1051 [1/2] (3.25ns)   --->   "%output_buffer_15_lo = load i32* %output_buffer_15_ad, align 4" [cnn.cpp:631]   --->   Operation 1051 'load' 'output_buffer_15_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node tmp46)   --->   "%tmp_add_result2_14 = select i1 %or_cond_mid2, i32 %local_beta_buffer_15_1, i32 %output_buffer_15_lo" [cnn.cpp:626]   --->   Operation 1052 'select' 'tmp_add_result2_14' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node tmp46)   --->   "%tmp_228_14 = ashr i32 %tmp_227_14, %tmp_82" [cnn.cpp:633]   --->   Operation 1053 'ashr' 'tmp_228_14' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1054 [1/1] (4.42ns)   --->   "%tmp_232_14 = ashr i32 %tmp_231_14, %tmp_82" [cnn.cpp:634]   --->   Operation 1054 'ashr' 'tmp_232_14' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node tmp48)   --->   "%tmp_236_14 = ashr i32 %tmp_235_14, %tmp_82" [cnn.cpp:635]   --->   Operation 1055 'ashr' 'tmp_236_14' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node tmp48)   --->   "%tmp_240_14 = ashr i32 %tmp_239_14, %tmp_82" [cnn.cpp:636]   --->   Operation 1056 'ashr' 'tmp_240_14' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1057 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp46 = add i32 %tmp_add_result2_14, %tmp_228_14" [cnn.cpp:641]   --->   Operation 1057 'add' 'tmp46' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1058 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp48 = add i32 %tmp_240_14, %tmp_236_14" [cnn.cpp:641]   --->   Operation 1058 'add' 'tmp48' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1059 [1/2] (3.25ns)   --->   "%output_buffer_16_lo = load i32* %output_buffer_16_ad, align 4" [cnn.cpp:631]   --->   Operation 1059 'load' 'output_buffer_16_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node tmp49)   --->   "%tmp_add_result2_15 = select i1 %or_cond_mid2, i32 %local_beta_buffer_16_1, i32 %output_buffer_16_lo" [cnn.cpp:626]   --->   Operation 1060 'select' 'tmp_add_result2_15' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node tmp49)   --->   "%tmp_228_15 = ashr i32 %tmp_227_15, %tmp_82" [cnn.cpp:633]   --->   Operation 1061 'ashr' 'tmp_228_15' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1062 [1/1] (4.42ns)   --->   "%tmp_232_15 = ashr i32 %tmp_231_15, %tmp_82" [cnn.cpp:634]   --->   Operation 1062 'ashr' 'tmp_232_15' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node tmp51)   --->   "%tmp_236_15 = ashr i32 %tmp_235_15, %tmp_82" [cnn.cpp:635]   --->   Operation 1063 'ashr' 'tmp_236_15' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node tmp51)   --->   "%tmp_240_15 = ashr i32 %tmp_239_15, %tmp_82" [cnn.cpp:636]   --->   Operation 1064 'ashr' 'tmp_240_15' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1065 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp49 = add i32 %tmp_add_result2_15, %tmp_228_15" [cnn.cpp:641]   --->   Operation 1065 'add' 'tmp49' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1066 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp51 = add i32 %tmp_240_15, %tmp_236_15" [cnn.cpp:641]   --->   Operation 1066 'add' 'tmp51' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1067 [1/2] (3.25ns)   --->   "%output_buffer_17_lo = load i32* %output_buffer_17_ad, align 4" [cnn.cpp:631]   --->   Operation 1067 'load' 'output_buffer_17_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node tmp52)   --->   "%tmp_add_result2_16 = select i1 %or_cond_mid2, i32 %local_beta_buffer_17_1, i32 %output_buffer_17_lo" [cnn.cpp:626]   --->   Operation 1068 'select' 'tmp_add_result2_16' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node tmp52)   --->   "%tmp_228_16 = ashr i32 %tmp_227_16, %tmp_82" [cnn.cpp:633]   --->   Operation 1069 'ashr' 'tmp_228_16' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1070 [1/1] (4.42ns)   --->   "%tmp_232_16 = ashr i32 %tmp_231_16, %tmp_82" [cnn.cpp:634]   --->   Operation 1070 'ashr' 'tmp_232_16' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node tmp54)   --->   "%tmp_236_16 = ashr i32 %tmp_235_16, %tmp_82" [cnn.cpp:635]   --->   Operation 1071 'ashr' 'tmp_236_16' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node tmp54)   --->   "%tmp_240_16 = ashr i32 %tmp_239_16, %tmp_82" [cnn.cpp:636]   --->   Operation 1072 'ashr' 'tmp_240_16' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1073 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp52 = add i32 %tmp_add_result2_16, %tmp_228_16" [cnn.cpp:641]   --->   Operation 1073 'add' 'tmp52' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1074 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp54 = add i32 %tmp_240_16, %tmp_236_16" [cnn.cpp:641]   --->   Operation 1074 'add' 'tmp54' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1075 [1/2] (3.25ns)   --->   "%output_buffer_18_lo = load i32* %output_buffer_18_ad, align 4" [cnn.cpp:631]   --->   Operation 1075 'load' 'output_buffer_18_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node tmp55)   --->   "%tmp_add_result2_17 = select i1 %or_cond_mid2, i32 %local_beta_buffer_18_1, i32 %output_buffer_18_lo" [cnn.cpp:626]   --->   Operation 1076 'select' 'tmp_add_result2_17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node tmp55)   --->   "%tmp_228_17 = ashr i32 %tmp_227_17, %tmp_82" [cnn.cpp:633]   --->   Operation 1077 'ashr' 'tmp_228_17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1078 [1/1] (4.42ns)   --->   "%tmp_232_17 = ashr i32 %tmp_231_17, %tmp_82" [cnn.cpp:634]   --->   Operation 1078 'ashr' 'tmp_232_17' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node tmp57)   --->   "%tmp_236_17 = ashr i32 %tmp_235_17, %tmp_82" [cnn.cpp:635]   --->   Operation 1079 'ashr' 'tmp_236_17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node tmp57)   --->   "%tmp_240_17 = ashr i32 %tmp_239_17, %tmp_82" [cnn.cpp:636]   --->   Operation 1080 'ashr' 'tmp_240_17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1081 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp55 = add i32 %tmp_add_result2_17, %tmp_228_17" [cnn.cpp:641]   --->   Operation 1081 'add' 'tmp55' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1082 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp57 = add i32 %tmp_240_17, %tmp_236_17" [cnn.cpp:641]   --->   Operation 1082 'add' 'tmp57' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1083 [1/2] (3.25ns)   --->   "%output_buffer_19_lo = load i32* %output_buffer_19_ad, align 4" [cnn.cpp:631]   --->   Operation 1083 'load' 'output_buffer_19_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node tmp58)   --->   "%tmp_add_result2_18 = select i1 %or_cond_mid2, i32 %local_beta_buffer_19_1, i32 %output_buffer_19_lo" [cnn.cpp:626]   --->   Operation 1084 'select' 'tmp_add_result2_18' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node tmp58)   --->   "%tmp_228_18 = ashr i32 %tmp_227_18, %tmp_82" [cnn.cpp:633]   --->   Operation 1085 'ashr' 'tmp_228_18' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1086 [1/1] (4.42ns)   --->   "%tmp_232_18 = ashr i32 %tmp_231_18, %tmp_82" [cnn.cpp:634]   --->   Operation 1086 'ashr' 'tmp_232_18' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node tmp60)   --->   "%tmp_236_18 = ashr i32 %tmp_235_18, %tmp_82" [cnn.cpp:635]   --->   Operation 1087 'ashr' 'tmp_236_18' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node tmp60)   --->   "%tmp_240_18 = ashr i32 %tmp_239_18, %tmp_82" [cnn.cpp:636]   --->   Operation 1088 'ashr' 'tmp_240_18' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1089 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp58 = add i32 %tmp_add_result2_18, %tmp_228_18" [cnn.cpp:641]   --->   Operation 1089 'add' 'tmp58' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1090 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp60 = add i32 %tmp_240_18, %tmp_236_18" [cnn.cpp:641]   --->   Operation 1090 'add' 'tmp60' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1091 [1/2] (3.25ns)   --->   "%output_buffer_20_lo = load i32* %output_buffer_20_ad, align 4" [cnn.cpp:631]   --->   Operation 1091 'load' 'output_buffer_20_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node tmp61)   --->   "%tmp_add_result2_19 = select i1 %or_cond_mid2, i32 %local_beta_buffer_20_1, i32 %output_buffer_20_lo" [cnn.cpp:626]   --->   Operation 1092 'select' 'tmp_add_result2_19' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node tmp61)   --->   "%tmp_228_19 = ashr i32 %tmp_227_19, %tmp_82" [cnn.cpp:633]   --->   Operation 1093 'ashr' 'tmp_228_19' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1094 [1/1] (4.42ns)   --->   "%tmp_232_19 = ashr i32 %tmp_231_19, %tmp_82" [cnn.cpp:634]   --->   Operation 1094 'ashr' 'tmp_232_19' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node tmp63)   --->   "%tmp_236_19 = ashr i32 %tmp_235_19, %tmp_82" [cnn.cpp:635]   --->   Operation 1095 'ashr' 'tmp_236_19' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node tmp63)   --->   "%tmp_240_19 = ashr i32 %tmp_239_19, %tmp_82" [cnn.cpp:636]   --->   Operation 1096 'ashr' 'tmp_240_19' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1097 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp61 = add i32 %tmp_add_result2_19, %tmp_228_19" [cnn.cpp:641]   --->   Operation 1097 'add' 'tmp61' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1098 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp63 = add i32 %tmp_240_19, %tmp_236_19" [cnn.cpp:641]   --->   Operation 1098 'add' 'tmp63' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1099 [1/2] (3.25ns)   --->   "%output_buffer_21_lo = load i32* %output_buffer_21_ad, align 4" [cnn.cpp:631]   --->   Operation 1099 'load' 'output_buffer_21_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node tmp64)   --->   "%tmp_add_result2_20 = select i1 %or_cond_mid2, i32 %local_beta_buffer_21_1, i32 %output_buffer_21_lo" [cnn.cpp:626]   --->   Operation 1100 'select' 'tmp_add_result2_20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node tmp64)   --->   "%tmp_228_20 = ashr i32 %tmp_227_20, %tmp_82" [cnn.cpp:633]   --->   Operation 1101 'ashr' 'tmp_228_20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1102 [1/1] (4.42ns)   --->   "%tmp_232_20 = ashr i32 %tmp_231_20, %tmp_82" [cnn.cpp:634]   --->   Operation 1102 'ashr' 'tmp_232_20' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node tmp66)   --->   "%tmp_236_20 = ashr i32 %tmp_235_20, %tmp_82" [cnn.cpp:635]   --->   Operation 1103 'ashr' 'tmp_236_20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node tmp66)   --->   "%tmp_240_20 = ashr i32 %tmp_239_20, %tmp_82" [cnn.cpp:636]   --->   Operation 1104 'ashr' 'tmp_240_20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1105 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp64 = add i32 %tmp_add_result2_20, %tmp_228_20" [cnn.cpp:641]   --->   Operation 1105 'add' 'tmp64' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1106 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp66 = add i32 %tmp_240_20, %tmp_236_20" [cnn.cpp:641]   --->   Operation 1106 'add' 'tmp66' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1107 [1/2] (3.25ns)   --->   "%output_buffer_22_lo = load i32* %output_buffer_22_ad, align 4" [cnn.cpp:631]   --->   Operation 1107 'load' 'output_buffer_22_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node tmp67)   --->   "%tmp_add_result2_21 = select i1 %or_cond_mid2, i32 %local_beta_buffer_22_1, i32 %output_buffer_22_lo" [cnn.cpp:626]   --->   Operation 1108 'select' 'tmp_add_result2_21' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node tmp67)   --->   "%tmp_228_21 = ashr i32 %tmp_227_21, %tmp_82" [cnn.cpp:633]   --->   Operation 1109 'ashr' 'tmp_228_21' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1110 [1/1] (4.42ns)   --->   "%tmp_232_21 = ashr i32 %tmp_231_21, %tmp_82" [cnn.cpp:634]   --->   Operation 1110 'ashr' 'tmp_232_21' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node tmp69)   --->   "%tmp_236_21 = ashr i32 %tmp_235_21, %tmp_82" [cnn.cpp:635]   --->   Operation 1111 'ashr' 'tmp_236_21' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node tmp69)   --->   "%tmp_240_21 = ashr i32 %tmp_239_21, %tmp_82" [cnn.cpp:636]   --->   Operation 1112 'ashr' 'tmp_240_21' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1113 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp67 = add i32 %tmp_add_result2_21, %tmp_228_21" [cnn.cpp:641]   --->   Operation 1113 'add' 'tmp67' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1114 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp69 = add i32 %tmp_240_21, %tmp_236_21" [cnn.cpp:641]   --->   Operation 1114 'add' 'tmp69' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1115 [1/2] (3.25ns)   --->   "%output_buffer_23_lo = load i32* %output_buffer_23_ad, align 4" [cnn.cpp:631]   --->   Operation 1115 'load' 'output_buffer_23_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node tmp70)   --->   "%tmp_add_result2_22 = select i1 %or_cond_mid2, i32 %local_beta_buffer_23_1, i32 %output_buffer_23_lo" [cnn.cpp:626]   --->   Operation 1116 'select' 'tmp_add_result2_22' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node tmp70)   --->   "%tmp_228_22 = ashr i32 %tmp_227_22, %tmp_82" [cnn.cpp:633]   --->   Operation 1117 'ashr' 'tmp_228_22' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1118 [1/1] (4.42ns)   --->   "%tmp_232_22 = ashr i32 %tmp_231_22, %tmp_82" [cnn.cpp:634]   --->   Operation 1118 'ashr' 'tmp_232_22' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node tmp72)   --->   "%tmp_236_22 = ashr i32 %tmp_235_22, %tmp_82" [cnn.cpp:635]   --->   Operation 1119 'ashr' 'tmp_236_22' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node tmp72)   --->   "%tmp_240_22 = ashr i32 %tmp_239_22, %tmp_82" [cnn.cpp:636]   --->   Operation 1120 'ashr' 'tmp_240_22' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1121 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp70 = add i32 %tmp_add_result2_22, %tmp_228_22" [cnn.cpp:641]   --->   Operation 1121 'add' 'tmp70' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1122 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp72 = add i32 %tmp_240_22, %tmp_236_22" [cnn.cpp:641]   --->   Operation 1122 'add' 'tmp72' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1123 [1/2] (3.25ns)   --->   "%output_buffer_24_lo = load i32* %output_buffer_24_ad, align 4" [cnn.cpp:631]   --->   Operation 1123 'load' 'output_buffer_24_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node tmp73)   --->   "%tmp_add_result2_23 = select i1 %or_cond_mid2, i32 %local_beta_buffer_24_1, i32 %output_buffer_24_lo" [cnn.cpp:626]   --->   Operation 1124 'select' 'tmp_add_result2_23' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node tmp73)   --->   "%tmp_228_23 = ashr i32 %tmp_227_23, %tmp_82" [cnn.cpp:633]   --->   Operation 1125 'ashr' 'tmp_228_23' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1126 [1/1] (4.42ns)   --->   "%tmp_232_23 = ashr i32 %tmp_231_23, %tmp_82" [cnn.cpp:634]   --->   Operation 1126 'ashr' 'tmp_232_23' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node tmp75)   --->   "%tmp_236_23 = ashr i32 %tmp_235_23, %tmp_82" [cnn.cpp:635]   --->   Operation 1127 'ashr' 'tmp_236_23' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node tmp75)   --->   "%tmp_240_23 = ashr i32 %tmp_239_23, %tmp_82" [cnn.cpp:636]   --->   Operation 1128 'ashr' 'tmp_240_23' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1129 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp73 = add i32 %tmp_add_result2_23, %tmp_228_23" [cnn.cpp:641]   --->   Operation 1129 'add' 'tmp73' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1130 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp75 = add i32 %tmp_240_23, %tmp_236_23" [cnn.cpp:641]   --->   Operation 1130 'add' 'tmp75' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1131 [1/2] (3.25ns)   --->   "%output_buffer_25_lo = load i32* %output_buffer_25_ad, align 4" [cnn.cpp:631]   --->   Operation 1131 'load' 'output_buffer_25_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node tmp76)   --->   "%tmp_add_result2_24 = select i1 %or_cond_mid2, i32 %local_beta_buffer_25_1, i32 %output_buffer_25_lo" [cnn.cpp:626]   --->   Operation 1132 'select' 'tmp_add_result2_24' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node tmp76)   --->   "%tmp_228_24 = ashr i32 %tmp_227_24, %tmp_82" [cnn.cpp:633]   --->   Operation 1133 'ashr' 'tmp_228_24' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1134 [1/1] (4.42ns)   --->   "%tmp_232_24 = ashr i32 %tmp_231_24, %tmp_82" [cnn.cpp:634]   --->   Operation 1134 'ashr' 'tmp_232_24' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node tmp78)   --->   "%tmp_236_24 = ashr i32 %tmp_235_24, %tmp_82" [cnn.cpp:635]   --->   Operation 1135 'ashr' 'tmp_236_24' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node tmp78)   --->   "%tmp_240_24 = ashr i32 %tmp_239_24, %tmp_82" [cnn.cpp:636]   --->   Operation 1136 'ashr' 'tmp_240_24' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1137 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp76 = add i32 %tmp_add_result2_24, %tmp_228_24" [cnn.cpp:641]   --->   Operation 1137 'add' 'tmp76' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1138 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp78 = add i32 %tmp_240_24, %tmp_236_24" [cnn.cpp:641]   --->   Operation 1138 'add' 'tmp78' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1139 [1/2] (3.25ns)   --->   "%output_buffer_26_lo = load i32* %output_buffer_26_ad, align 4" [cnn.cpp:631]   --->   Operation 1139 'load' 'output_buffer_26_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node tmp79)   --->   "%tmp_add_result2_25 = select i1 %or_cond_mid2, i32 %local_beta_buffer_26_1, i32 %output_buffer_26_lo" [cnn.cpp:626]   --->   Operation 1140 'select' 'tmp_add_result2_25' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node tmp79)   --->   "%tmp_228_25 = ashr i32 %tmp_227_25, %tmp_82" [cnn.cpp:633]   --->   Operation 1141 'ashr' 'tmp_228_25' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1142 [1/1] (4.42ns)   --->   "%tmp_232_25 = ashr i32 %tmp_231_25, %tmp_82" [cnn.cpp:634]   --->   Operation 1142 'ashr' 'tmp_232_25' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node tmp81)   --->   "%tmp_236_25 = ashr i32 %tmp_235_25, %tmp_82" [cnn.cpp:635]   --->   Operation 1143 'ashr' 'tmp_236_25' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node tmp81)   --->   "%tmp_240_25 = ashr i32 %tmp_239_25, %tmp_82" [cnn.cpp:636]   --->   Operation 1144 'ashr' 'tmp_240_25' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1145 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp79 = add i32 %tmp_add_result2_25, %tmp_228_25" [cnn.cpp:641]   --->   Operation 1145 'add' 'tmp79' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1146 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp81 = add i32 %tmp_240_25, %tmp_236_25" [cnn.cpp:641]   --->   Operation 1146 'add' 'tmp81' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1147 [1/2] (3.25ns)   --->   "%output_buffer_27_lo = load i32* %output_buffer_27_ad, align 4" [cnn.cpp:631]   --->   Operation 1147 'load' 'output_buffer_27_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node tmp82)   --->   "%tmp_add_result2_26 = select i1 %or_cond_mid2, i32 %local_beta_buffer_27_1, i32 %output_buffer_27_lo" [cnn.cpp:626]   --->   Operation 1148 'select' 'tmp_add_result2_26' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node tmp82)   --->   "%tmp_228_26 = ashr i32 %tmp_227_26, %tmp_82" [cnn.cpp:633]   --->   Operation 1149 'ashr' 'tmp_228_26' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1150 [1/1] (4.42ns)   --->   "%tmp_232_26 = ashr i32 %tmp_231_26, %tmp_82" [cnn.cpp:634]   --->   Operation 1150 'ashr' 'tmp_232_26' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node tmp84)   --->   "%tmp_236_26 = ashr i32 %tmp_235_26, %tmp_82" [cnn.cpp:635]   --->   Operation 1151 'ashr' 'tmp_236_26' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node tmp84)   --->   "%tmp_240_26 = ashr i32 %tmp_239_26, %tmp_82" [cnn.cpp:636]   --->   Operation 1152 'ashr' 'tmp_240_26' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1153 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp82 = add i32 %tmp_add_result2_26, %tmp_228_26" [cnn.cpp:641]   --->   Operation 1153 'add' 'tmp82' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1154 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp84 = add i32 %tmp_240_26, %tmp_236_26" [cnn.cpp:641]   --->   Operation 1154 'add' 'tmp84' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1155 [1/2] (3.25ns)   --->   "%output_buffer_28_lo = load i32* %output_buffer_28_ad, align 4" [cnn.cpp:631]   --->   Operation 1155 'load' 'output_buffer_28_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node tmp85)   --->   "%tmp_add_result2_27 = select i1 %or_cond_mid2, i32 %local_beta_buffer_28_1, i32 %output_buffer_28_lo" [cnn.cpp:626]   --->   Operation 1156 'select' 'tmp_add_result2_27' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node tmp85)   --->   "%tmp_228_27 = ashr i32 %tmp_227_27, %tmp_82" [cnn.cpp:633]   --->   Operation 1157 'ashr' 'tmp_228_27' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1158 [1/1] (4.42ns)   --->   "%tmp_232_27 = ashr i32 %tmp_231_27, %tmp_82" [cnn.cpp:634]   --->   Operation 1158 'ashr' 'tmp_232_27' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node tmp87)   --->   "%tmp_236_27 = ashr i32 %tmp_235_27, %tmp_82" [cnn.cpp:635]   --->   Operation 1159 'ashr' 'tmp_236_27' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node tmp87)   --->   "%tmp_240_27 = ashr i32 %tmp_239_27, %tmp_82" [cnn.cpp:636]   --->   Operation 1160 'ashr' 'tmp_240_27' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1161 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp85 = add i32 %tmp_add_result2_27, %tmp_228_27" [cnn.cpp:641]   --->   Operation 1161 'add' 'tmp85' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1162 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp87 = add i32 %tmp_240_27, %tmp_236_27" [cnn.cpp:641]   --->   Operation 1162 'add' 'tmp87' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1163 [1/2] (3.25ns)   --->   "%output_buffer_29_lo = load i32* %output_buffer_29_ad, align 4" [cnn.cpp:631]   --->   Operation 1163 'load' 'output_buffer_29_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node tmp88)   --->   "%tmp_add_result2_28 = select i1 %or_cond_mid2, i32 %local_beta_buffer_29_1, i32 %output_buffer_29_lo" [cnn.cpp:626]   --->   Operation 1164 'select' 'tmp_add_result2_28' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node tmp88)   --->   "%tmp_228_28 = ashr i32 %tmp_227_28, %tmp_82" [cnn.cpp:633]   --->   Operation 1165 'ashr' 'tmp_228_28' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1166 [1/1] (4.42ns)   --->   "%tmp_232_28 = ashr i32 %tmp_231_28, %tmp_82" [cnn.cpp:634]   --->   Operation 1166 'ashr' 'tmp_232_28' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node tmp90)   --->   "%tmp_236_28 = ashr i32 %tmp_235_28, %tmp_82" [cnn.cpp:635]   --->   Operation 1167 'ashr' 'tmp_236_28' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node tmp90)   --->   "%tmp_240_28 = ashr i32 %tmp_239_28, %tmp_82" [cnn.cpp:636]   --->   Operation 1168 'ashr' 'tmp_240_28' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1169 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp88 = add i32 %tmp_add_result2_28, %tmp_228_28" [cnn.cpp:641]   --->   Operation 1169 'add' 'tmp88' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1170 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp90 = add i32 %tmp_240_28, %tmp_236_28" [cnn.cpp:641]   --->   Operation 1170 'add' 'tmp90' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1171 [1/2] (3.25ns)   --->   "%output_buffer_30_lo = load i32* %output_buffer_30_ad, align 4" [cnn.cpp:631]   --->   Operation 1171 'load' 'output_buffer_30_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node tmp91)   --->   "%tmp_add_result2_29 = select i1 %or_cond_mid2, i32 %local_beta_buffer_30_1, i32 %output_buffer_30_lo" [cnn.cpp:626]   --->   Operation 1172 'select' 'tmp_add_result2_29' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node tmp91)   --->   "%tmp_228_29 = ashr i32 %tmp_227_29, %tmp_82" [cnn.cpp:633]   --->   Operation 1173 'ashr' 'tmp_228_29' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1174 [1/1] (4.42ns)   --->   "%tmp_232_29 = ashr i32 %tmp_231_29, %tmp_82" [cnn.cpp:634]   --->   Operation 1174 'ashr' 'tmp_232_29' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%tmp_236_29 = ashr i32 %tmp_235_29, %tmp_82" [cnn.cpp:635]   --->   Operation 1175 'ashr' 'tmp_236_29' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%tmp_240_29 = ashr i32 %tmp_239_29, %tmp_82" [cnn.cpp:636]   --->   Operation 1176 'ashr' 'tmp_240_29' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1177 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp91 = add i32 %tmp_add_result2_29, %tmp_228_29" [cnn.cpp:641]   --->   Operation 1177 'add' 'tmp91' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1178 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp93 = add i32 %tmp_240_29, %tmp_236_29" [cnn.cpp:641]   --->   Operation 1178 'add' 'tmp93' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1179 [1/2] (3.25ns)   --->   "%output_buffer_31_lo = load i32* %output_buffer_31_ad, align 4" [cnn.cpp:631]   --->   Operation 1179 'load' 'output_buffer_31_lo' <Predicate = (!exitcond_flatten6 & !or_cond_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_9 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node tmp94)   --->   "%tmp_add_result2_30 = select i1 %or_cond_mid2, i32 %local_beta_buffer_31_1, i32 %output_buffer_31_lo" [cnn.cpp:626]   --->   Operation 1180 'select' 'tmp_add_result2_30' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node tmp94)   --->   "%tmp_228_30 = ashr i32 %tmp_227_30, %tmp_82" [cnn.cpp:633]   --->   Operation 1181 'ashr' 'tmp_228_30' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1182 [1/1] (4.42ns)   --->   "%tmp_232_30 = ashr i32 %tmp_231_30, %tmp_82" [cnn.cpp:634]   --->   Operation 1182 'ashr' 'tmp_232_30' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node tmp96)   --->   "%tmp_236_30 = ashr i32 %tmp_235_30, %tmp_82" [cnn.cpp:635]   --->   Operation 1183 'ashr' 'tmp_236_30' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node tmp96)   --->   "%tmp_240_30 = ashr i32 %tmp_239_30, %tmp_82" [cnn.cpp:636]   --->   Operation 1184 'ashr' 'tmp_240_30' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1185 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp94 = add i32 %tmp_add_result2_30, %tmp_228_30" [cnn.cpp:641]   --->   Operation 1185 'add' 'tmp94' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1186 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp96 = add i32 %tmp_240_30, %tmp_236_30" [cnn.cpp:641]   --->   Operation 1186 'add' 'tmp96' <Predicate = (!exitcond_flatten6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.62>
ST_10 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [cnn.cpp:620]   --->   Operation 1187 'specregionbegin' 'tmp_34' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cnn.cpp:621]   --->   Operation 1188 'specpipeline' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1189 'specregionbegin' 'tmp_35' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %tmp_98, %tmp3" [cnn.cpp:641]   --->   Operation 1190 'add' 'tmp2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1191 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_107 = add i32 %tmp1, %tmp2" [cnn.cpp:641]   --->   Operation 1191 'add' 'tmp_107' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1192 [1/1] (3.25ns)   --->   "store i32 %tmp_107, i32* %output_buffer_0_add, align 4" [cnn.cpp:641]   --->   Operation 1192 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1193 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_35)" [cnn.cpp:647]   --->   Operation 1193 'specregionend' 'empty' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1194 'specregionbegin' 'tmp_36' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_232_1, %tmp6" [cnn.cpp:641]   --->   Operation 1195 'add' 'tmp5' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1196 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_1 = add i32 %tmp4, %tmp5" [cnn.cpp:641]   --->   Operation 1196 'add' 'tmp_241_1' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1197 [1/1] (3.25ns)   --->   "store i32 %tmp_241_1, i32* %output_buffer_1_add, align 4" [cnn.cpp:641]   --->   Operation 1197 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1198 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_36)" [cnn.cpp:647]   --->   Operation 1198 'specregionend' 'empty_38' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1199 'specregionbegin' 'tmp_37' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %tmp_232_2, %tmp9" [cnn.cpp:641]   --->   Operation 1200 'add' 'tmp8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1201 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_2 = add i32 %tmp7, %tmp8" [cnn.cpp:641]   --->   Operation 1201 'add' 'tmp_241_2' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1202 [1/1] (3.25ns)   --->   "store i32 %tmp_241_2, i32* %output_buffer_2_add, align 4" [cnn.cpp:641]   --->   Operation 1202 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1203 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_37)" [cnn.cpp:647]   --->   Operation 1203 'specregionend' 'empty_39' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1204 'specregionbegin' 'tmp_38' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 %tmp_232_3, %tmp12" [cnn.cpp:641]   --->   Operation 1205 'add' 'tmp11' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1206 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_3 = add i32 %tmp10, %tmp11" [cnn.cpp:641]   --->   Operation 1206 'add' 'tmp_241_3' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1207 [1/1] (3.25ns)   --->   "store i32 %tmp_241_3, i32* %output_buffer_3_add, align 4" [cnn.cpp:641]   --->   Operation 1207 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1208 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_38)" [cnn.cpp:647]   --->   Operation 1208 'specregionend' 'empty_40' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1209 'specregionbegin' 'tmp_39' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 %tmp_232_4, %tmp15" [cnn.cpp:641]   --->   Operation 1210 'add' 'tmp14' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1211 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_4 = add i32 %tmp13, %tmp14" [cnn.cpp:641]   --->   Operation 1211 'add' 'tmp_241_4' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1212 [1/1] (3.25ns)   --->   "store i32 %tmp_241_4, i32* %output_buffer_4_add, align 4" [cnn.cpp:641]   --->   Operation 1212 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1213 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_39)" [cnn.cpp:647]   --->   Operation 1213 'specregionend' 'empty_41' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1214 'specregionbegin' 'tmp_40' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i32 %tmp_232_5, %tmp18" [cnn.cpp:641]   --->   Operation 1215 'add' 'tmp17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1216 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_5 = add i32 %tmp16, %tmp17" [cnn.cpp:641]   --->   Operation 1216 'add' 'tmp_241_5' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1217 [1/1] (3.25ns)   --->   "store i32 %tmp_241_5, i32* %output_buffer_5_add, align 4" [cnn.cpp:641]   --->   Operation 1217 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1218 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_40)" [cnn.cpp:647]   --->   Operation 1218 'specregionend' 'empty_42' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1219 'specregionbegin' 'tmp_41' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i32 %tmp_232_6, %tmp21" [cnn.cpp:641]   --->   Operation 1220 'add' 'tmp20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1221 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_6 = add i32 %tmp19, %tmp20" [cnn.cpp:641]   --->   Operation 1221 'add' 'tmp_241_6' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1222 [1/1] (3.25ns)   --->   "store i32 %tmp_241_6, i32* %output_buffer_6_add, align 4" [cnn.cpp:641]   --->   Operation 1222 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1223 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_41)" [cnn.cpp:647]   --->   Operation 1223 'specregionend' 'empty_43' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1224 'specregionbegin' 'tmp_42' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp23 = add i32 %tmp_232_7, %tmp24" [cnn.cpp:641]   --->   Operation 1225 'add' 'tmp23' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1226 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_7 = add i32 %tmp22, %tmp23" [cnn.cpp:641]   --->   Operation 1226 'add' 'tmp_241_7' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1227 [1/1] (3.25ns)   --->   "store i32 %tmp_241_7, i32* %output_buffer_7_add, align 4" [cnn.cpp:641]   --->   Operation 1227 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1228 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_42)" [cnn.cpp:647]   --->   Operation 1228 'specregionend' 'empty_44' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1229 'specregionbegin' 'tmp_43' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp26 = add i32 %tmp_232_8, %tmp27" [cnn.cpp:641]   --->   Operation 1230 'add' 'tmp26' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1231 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_8 = add i32 %tmp25, %tmp26" [cnn.cpp:641]   --->   Operation 1231 'add' 'tmp_241_8' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1232 [1/1] (3.25ns)   --->   "store i32 %tmp_241_8, i32* %output_buffer_8_add, align 4" [cnn.cpp:641]   --->   Operation 1232 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1233 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_43)" [cnn.cpp:647]   --->   Operation 1233 'specregionend' 'empty_45' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1234 'specregionbegin' 'tmp_44' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp29 = add i32 %tmp_232_9, %tmp30" [cnn.cpp:641]   --->   Operation 1235 'add' 'tmp29' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1236 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_9 = add i32 %tmp28, %tmp29" [cnn.cpp:641]   --->   Operation 1236 'add' 'tmp_241_9' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1237 [1/1] (3.25ns)   --->   "store i32 %tmp_241_9, i32* %output_buffer_9_add, align 4" [cnn.cpp:641]   --->   Operation 1237 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1238 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_44)" [cnn.cpp:647]   --->   Operation 1238 'specregionend' 'empty_46' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1239 'specregionbegin' 'tmp_45' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i32 %tmp_232_s, %tmp33" [cnn.cpp:641]   --->   Operation 1240 'add' 'tmp32' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1241 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_s = add i32 %tmp31, %tmp32" [cnn.cpp:641]   --->   Operation 1241 'add' 'tmp_241_s' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1242 [1/1] (3.25ns)   --->   "store i32 %tmp_241_s, i32* %output_buffer_10_ad, align 4" [cnn.cpp:641]   --->   Operation 1242 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1243 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_45)" [cnn.cpp:647]   --->   Operation 1243 'specregionend' 'empty_47' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1244 'specregionbegin' 'tmp_46' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i32 %tmp_232_10, %tmp36" [cnn.cpp:641]   --->   Operation 1245 'add' 'tmp35' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1246 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_10 = add i32 %tmp34, %tmp35" [cnn.cpp:641]   --->   Operation 1246 'add' 'tmp_241_10' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1247 [1/1] (3.25ns)   --->   "store i32 %tmp_241_10, i32* %output_buffer_11_ad, align 4" [cnn.cpp:641]   --->   Operation 1247 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1248 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_46)" [cnn.cpp:647]   --->   Operation 1248 'specregionend' 'empty_48' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1249 'specregionbegin' 'tmp_47' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp38 = add i32 %tmp_232_11, %tmp39" [cnn.cpp:641]   --->   Operation 1250 'add' 'tmp38' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1251 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_11 = add i32 %tmp37, %tmp38" [cnn.cpp:641]   --->   Operation 1251 'add' 'tmp_241_11' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1252 [1/1] (3.25ns)   --->   "store i32 %tmp_241_11, i32* %output_buffer_12_ad, align 4" [cnn.cpp:641]   --->   Operation 1252 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1253 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_47)" [cnn.cpp:647]   --->   Operation 1253 'specregionend' 'empty_49' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1254 'specregionbegin' 'tmp_48' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i32 %tmp_232_12, %tmp42" [cnn.cpp:641]   --->   Operation 1255 'add' 'tmp41' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1256 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_12 = add i32 %tmp40, %tmp41" [cnn.cpp:641]   --->   Operation 1256 'add' 'tmp_241_12' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1257 [1/1] (3.25ns)   --->   "store i32 %tmp_241_12, i32* %output_buffer_13_ad, align 4" [cnn.cpp:641]   --->   Operation 1257 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1258 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_48)" [cnn.cpp:647]   --->   Operation 1258 'specregionend' 'empty_50' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1259 'specregionbegin' 'tmp_49' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp44 = add i32 %tmp_232_13, %tmp45" [cnn.cpp:641]   --->   Operation 1260 'add' 'tmp44' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1261 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_13 = add i32 %tmp43, %tmp44" [cnn.cpp:641]   --->   Operation 1261 'add' 'tmp_241_13' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1262 [1/1] (3.25ns)   --->   "store i32 %tmp_241_13, i32* %output_buffer_14_ad, align 4" [cnn.cpp:641]   --->   Operation 1262 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1263 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_49)" [cnn.cpp:647]   --->   Operation 1263 'specregionend' 'empty_51' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1264 'specregionbegin' 'tmp_50' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp47 = add i32 %tmp_232_14, %tmp48" [cnn.cpp:641]   --->   Operation 1265 'add' 'tmp47' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1266 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_14 = add i32 %tmp46, %tmp47" [cnn.cpp:641]   --->   Operation 1266 'add' 'tmp_241_14' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1267 [1/1] (3.25ns)   --->   "store i32 %tmp_241_14, i32* %output_buffer_15_ad, align 4" [cnn.cpp:641]   --->   Operation 1267 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1268 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_50)" [cnn.cpp:647]   --->   Operation 1268 'specregionend' 'empty_52' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1269 'specregionbegin' 'tmp_51' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp50 = add i32 %tmp_232_15, %tmp51" [cnn.cpp:641]   --->   Operation 1270 'add' 'tmp50' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1271 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_15 = add i32 %tmp49, %tmp50" [cnn.cpp:641]   --->   Operation 1271 'add' 'tmp_241_15' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1272 [1/1] (3.25ns)   --->   "store i32 %tmp_241_15, i32* %output_buffer_16_ad, align 4" [cnn.cpp:641]   --->   Operation 1272 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1273 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_51)" [cnn.cpp:647]   --->   Operation 1273 'specregionend' 'empty_53' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1274 'specregionbegin' 'tmp_52' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp53 = add i32 %tmp_232_16, %tmp54" [cnn.cpp:641]   --->   Operation 1275 'add' 'tmp53' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1276 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_16 = add i32 %tmp52, %tmp53" [cnn.cpp:641]   --->   Operation 1276 'add' 'tmp_241_16' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1277 [1/1] (3.25ns)   --->   "store i32 %tmp_241_16, i32* %output_buffer_17_ad, align 4" [cnn.cpp:641]   --->   Operation 1277 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1278 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_52)" [cnn.cpp:647]   --->   Operation 1278 'specregionend' 'empty_54' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1279 'specregionbegin' 'tmp_53' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp56 = add i32 %tmp_232_17, %tmp57" [cnn.cpp:641]   --->   Operation 1280 'add' 'tmp56' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1281 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_17 = add i32 %tmp55, %tmp56" [cnn.cpp:641]   --->   Operation 1281 'add' 'tmp_241_17' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1282 [1/1] (3.25ns)   --->   "store i32 %tmp_241_17, i32* %output_buffer_18_ad, align 4" [cnn.cpp:641]   --->   Operation 1282 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1283 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_53)" [cnn.cpp:647]   --->   Operation 1283 'specregionend' 'empty_55' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1284 'specregionbegin' 'tmp_54' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp59 = add i32 %tmp_232_18, %tmp60" [cnn.cpp:641]   --->   Operation 1285 'add' 'tmp59' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1286 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_18 = add i32 %tmp58, %tmp59" [cnn.cpp:641]   --->   Operation 1286 'add' 'tmp_241_18' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1287 [1/1] (3.25ns)   --->   "store i32 %tmp_241_18, i32* %output_buffer_19_ad, align 4" [cnn.cpp:641]   --->   Operation 1287 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1288 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_54)" [cnn.cpp:647]   --->   Operation 1288 'specregionend' 'empty_56' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1289 'specregionbegin' 'tmp_55' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i32 %tmp_232_19, %tmp63" [cnn.cpp:641]   --->   Operation 1290 'add' 'tmp62' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1291 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_19 = add i32 %tmp61, %tmp62" [cnn.cpp:641]   --->   Operation 1291 'add' 'tmp_241_19' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1292 [1/1] (3.25ns)   --->   "store i32 %tmp_241_19, i32* %output_buffer_20_ad, align 4" [cnn.cpp:641]   --->   Operation 1292 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1293 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_55)" [cnn.cpp:647]   --->   Operation 1293 'specregionend' 'empty_57' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1294 'specregionbegin' 'tmp_56' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp65 = add i32 %tmp_232_20, %tmp66" [cnn.cpp:641]   --->   Operation 1295 'add' 'tmp65' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1296 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_20 = add i32 %tmp64, %tmp65" [cnn.cpp:641]   --->   Operation 1296 'add' 'tmp_241_20' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1297 [1/1] (3.25ns)   --->   "store i32 %tmp_241_20, i32* %output_buffer_21_ad, align 4" [cnn.cpp:641]   --->   Operation 1297 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1298 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_56)" [cnn.cpp:647]   --->   Operation 1298 'specregionend' 'empty_58' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1299 'specregionbegin' 'tmp_57' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp68 = add i32 %tmp_232_21, %tmp69" [cnn.cpp:641]   --->   Operation 1300 'add' 'tmp68' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1301 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_21 = add i32 %tmp67, %tmp68" [cnn.cpp:641]   --->   Operation 1301 'add' 'tmp_241_21' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1302 [1/1] (3.25ns)   --->   "store i32 %tmp_241_21, i32* %output_buffer_22_ad, align 4" [cnn.cpp:641]   --->   Operation 1302 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1303 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_57)" [cnn.cpp:647]   --->   Operation 1303 'specregionend' 'empty_59' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1304 'specregionbegin' 'tmp_58' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp71 = add i32 %tmp_232_22, %tmp72" [cnn.cpp:641]   --->   Operation 1305 'add' 'tmp71' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1306 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_22 = add i32 %tmp70, %tmp71" [cnn.cpp:641]   --->   Operation 1306 'add' 'tmp_241_22' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1307 [1/1] (3.25ns)   --->   "store i32 %tmp_241_22, i32* %output_buffer_23_ad, align 4" [cnn.cpp:641]   --->   Operation 1307 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1308 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_58)" [cnn.cpp:647]   --->   Operation 1308 'specregionend' 'empty_60' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1309 'specregionbegin' 'tmp_59' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp74 = add i32 %tmp_232_23, %tmp75" [cnn.cpp:641]   --->   Operation 1310 'add' 'tmp74' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1311 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_23 = add i32 %tmp73, %tmp74" [cnn.cpp:641]   --->   Operation 1311 'add' 'tmp_241_23' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1312 [1/1] (3.25ns)   --->   "store i32 %tmp_241_23, i32* %output_buffer_24_ad, align 4" [cnn.cpp:641]   --->   Operation 1312 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1313 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_59)" [cnn.cpp:647]   --->   Operation 1313 'specregionend' 'empty_61' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1314 'specregionbegin' 'tmp_60' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp77 = add i32 %tmp_232_24, %tmp78" [cnn.cpp:641]   --->   Operation 1315 'add' 'tmp77' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1316 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_24 = add i32 %tmp76, %tmp77" [cnn.cpp:641]   --->   Operation 1316 'add' 'tmp_241_24' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1317 [1/1] (3.25ns)   --->   "store i32 %tmp_241_24, i32* %output_buffer_25_ad, align 4" [cnn.cpp:641]   --->   Operation 1317 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1318 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_60)" [cnn.cpp:647]   --->   Operation 1318 'specregionend' 'empty_62' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1319 'specregionbegin' 'tmp_61' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp80 = add i32 %tmp_232_25, %tmp81" [cnn.cpp:641]   --->   Operation 1320 'add' 'tmp80' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1321 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_25 = add i32 %tmp79, %tmp80" [cnn.cpp:641]   --->   Operation 1321 'add' 'tmp_241_25' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1322 [1/1] (3.25ns)   --->   "store i32 %tmp_241_25, i32* %output_buffer_26_ad, align 4" [cnn.cpp:641]   --->   Operation 1322 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1323 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_61)" [cnn.cpp:647]   --->   Operation 1323 'specregionend' 'empty_63' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1324 'specregionbegin' 'tmp_62' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp83 = add i32 %tmp_232_26, %tmp84" [cnn.cpp:641]   --->   Operation 1325 'add' 'tmp83' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1326 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_26 = add i32 %tmp82, %tmp83" [cnn.cpp:641]   --->   Operation 1326 'add' 'tmp_241_26' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1327 [1/1] (3.25ns)   --->   "store i32 %tmp_241_26, i32* %output_buffer_27_ad, align 4" [cnn.cpp:641]   --->   Operation 1327 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1328 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_62)" [cnn.cpp:647]   --->   Operation 1328 'specregionend' 'empty_64' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1329 'specregionbegin' 'tmp_63' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp86 = add i32 %tmp_232_27, %tmp87" [cnn.cpp:641]   --->   Operation 1330 'add' 'tmp86' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1331 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_27 = add i32 %tmp85, %tmp86" [cnn.cpp:641]   --->   Operation 1331 'add' 'tmp_241_27' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1332 [1/1] (3.25ns)   --->   "store i32 %tmp_241_27, i32* %output_buffer_28_ad, align 4" [cnn.cpp:641]   --->   Operation 1332 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1333 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_63)" [cnn.cpp:647]   --->   Operation 1333 'specregionend' 'empty_65' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1334 'specregionbegin' 'tmp_64' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp89 = add i32 %tmp_232_28, %tmp90" [cnn.cpp:641]   --->   Operation 1335 'add' 'tmp89' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1336 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_28 = add i32 %tmp88, %tmp89" [cnn.cpp:641]   --->   Operation 1336 'add' 'tmp_241_28' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1337 [1/1] (3.25ns)   --->   "store i32 %tmp_241_28, i32* %output_buffer_29_ad, align 4" [cnn.cpp:641]   --->   Operation 1337 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1338 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_64)" [cnn.cpp:647]   --->   Operation 1338 'specregionend' 'empty_66' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1339 'specregionbegin' 'tmp_65' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp92 = add i32 %tmp_232_29, %tmp93" [cnn.cpp:641]   --->   Operation 1340 'add' 'tmp92' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1341 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_29 = add i32 %tmp91, %tmp92" [cnn.cpp:641]   --->   Operation 1341 'add' 'tmp_241_29' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1342 [1/1] (3.25ns)   --->   "store i32 %tmp_241_29, i32* %output_buffer_30_ad, align 4" [cnn.cpp:641]   --->   Operation 1342 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1343 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_65)" [cnn.cpp:647]   --->   Operation 1343 'specregionend' 'empty_67' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cnn.cpp:623]   --->   Operation 1344 'specregionbegin' 'tmp_66' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp95 = add i32 %tmp_232_30, %tmp96" [cnn.cpp:641]   --->   Operation 1345 'add' 'tmp95' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1346 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_241_30 = add i32 %tmp94, %tmp95" [cnn.cpp:641]   --->   Operation 1346 'add' 'tmp_241_30' <Predicate = (!exitcond_flatten6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1347 [1/1] (3.25ns)   --->   "store i32 %tmp_241_30, i32* %output_buffer_31_ad, align 4" [cnn.cpp:641]   --->   Operation 1347 'store' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_10 : Operation 1348 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_66)" [cnn.cpp:647]   --->   Operation 1348 'specregionend' 'empty_68' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1349 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_34)" [cnn.cpp:648]   --->   Operation 1349 'specregionend' 'empty_69' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_10 : Operation 1350 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn.cpp:619]   --->   Operation 1350 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 1351 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 1351 'br' <Predicate = (enable_read)> <Delay = 0.00>
ST_11 : Operation 1352 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:649]   --->   Operation 1352 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.01ns
The critical path consists of the following:
	wire read on port 'TC_MIN' [210]  (0 ns)
	'mul' operation ('bound') [326]  (3.49 ns)
	'mul' operation ('bound1') [329]  (4.52 ns)

 <State 2>: 0.698ns
The critical path consists of the following:
	'call' operation ('call_ret', cnn.cpp:587) to 'copy_local_beta' [250]  (0.698 ns)
	'store' operation (cnn.cpp:587) of variable 'local_beta_buffer_11_2', cnn.cpp:587 on static variable 'local_beta_buffer_11' [274]  (0 ns)

 <State 3>: 5.62ns
The critical path consists of the following:
	'mul' operation ('bound2') [332]  (5.62 ns)

 <State 4>: 8.74ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next5') [339]  (0 ns)
	'icmp' operation ('exitcond_flatten') [354]  (1.99 ns)
	'select' operation ('exitcond_flatten_mid_2') [369]  (0.993 ns)
	'or' operation ('tmp_80') [371]  (0.978 ns)
	'select' operation ('p_9_mid', cnn.cpp:641) [372]  (1.22 ns)
	'add' operation ('tr_V', cnn.cpp:618) [512]  (1.78 ns)
	'add' operation ('r_V_25_mid1', cnn.cpp:633) [517]  (1.78 ns)

 <State 5>: 1.19ns
The critical path consists of the following:
	'select' operation ('tmp_105_mid2', cnn.cpp:633) [518]  (1.19 ns)

 <State 6>: 9.63ns
The critical path consists of the following:
	'mul' operation ('tmp_86', cnn.cpp:633) [520]  (3.36 ns)
	'add' operation ('tmp_88', cnn.cpp:633) [529]  (3.02 ns)
	'getelementptr' operation ('input_buffer_1_addr', cnn.cpp:633) [532]  (0 ns)
	'load' operation ('input_buffer_1_load', cnn.cpp:634) on array 'input_buffer_1' [581]  (3.25 ns)

 <State 7>: 5.73ns
The critical path consists of the following:
	'sub' operation ('tmp_79', cnn.cpp:633) [360]  (0 ns)
	'add' operation ('tmp_81', cnn.cpp:633) [379]  (3.4 ns)
	'getelementptr' operation ('weight_buffer_2_1_s', cnn.cpp:633) [390]  (0 ns)
	'load' operation ('weight_buffer_2_1_1', cnn.cpp:634) on array 'weight_buffer_2_1' [635]  (2.32 ns)

 <State 8>: 9.63ns
The critical path consists of the following:
	'mul' operation ('tmp_87', cnn.cpp:641) [523]  (3.36 ns)
	'add' operation ('tmp_89', cnn.cpp:641) [536]  (3.02 ns)
	'getelementptr' operation ('output_buffer_30_ad', cnn.cpp:641) [568]  (0 ns)
	'load' operation ('output_buffer_30_lo', cnn.cpp:631) on array 'output_buffer_30' [1329]  (3.25 ns)

 <State 9>: 7.67ns
The critical path consists of the following:
	'load' operation ('output_buffer_0_loa', cnn.cpp:631) on array 'output_buffer_0' [571]  (3.25 ns)
	'select' operation ('tmp_add_result2', cnn.cpp:626) [572]  (0 ns)
	'add' operation ('tmp1', cnn.cpp:641) [597]  (4.42 ns)

 <State 10>: 7.62ns
The critical path consists of the following:
	'add' operation ('tmp2', cnn.cpp:641) [599]  (0 ns)
	'add' operation ('tmp_107', cnn.cpp:641) [600]  (4.37 ns)
	'store' operation (cnn.cpp:641) of variable 'tmp_107', cnn.cpp:641 on array 'output_buffer_0' [601]  (3.25 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
