#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 18 01:08:34 2022
# Process ID: 12992
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18784 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab1\lab1_2_1_input_output_dataflow\lab1_2_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/lab1_2_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow'SScanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.oopen_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 824.074 ; gain = 210.996uupdate_compile_order -fileset sources_1exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 18 01:29:03 2022...
rting synth_design
Using part: xc7a35tcpg236-1
Top: input_output_dataflow
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.793 ; gain = 165.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'input_output_dataflow' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/lab1_2_1.srcs/sources_1/new/input_output_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'input_output_dataflow' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/lab1_2_1.srcs/sources_1/new/input_output_dataflow.v:23]
WARNING: [Synth 8-3330] design input_output_dataflow has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.090 ; gain = 209.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.090 ; gain = 209.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.090 ; gain = 209.586
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 1407.406 ; gain = 360.902
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.406 ; gain = 580.078
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 18 01:28:59 2022...
