#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fab987068d0 .scope module, "Dlatch_bh" "Dlatch_bh" 2 5;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
o0x7fab99032008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fab98706a40_0 .net "d", 0 0, o0x7fab99032008;  0 drivers
o0x7fab99032038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fab98716af0_0 .net "en", 0 0, o0x7fab99032038;  0 drivers
v0x7fab98716b90_0 .var "q", 0 0;
E_0x7fab98706590 .event edge, v0x7fab98716b90_0, v0x7fab98716af0_0;
    .scope S_0x7fab987068d0;
T_0 ;
    %wait E_0x7fab98706590;
    %load/vec4 v0x7fab98716af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fab98706a40_0;
    %store/vec4 v0x7fab98716b90_0, 0, 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Dlatch_bh.v";
