$date
	Tue Feb 11 00:34:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module HDL_1_tb $end
$var wire 1 ! t_Output $end
$var reg 4 " t_input [3:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 1 $ A $end
$var wire 1 % AC $end
$var wire 1 & B $end
$var wire 1 ' BC $end
$var wire 1 ( C $end
$var wire 1 ) CC $end
$var wire 1 * D $end
$var wire 1 + DC $end
$var wire 1 ! F $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . w3 $end
$var wire 1 / w4 $end
$var wire 1 0 w5 $end
$var wire 1 1 w6 $end
$var wire 1 2 w7 $end
$var wire 1 3 w8 $end
$var wire 1 4 w9 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
03
02
01
00
0/
0.
0-
1,
1+
0*
1)
0(
1'
0&
1%
0$
b0 #
b0 "
1!
$end
#10
b1 #
#20
0,
0+
1-
1*
b10 #
b1 "
#30
0!
0)
1+
0-
1(
0*
b11 #
b10 "
#40
0+
1*
b100 #
b11 "
#50
0'
1)
1+
1&
0(
0*
b101 #
b100 "
#60
0+
1*
b110 #
b101 "
#70
0)
1+
1(
0*
b111 #
b110 "
#80
0+
1*
b1000 #
b111 "
#90
1!
0%
1.
1'
1)
1+
1$
0&
0(
0*
b1001 #
b1000 "
#100
0.
0+
1/
1*
b1010 #
b1001 "
#110
0)
11
1+
0/
1(
0*
b1011 #
b1010 "
#120
01
0+
10
1*
b1100 #
b1011 "
#130
0'
12
1)
1+
00
1&
0(
0*
b1101 #
b1100 "
#140
0!
02
0+
1*
b1110 #
b1101 "
#150
1!
0)
13
1+
1(
0*
b1111 #
b1110 "
#160
03
0+
14
1*
b10000 #
b1111 "
