// Seed: 100381508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_14;
  reg id_19;
  supply1 id_20 = 1;
  always @(posedge id_3 or posedge (1'h0)) begin
    id_19 <= id_19;
  end
  wire id_21;
  assign id_21 = id_16;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  final $display;
  module_0(
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3
  );
  assign id_2 = 1'b0;
  always begin
    id_3 = id_3;
  end
  assign id_1 = 1;
endmodule
