Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/fibus/fs3/18/c00cds01/.cadence/rc.gui'.

                                                                      Cadence Encounter(R) RTL Compiler
                                                              Version v11.20-s017_1 (64-bit), built Jul 19 2012


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 6807651; 6832357; 7007247; 8127260 

WARNING: This version of RC is 1460 days old.
         Visit downloads.cadence.com for the latest release of RC.


=============================================================================================================================================================================
                                                                Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

               object  attribute
               ------  ---------
               design  dp_perform_rewriting_operations
               design  lp_map_to_srpg_cells
               design  lp_optimize_dynamic_power_first
               design  lp_srpg_pg_driver
             instance  black_box
             instance  dft_inherited_dont_scan
             instance  inherited_default_power_domain
             instance  lp_map_to_srpg_cells
             instance  lp_map_to_srpg_type
             instance  lp_srpg_pg_driver
              libcell  black_box
              libcell  location
                  net  logic0_driven
                  net  logic1_driven
    nominal_condition  operating_condition
                  pin  inherited_default_power_domain
                 port  inherited_default_power_domain
                 root  auto_ungroup_min_effort
                 root  degenerate_complex_seqs
                 root  dp_area_mode
                 root  dp_perform_csa_operations
                 root  dp_perform_rewriting_operations
                 root  dp_perform_sharing_operations
                 root  dp_perform_speculation_operations
                 root  exact_match_seqs_async_controls
                 root  hdl_flatten_array
                 root  hdl_old_reg_naming
                 root  hdl_reg_naming_style_scalar
                 root  hdl_reg_naming_style_vector
                 root  hdl_trim_target_index
                 root  ignore_unknown_embedded_commands
                 root  lbr_async_clr_pre_seqs_interchangable
                 root  ple_parameter_source_priority
                 root  pqos_virtual_buffer
                 root  retime_preserve_state_points
                 root  wlec_env_var
                 root  wlec_flat_r2n
                 root  wlec_no_exit
                 root  wlec_old_lp_ec_flow
                 root  wlec_save_ssion
                 root  wlec_sim_lib
                 root  wlec_sim_plus_lib
                 root  wlec_skip_iso_check_hier_compare
                 root  wlec_skip_lvl_check_hier_compare
                 root  wlec_verbose
            subdesign  allow_csa_subdesign
            subdesign  allow_sharing_subdesign
            subdesign  allow_speculation_subdesign
            subdesign  auto_ungroup_ok
            subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
=============================================================================================================================================================================

Sourcing './asy_fifo_input_rtlscript.g' (Mon Jul 18 16:05:18 +0200 2016)...
  Setting attribute of root '/': 'lib_search_path' = . /designtools/cds/cadence/kits/AMS4.10/liberty/c35_3.3V
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.300000, 25.000000) in library 'c35_CORELIB_TYP.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library c35_CORELIB_TYP.lib:
  ************************************************
  An unsupported construct was detected in this library. [LBR-40]: 3
  Found 'statetable' group in cell. [LBR-83]: 1
  Created nominal operating condition. [LBR-412]: 1
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.300000, 25.000000) in library 'c35_IOLIB_TYP.lib'.

  Message Summary for Library c35_IOLIB_TYP.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 2
  Created nominal operating condition. [LBR-412]: 1
 
Info    : Library Information. [LBR-415]
        : Library: 'c35_CORELIB_TYP.lib', Total cells: '248', Usable cells: '233', Unusable cells: '15'.
	List of unusable cells: 'DLSG1 DLY12 DLY22 DLY32 DLY42 BUSHD TIE0 TIE1 TIELOW TIEHIGH ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Info    : Library Information. [LBR-415]
        : Library: 'c35_IOLIB_TYP.lib', Total cells: '181', Usable cells: '0', Unusable cells: '181'.
	List of unusable cells: 'BBCD1P BBCD4P BBCD4SMP BBCD8P BBCD8SMP BBCD8SP BBCD16P BBCD16SMP BBCD16SP BBCD24P ... and others.'
  Setting attribute of root '/': 'library' = c35_CORELIB_TYP.lib c35_IOLIB_TYP.lib
Info    : Library Information. [LBR-415]
        : Library: 'c35_CORELIB_TYP.lib', Total cells: '248', Usable cells: '233', Unusable cells: '15'.
	List of unusable cells: 'DLSG1 DLY12 DLY22 DLY32 DLY42 BUSHD TIE0 TIE1 TIELOW TIEHIGH ... and others.'
Info    : Library Information. [LBR-415]
        : Library: 'c35_IOLIB_TYP.lib', Total cells: '181', Usable cells: '0', Unusable cells: '181'.
	List of unusable cells: 'BBCD1P BBCD4P BBCD4SMP BBCD8P BBCD8SMP BBCD8SP BBCD16P BBCD16SMP BBCD16SP BBCD24P ... and others.'
  Libraries have 143 usable logic and 88 usable sequential lib-cells.
  Elaborating top-level block 'asy_fifo_input' from file 'asy_fifo_input.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'asy_fifo_input' with default parameters value.
  Done elaborating 'asy_fifo_input'.
  Setting attribute of root '/': 'information_level' = 6
Error   : A required object parameter could not be found. [TUI-61] [define_clock]
        : An object of type 'pin|port' named 'm_clk' could not be found. The failing command is 'get_attribute echo_commands'.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  define_clock: defines and apply a clock waveform 

Usage: define_clock  [-mode <mode>] [-design <design>] [-name <string>] [-domain <string>] -period <delay in picoseconds> [-divide_period <integer>] [-rise <integer>]
           [-divide_rise <integer>] [-fall <integer>] [-divide_fall <integer>] [<pin|port>+]

    [-mode <mode>]:
        a mode the paths should be restricted to 
    [-design <design>]:
        target design if the clock is external 
    [-name <string>]:
        clock name 
    [-domain <string>]:
        name of clock domain (default is 'domain_1') 
    -period <delay in picoseconds>:
        period interval in picoseconds 
    [-divide_period <integer>]:
        clock periods per interval (default is 1) to create a 100MHz clock use '-period 10000' to create a 300MHz clock use '-period 10000 -divide_period 3' (the period is 
        10000/3 picoseconds) 
    [-rise <integer>]:
        rise period fraction numerator (default is 0) 
    [-divide_rise <integer>]:
        rise period fraction denominator (def. 100) 
    [-fall <integer>]:
        fall period fraction numerator (default is 50) 
    [-divide_fall <integer>]:
        fall period fraction denominator (def. 100) the default is a clock that rises at time 0 and falls after half of the clock period to create a waveform that rises 
        after 20% of the period and falls after 80% of the period use '-rise 20 -fall 80' to create a waveform that falls after 1/3 of the period and rises after 2/3 of the 
        period use -fall 1 -divide_fall 3 -rise 2 -divide_rise 3 
    [<pin|port>+]:
        source objects 
1
Encountered problems processing file: asy_fifo_input_rtlscript.g
rc:/> exit
Normal exit.