Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    LAPTOP-OVV5D9K5
Date:        Fri Aug 30 23:38:18 2019
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch mult8bit00_mult8bit0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\mult8bit00_mult8bit0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Aug 30 23:38:21 2019

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\mult8bit00_mult8bit0.srr"
Running: mult8bit0 in foreground

Running proj_1|mult8bit0

Running Flow: compile (Compile) on proj_1|mult8bit0
# Fri Aug 30 23:38:22 2019

Running Flow: compile_flow (Compile Process) on proj_1|mult8bit0
# Fri Aug 30 23:38:22 2019

Running: compiler (Compile Input) on proj_1|mult8bit0
# Fri Aug 30 23:38:22 2019
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\synwork\mult8bit00_mult8bit0_comp.srs to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\mult8bit00_mult8bit0.srs

compiler completed
# Fri Aug 30 23:38:25 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|mult8bit0
# Fri Aug 30 23:38:25 2019

multi_srs_gen completed
# Fri Aug 30 23:38:26 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\synwork\mult8bit00_mult8bit0_mult.srs to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\mult8bit00_mult8bit0.srs
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\mult8bit00_mult8bit0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\mult8bit00_mult8bit0.srf
Complete: Compile Process on proj_1|mult8bit0

Running: premap (Premap) on proj_1|mult8bit0
# Fri Aug 30 23:38:26 2019

premap completed
# Fri Aug 30 23:38:28 2019

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on proj_1|mult8bit0

Running Flow: map (Map) on proj_1|mult8bit0
# Fri Aug 30 23:38:28 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|mult8bit0
# Fri Aug 30 23:38:28 2019
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\synwork\mult8bit00_mult8bit0_m.srm to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\mult8bit00_mult8bit0.srm

fpga_mapper completed
# Fri Aug 30 23:38:32 2019

Return Code: 0
Run Time:00h:00m:04s
Complete: Map on proj_1|mult8bit0
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\mult8bit00_mult8bit0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\mult8bit00_mult8bit0.srf
Complete: Logic Synthesis on proj_1|mult8bit0
TCL script complete: "mult8bit00_mult8bit0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult8bit00\mult8bit0\proj_1.prj
batch mode default:no
