Classic Timing Analyzer report for projeto_SD
Mon Apr 04 20:54:23 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.649 ns   ; A[4] ; F[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 16.649 ns       ; A[4] ; F[3]   ;
; N/A   ; None              ; 16.497 ns       ; A[4] ; F[4]   ;
; N/A   ; None              ; 16.422 ns       ; A[1] ; F[3]   ;
; N/A   ; None              ; 16.270 ns       ; A[1] ; F[4]   ;
; N/A   ; None              ; 16.117 ns       ; A[0] ; F[3]   ;
; N/A   ; None              ; 16.042 ns       ; B[4] ; F[3]   ;
; N/A   ; None              ; 15.965 ns       ; A[0] ; F[4]   ;
; N/A   ; None              ; 15.887 ns       ; B[1] ; F[3]   ;
; N/A   ; None              ; 15.764 ns       ; B[0] ; F[3]   ;
; N/A   ; None              ; 15.717 ns       ; B[4] ; F[4]   ;
; N/A   ; None              ; 15.562 ns       ; B[1] ; F[4]   ;
; N/A   ; None              ; 15.439 ns       ; B[0] ; F[4]   ;
; N/A   ; None              ; 15.178 ns       ; A[4] ; F[2]   ;
; N/A   ; None              ; 15.007 ns       ; B[1] ; sinal  ;
; N/A   ; None              ; 14.951 ns       ; A[1] ; F[2]   ;
; N/A   ; None              ; 14.922 ns       ; A[0] ; sinal  ;
; N/A   ; None              ; 14.889 ns       ; A[1] ; sinal  ;
; N/A   ; None              ; 14.830 ns       ; B[4] ; F[2]   ;
; N/A   ; None              ; 14.775 ns       ; B[0] ; sinal  ;
; N/A   ; None              ; 14.675 ns       ; B[1] ; F[2]   ;
; N/A   ; None              ; 14.646 ns       ; A[0] ; F[2]   ;
; N/A   ; None              ; 14.552 ns       ; B[0] ; F[2]   ;
; N/A   ; None              ; 14.179 ns       ; A[4] ; F[1]   ;
; N/A   ; None              ; 13.952 ns       ; A[1] ; F[1]   ;
; N/A   ; None              ; 13.821 ns       ; B[1] ; F[1]   ;
; N/A   ; None              ; 13.775 ns       ; B[4] ; F[1]   ;
; N/A   ; None              ; 13.736 ns       ; A[0] ; F[1]   ;
; N/A   ; None              ; 13.636 ns       ; B[4] ; sinal  ;
; N/A   ; None              ; 13.589 ns       ; B[0] ; F[1]   ;
; N/A   ; None              ; 13.518 ns       ; A[4] ; sinal  ;
; N/A   ; None              ; 13.459 ns       ; B[4] ; status ;
; N/A   ; None              ; 13.455 ns       ; A[4] ; status ;
; N/A   ; None              ; 13.384 ns       ; S0   ; F[2]   ;
; N/A   ; None              ; 13.363 ns       ; S2   ; F[2]   ;
; N/A   ; None              ; 12.831 ns       ; S1   ; F[3]   ;
; N/A   ; None              ; 12.699 ns       ; A[1] ; status ;
; N/A   ; None              ; 12.623 ns       ; S1   ; F[1]   ;
; N/A   ; None              ; 12.588 ns       ; S2   ; F[4]   ;
; N/A   ; None              ; 12.562 ns       ; S0   ; status ;
; N/A   ; None              ; 12.457 ns       ; S0   ; F[3]   ;
; N/A   ; None              ; 12.436 ns       ; S0   ; F[4]   ;
; N/A   ; None              ; 12.419 ns       ; S1   ; F[4]   ;
; N/A   ; None              ; 12.323 ns       ; S2   ; F[3]   ;
; N/A   ; None              ; 12.297 ns       ; S1   ; F[2]   ;
; N/A   ; None              ; 12.284 ns       ; S0   ; F[1]   ;
; N/A   ; None              ; 12.153 ns       ; B[1] ; status ;
; N/A   ; None              ; 12.119 ns       ; A[0] ; status ;
; N/A   ; None              ; 12.102 ns       ; S2   ; F[1]   ;
; N/A   ; None              ; 11.990 ns       ; B[2] ; F[3]   ;
; N/A   ; None              ; 11.945 ns       ; S0   ; sinal  ;
; N/A   ; None              ; 11.837 ns       ; B[0] ; F[0]   ;
; N/A   ; None              ; 11.781 ns       ; B[0] ; status ;
; N/A   ; None              ; 11.719 ns       ; B[3] ; F[3]   ;
; N/A   ; None              ; 11.714 ns       ; S1   ; sinal  ;
; N/A   ; None              ; 11.670 ns       ; A[2] ; F[3]   ;
; N/A   ; None              ; 11.641 ns       ; B[2] ; F[4]   ;
; N/A   ; None              ; 11.635 ns       ; S2   ; F[0]   ;
; N/A   ; None              ; 11.513 ns       ; B[2] ; sinal  ;
; N/A   ; None              ; 11.406 ns       ; A[3] ; F[3]   ;
; N/A   ; None              ; 11.370 ns       ; B[3] ; F[4]   ;
; N/A   ; None              ; 11.345 ns       ; A[2] ; F[4]   ;
; N/A   ; None              ; 11.242 ns       ; B[3] ; sinal  ;
; N/A   ; None              ; 11.228 ns       ; S1   ; F[0]   ;
; N/A   ; None              ; 11.205 ns       ; A[0] ; F[0]   ;
; N/A   ; None              ; 11.150 ns       ; S0   ; F[0]   ;
; N/A   ; None              ; 11.065 ns       ; B[2] ; status ;
; N/A   ; None              ; 11.057 ns       ; A[3] ; F[4]   ;
; N/A   ; None              ; 10.929 ns       ; A[3] ; sinal  ;
; N/A   ; None              ; 10.843 ns       ; S2   ; status ;
; N/A   ; None              ; 10.807 ns       ; A[2] ; sinal  ;
; N/A   ; None              ; 10.765 ns       ; B[3] ; status ;
; N/A   ; None              ; 10.642 ns       ; B[2] ; F[2]   ;
; N/A   ; None              ; 10.548 ns       ; S2   ; sinal  ;
; N/A   ; None              ; 10.534 ns       ; S1   ; status ;
; N/A   ; None              ; 10.476 ns       ; A[3] ; status ;
; N/A   ; None              ; 10.371 ns       ; B[3] ; F[2]   ;
; N/A   ; None              ; 10.353 ns       ; A[2] ; status ;
; N/A   ; None              ; 10.324 ns       ; B[2] ; F[1]   ;
; N/A   ; None              ; 10.058 ns       ; A[3] ; F[2]   ;
; N/A   ; None              ; 10.053 ns       ; B[3] ; F[1]   ;
; N/A   ; None              ; 9.936 ns        ; A[2] ; F[2]   ;
; N/A   ; None              ; 9.740 ns        ; A[3] ; F[1]   ;
; N/A   ; None              ; 9.618 ns        ; A[2] ; F[1]   ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 04 20:54:23 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projeto_SD -c projeto_SD --timing_analysis_only
Info: Longest tpd from source pin "A[4]" to destination pin "F[3]" is 16.649 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_40; Fanout = 9; PIN Node = 'A[4]'
    Info: 2: + IC(5.618 ns) + CELL(0.438 ns) = 6.906 ns; Loc. = LCCOMB_X12_Y5_N20; Fanout = 4; COMB Node = 'ULA:inst|somador-subtrator:inst|complemento4bits:inst8|inst16~0'
    Info: 3: + IC(1.008 ns) + CELL(0.437 ns) = 8.351 ns; Loc. = LCCOMB_X14_Y4_N18; Fanout = 2; COMB Node = 'ULA:inst|somador-subtrator:inst|4adder:inst2|1adder:inst1|inst4~0'
    Info: 4: + IC(0.254 ns) + CELL(0.419 ns) = 9.024 ns; Loc. = LCCOMB_X14_Y4_N12; Fanout = 3; COMB Node = 'ULA:inst|somador-subtrator:inst|4adder:inst2|1adder:inst2|inst2'
    Info: 5: + IC(1.309 ns) + CELL(0.438 ns) = 10.771 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 2; COMB Node = 'ULA:inst|somador-subtrator:inst|complemento:inst5|1adder:inst2|inst4'
    Info: 6: + IC(0.274 ns) + CELL(0.437 ns) = 11.482 ns; Loc. = LCCOMB_X10_Y5_N2; Fanout = 1; COMB Node = 'ULA:inst|mux_5bits:inst8|inst12[1]~20'
    Info: 7: + IC(0.742 ns) + CELL(0.438 ns) = 12.662 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = 'ULA:inst|mux_5bits:inst8|inst12[1]~22'
    Info: 8: + IC(1.189 ns) + CELL(2.798 ns) = 16.649 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'F[3]'
    Info: Total cell delay = 6.255 ns ( 37.57 % )
    Info: Total interconnect delay = 10.394 ns ( 62.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Mon Apr 04 20:54:23 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


