<div id="pf2dd" class="pf w0 h0" data-page-no="2dd"><div class="pc pc2dd w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2dd.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">39.2.7<span class="_ _b"> </span>UART Control Register 3 (UART<span class="ff7 ws24e">x</span>_C3)</div><div class="t m0 x9 h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 6h offset</div><div class="t m0 x81 h1d y1156 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y10fa ff2 fs4 fc0 sc0 ls0 ws4d1">Read <span class="ws479 ve">R8T9<span class="_ _3f"> </span>R9T8<span class="_ _9d"> </span>TXDIR TXINV<span class="_ _42"> </span>ORIE<span class="_ _3c"> </span>NEIE<span class="_ _10"> </span>FEIE<span class="_ _4b"> </span>PEIE</span></div><div class="t m0 x8b h7 y11e8 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y5fc ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x1d h9 y20fb ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C3 field descriptions</span></div><div class="t m0 x12c h10 y410a ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y3463 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x3a h7 y410b ff2 fs4 fc0 sc0 ls0">R8T9</div><div class="t m0 x83 h7 y3463 ff2 fs4 fc0 sc0 ls0 ws0">Receive Bit 8 / Transmit Bit 9</div><div class="t m0 x83 h7 y410c ff2 fs4 fc0 sc0 ls0 ws0">When the UART is configured for 9-bit data (M = 1), R8 can be thought of as a ninth receive data bit to the</div><div class="t m0 x83 h7 y169b ff2 fs4 fc0 sc0 ls0 ws0">left of the msb of the buffered data in the UART_D register. When reading 9-bit data, read R8 before</div><div class="t m0 x83 h7 y410d ff2 fs4 fc0 sc0 ls0 ws0">reading UART_D because reading UART_D completes automatic flag clearing sequences that could allow</div><div class="t m0 x83 h7 y2164 ff2 fs4 fc0 sc0 ls0 ws0">R8 and UART_D to be overwritten with new data.</div><div class="t m0 x83 h7 y410e ff2 fs4 fc0 sc0 ls0 ws0">When the UART is configured for 10-bit data (M10 = 1), T9 may be thought of as a tenth transmit data bit.</div><div class="t m0 x83 h7 y410f ff2 fs4 fc0 sc0 ls0 ws0">When writing 10-bit data, the entire 10-bit value is transferred to the UART transmit buffer when UART_D</div><div class="t m0 x83 h7 y4110 ff2 fs4 fc0 sc0 ls0 ws0">is written so T9 and T8 should be written, if it needs to change from its previous value, before UART_D is</div><div class="t m0 x83 h7 y4111 ff2 fs4 fc0 sc0 ls0 ws0">written. If T9 and T8 do not need to change in the new value, such as when it is used to generate mark or</div><div class="t m0 x83 h7 y4112 ff2 fs4 fc0 sc0 ls0 ws0">space parity, they need not be written each time UART_D is written.</div><div class="t m0 x97 h7 y214c ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x3a h7 y4113 ff2 fs4 fc0 sc0 ls0">R9T8</div><div class="t m0 x83 h7 y214c ff2 fs4 fc0 sc0 ls0 ws0">Receive Bit 9 / Transmit Bit 8</div><div class="t m0 x83 h7 y4114 ff2 fs4 fc0 sc0 ls0 ws0">When the UART is configured for 9-bit data (M = 1), T8 may be thought of as a ninth transmit data bit to</div><div class="t m0 x83 h7 y4115 ff2 fs4 fc0 sc0 ls0 ws0">the left of the msb of the data in the UART_D register. When writing 9-bit data, the entire 9-bit value is</div><div class="t m0 x83 h7 y4116 ff2 fs4 fc0 sc0 ls0 ws0">transferred to the UART transmit buffer after UART_D is written so T8 should be written, if it needs to</div><div class="t m0 x83 h7 y1316 ff2 fs4 fc0 sc0 ls0 ws0">change from its previous value, before UART_D is written. If T8 does not need to change in the new value,</div><div class="t m0 x83 h7 y1317 ff2 fs4 fc0 sc0 ls0 ws0">such as when it is used to generate mark or space parity, it need not be written each time UART_D is</div><div class="t m0 x83 h7 y4117 ff2 fs4 fc0 sc0 ls0">written.</div><div class="t m0 x83 h7 y4118 ff2 fs4 fc0 sc0 ls0 ws0">When the UART is configured for 10-bit data (M10 = 1), R9 can be thought of as a tenth receive data bit.</div><div class="t m0 x83 h7 y4119 ff2 fs4 fc0 sc0 ls0 ws0">When reading 10-bit data, read R9 and R8 before reading UART_D because reading UART_D completes</div><div class="t m0 x83 h7 y411a ff2 fs4 fc0 sc0 ls0 ws0">automatic flag clearing sequences that could allow R8, R9 and UART_D to be overwritten with new data.</div><div class="t m0 x97 h7 y411b ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x34 h7 y411c ff2 fs4 fc0 sc0 ls0">TXDIR</div><div class="t m0 x83 h7 y411b ff2 fs4 fc0 sc0 ls0 ws0">UART _TX Pin Direction in Single-Wire Mode</div><div class="t m0 x83 h7 y2173 ff2 fs4 fc0 sc0 ls0 ws0">When the is configured for single-wire half-duplex operation (LOOPS = RSRC = 1), this bit determines the</div><div class="t m0 x83 h7 y2174 ff2 fs4 fc0 sc0 ls0 ws0">direction of data at the UART_TXD pin. When clearing TXDIR, the transmitter will finish receiving the</div><div class="t m0 x83 h7 y2175 ff2 fs4 fc0 sc0 ls0 ws0">current character (if any) before the receiver starts receiving data from the UART_TXD pin.</div><div class="t m0 x83 h7 y411d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>UART _TXD pin is an input in single-wire mode.</div><div class="t m0 x83 h7 y411e ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>UART _TXD pin is an output in single-wire mode.</div><div class="t m0 x97 h7 y411f ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x34 h7 y4120 ff2 fs4 fc0 sc0 ls0">TXINV</div><div class="t m0 x83 h7 y411f ff2 fs4 fc0 sc0 ls0 ws0">Transmit Data Inversion</div><div class="t m0 x83 h7 y4121 ff2 fs4 fc0 sc0 ls0 ws0">Setting this bit reverses the polarity of the transmitted data output.</div><div class="t m0 x83 h10 y4122 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">Setting TXINV inverts the UART _TXD output for all cases: data bits, start and stop bits, break,</span></div><div class="t m0 x3b h7 y4123 ff2 fs4 fc0 sc0 ls0 ws0">and idle.</div><div class="t m0 x83 h7 y1622 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Transmit data not inverted.</div><div class="t m0 x83 h7 y1623 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Transmit data inverted.</div><div class="t m0 x97 h7 y1624 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x3a h7 y1625 ff2 fs4 fc0 sc0 ls0">ORIE</div><div class="t m0 x83 h7 y1624 ff2 fs4 fc0 sc0 ls0 ws0">Overrun Interrupt Enable</div><div class="t m0 x83 h7 y1626 ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the overrun flag (OR) to generate hardware interrupt requests.</div><div class="t m0 x1b h7 y1627 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x44 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 39 Universal Asynchronous Receiver/Transmitter (UART0)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>733</div><a class="l" href="#pf2dd" data-dest-detail='[733,"XYZ",null,558.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:126.997000px;bottom:623.850000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2dd" data-dest-detail='[733,"XYZ",null,430.45,null]'><div class="d m1" style="border-style:none;position:absolute;left:182.997000px;bottom:623.850000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2dd" data-dest-detail='[733,"XYZ",null,302.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:236.500000px;bottom:623.850000px;width:27.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2dd" data-dest-detail='[733,"XYZ",null,210.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:292.747000px;bottom:623.850000px;width:26.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2dd" data-dest-detail='[733,"XYZ",null,109.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:350.997000px;bottom:623.850000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2de" data-dest-detail='[734,"XYZ",null,658.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:407.497000px;bottom:623.850000px;width:21.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2de" data-dest-detail='[734,"XYZ",null,588.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:463.996000px;bottom:623.850000px;width:20.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2de" data-dest-detail='[734,"XYZ",null,517.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:519.745000px;bottom:623.850000px;width:20.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
