<stg><name>dateport_update_C1</name>


<trans_list>

<trans id="897" from="1" to="2">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="2" to="134">
<condition id="184">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="2" to="3">
<condition id="186">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="3" to="4">
<condition id="188">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="3" to="5">
<condition id="194">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="4" to="3">
<condition id="190">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="4" to="4">
<condition id="192">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="5" to="124">
<condition id="361">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="5" to="6">
<condition id="480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="6" to="7">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="7" to="8">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="8" to="9">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="9" to="10">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="10" to="11">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="11" to="12">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="12" to="13">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="13" to="14">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="14" to="15">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="15" to="16">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="16" to="17">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="17" to="18">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="18" to="19">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="19" to="20">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="20" to="21">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="21" to="22">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="22" to="23">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="23" to="24">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="24" to="25">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="25" to="26">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="26" to="27">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="27" to="28">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="28" to="29">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="29" to="30">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="30" to="31">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="31" to="32">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="32" to="33">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="33" to="34">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="34" to="35">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="35" to="36">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="36" to="37">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="37" to="38">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="38" to="39">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="39" to="40">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="40" to="41">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="41" to="42">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="42" to="43">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="43" to="44">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="44" to="45">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="45" to="46">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="46" to="47">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="47" to="48">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="48" to="49">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="49" to="50">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="50" to="51">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="51" to="52">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="52" to="53">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="53" to="54">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="54" to="55">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="55" to="56">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="56" to="57">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="57" to="58">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="58" to="59">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="59" to="60">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="60" to="61">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="61" to="62">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="62" to="63">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="63" to="64">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="64" to="65">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="65" to="66">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="66" to="67">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="67" to="68">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="68" to="69">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="69" to="70">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="70" to="71">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="71" to="72">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="72" to="73">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="73" to="74">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="74" to="75">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="75" to="76">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="76" to="77">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="77" to="78">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="78" to="79">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="79" to="80">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="80" to="81">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="81" to="82">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="82" to="83">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="83" to="84">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="84" to="85">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="85" to="86">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="86" to="87">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="87" to="88">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="88" to="89">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="89" to="90">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="90" to="91">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="91" to="92">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="92" to="93">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="93" to="94">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="94" to="95">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="95" to="96">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="96" to="97">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="97" to="98">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="98" to="99">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="99" to="100">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="100" to="101">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="101" to="102">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="102" to="103">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="103" to="104">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="104" to="105">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="105" to="106">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="106" to="107">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="107" to="108">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="108" to="109">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="109" to="110">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="110" to="111">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="111" to="112">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="112" to="113">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="113" to="114">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="114" to="115">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="115" to="116">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="116" to="117">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="117" to="118">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="118" to="119">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="119" to="120">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="120" to="121">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="121" to="122">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="122" to="123">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="123" to="5">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="124" to="125">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="125" to="2">
<condition id="321">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="125" to="126">
<condition id="323">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="126" to="125">
<condition id="325">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="126" to="127">
<condition id="326">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="127" to="128">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="128" to="129">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="129" to="130">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="130" to="131">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="131" to="132">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="132" to="133">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="133" to="126">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="134" to="135">
<condition id="337">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="135" to="143">
<condition id="338">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="135" to="136">
<condition id="340">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="136" to="135">
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="136" to="137">
<condition id="343">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="137" to="138">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="138" to="139">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="139" to="140">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="140" to="141">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="141" to="142">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="142" to="136">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="143" to="144">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="144" to="145">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="145" to="146">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="146" to="147">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="147" to="148">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="148" to="149">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="149" to="134">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp = alloca [25 x float], align 4

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %p = phi i3 [ 0, %0 ], [ %p_8, %.preheader15 ]

]]></node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond11 = icmp eq i3 %p, -2

]]></node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %p_8 = add i3 %p, 1

]]></node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:3  br i1 %exitcond11, label %.preheader13, label %.preheader20.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:1  br label %.preheader20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader20:0  %i = phi i3 [ 0, %.preheader20.preheader ], [ %i_8, %.preheader19 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader20:1  %exitcond10 = icmp eq i3 %i, -3

]]></node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader20:3  %i_8 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:4  br i1 %exitcond10, label %.preheader16.preheader, label %.preheader19.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="3">
<![CDATA[
.preheader19.preheader:0  %tmp_199_trn_cast = zext i3 %i to i6

]]></node>
<StgValue><ssdm name="tmp_199_trn_cast"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader19.preheader:1  %tmp_223 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="5">
<![CDATA[
.preheader19.preheader:2  %p_shl_cast = zext i5 %tmp_223 to i6

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader19.preheader:3  %p_addr23 = add i6 %tmp_199_trn_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="p_addr23"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:4  br label %.preheader19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader16.preheader:0  %tmp_221 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %p, i5 0)

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="9" op_0_bw="8">
<![CDATA[
.preheader16.preheader:1  %p_shl95_cast = zext i8 %tmp_221 to i9

]]></node>
<StgValue><ssdm name="p_shl95_cast"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader16.preheader:2  %tmp_222 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %p, i2 0)

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="6" op_0_bw="5">
<![CDATA[
.preheader16.preheader:3  %p_shl96_cast1 = zext i5 %tmp_222 to i6

]]></node>
<StgValue><ssdm name="p_shl96_cast1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="9" op_0_bw="5">
<![CDATA[
.preheader16.preheader:4  %p_shl96_cast = zext i5 %tmp_222 to i9

]]></node>
<StgValue><ssdm name="p_shl96_cast"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader16.preheader:5  %C1_d_addr5 = sub i9 %p_shl95_cast, %p_shl96_cast

]]></node>
<StgValue><ssdm name="C1_d_addr5"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="10" op_0_bw="9">
<![CDATA[
.preheader16.preheader:6  %C1_d_addr5_cast = sext i9 %C1_d_addr5 to i10

]]></node>
<StgValue><ssdm name="C1_d_addr5_cast"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:7  br label %.preheader16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader19:0  %j = phi i3 [ %j_4, %1 ], [ 0, %.preheader19.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader19:1  %exitcond9 = icmp eq i3 %j, -3

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader19:3  %j_4 = add i3 %j, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:4  br i1 %exitcond9, label %.preheader20, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="3">
<![CDATA[
:0  %tmp_203_trn_cast = zext i3 %j to i6

]]></node>
<StgValue><ssdm name="tmp_203_trn_cast"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %p_addr24 = add i6 %tmp_203_trn_cast, %p_addr23

]]></node>
<StgValue><ssdm name="p_addr24"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_311 = zext i6 %p_addr24 to i64

]]></node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tmp_addr = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_311

]]></node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:4  store float 0.000000e+00, float* %tmp_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader16:0  %indvar_flatten3 = phi i10 [ %indvar_flatten_next3, %.preheader18 ], [ 0, %.preheader16.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader16:1  %i_1 = phi i3 [ %i_1_mid2, %.preheader18 ], [ 0, %.preheader16.preheader ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader16:2  %indvar_flatten = phi i8 [ %indvar_flatten_next, %.preheader18 ], [ 0, %.preheader16.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader16:3  %j_1 = phi i3 [ %j_1_mid2, %.preheader18 ], [ 0, %.preheader16.preheader ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader16:4  %k14 = phi i5 [ %k_20, %.preheader18 ], [ 0, %.preheader16.preheader ]

]]></node>
<StgValue><ssdm name="k14"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader16:5  %exitcond_flatten = icmp eq i10 %indvar_flatten3, -324

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader16:6  %indvar_flatten_next3 = add i10 %indvar_flatten3, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:7  br i1 %exitcond_flatten, label %.preheader15.preheader, label %.preheader18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader18:2  %exitcond_flatten7 = icmp eq i8 %indvar_flatten, -116

]]></node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader18:3  %j_1_mid = select i1 %exitcond_flatten7, i3 0, i3 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:4  %not_exitcond_flatten = xor i1 %exitcond_flatten7, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:5  %exitcond18 = icmp eq i5 %k14, -4

]]></node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:6  %exitcond6_mid = and i1 %exitcond18, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond6_mid"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:7  %i_s = add i3 %i_1, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader18:8  %i_1_mid2 = select i1 %exitcond_flatten7, i3 %i_s, i3 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:10  %j_21 = add i3 %j_1_mid, 1

]]></node>
<StgValue><ssdm name="j_21"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:12  %tmp_224 = or i1 %exitcond6_mid, %exitcond_flatten7

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:13  %k14_mid2 = select i1 %tmp_224, i5 0, i5 %k14

]]></node>
<StgValue><ssdm name="k14_mid2"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader18:14  %j_1_mid2 = select i1 %exitcond6_mid, i3 %j_21, i3 %j_1_mid

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader18:345  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader18:346  %indvar_flatten_next = select i1 %exitcond_flatten7, i8 1, i8 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="5" op_0_bw="3">
<![CDATA[
.preheader18:9  %i_1_cast = zext i3 %i_1_mid2 to i5

]]></node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:17  %tmp_216_1 = add i3 %j_1_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_216_1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:46  %tmp_130 = add i5 %k14_mid2, %i_1_cast

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="2" op_3_bw="3">
<![CDATA[
.preheader18:48  %tmp_225 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 0, i3 %j_1_mid2)

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:49  %tmp_226 = zext i10 %tmp_225 to i64

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:50  %inputimg_addr = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_226

]]></node>
<StgValue><ssdm name="inputimg_addr"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:51  %inputimg_load = load float* %inputimg_addr, align 4

]]></node>
<StgValue><ssdm name="inputimg_load"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="10" op_0_bw="5">
<![CDATA[
.preheader18:52  %tmp_215_trn_cast = zext i5 %k14_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_215_trn_cast"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18:53  %C1_d_addr8 = add i10 %C1_d_addr5_cast, %tmp_215_trn_cast

]]></node>
<StgValue><ssdm name="C1_d_addr8"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader18:54  %tmp_142 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_d_addr8, i5 0)

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="15">
<![CDATA[
.preheader18:55  %p_shl47 = sext i15 %tmp_142 to i32

]]></node>
<StgValue><ssdm name="p_shl47"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader18:56  %tmp_143 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_d_addr8, i2 0)

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:57  %p_shl48 = sext i12 %tmp_143 to i32

]]></node>
<StgValue><ssdm name="p_shl48"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:58  %C1_d_addr9 = sub i32 %p_shl47, %p_shl48

]]></node>
<StgValue><ssdm name="C1_d_addr9"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:59  %tmp_227 = zext i32 %C1_d_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:60  %C1_d_addr_4 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_227

]]></node>
<StgValue><ssdm name="C1_d_addr_4"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:61  %C1_d_load_1 = load float* %C1_d_addr_4, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_1"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="2" op_3_bw="3">
<![CDATA[
.preheader18:72  %tmp_230 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 0, i3 %tmp_216_1)

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:73  %tmp_231 = zext i10 %tmp_230 to i64

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:74  %inputimg_addr_1 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_231

]]></node>
<StgValue><ssdm name="inputimg_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:75  %inputimg_load_1 = load float* %inputimg_addr_1, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_1"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:76  %C1_d_addr10 = or i32 %C1_d_addr9, 1

]]></node>
<StgValue><ssdm name="C1_d_addr10"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:77  %tmp_232 = zext i32 %C1_d_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:78  %C1_d_addr_5 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_232

]]></node>
<StgValue><ssdm name="C1_d_addr_5"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:79  %C1_d_load_2 = load float* %C1_d_addr_5, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:344  %k_20 = add i5 %k14_mid2, 1

]]></node>
<StgValue><ssdm name="k_20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="234" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:18  %tmp_216_2 = add i3 %j_1_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_216_2"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:19  %tmp_216_3 = add i3 %j_1_mid2, 3

]]></node>
<StgValue><ssdm name="tmp_216_3"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:51  %inputimg_load = load float* %inputimg_addr, align 4

]]></node>
<StgValue><ssdm name="inputimg_load"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:61  %C1_d_load_1 = load float* %C1_d_addr_4, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_1"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:62  %tmp_131 = fmul float %inputimg_load, %C1_d_load_1

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:75  %inputimg_load_1 = load float* %inputimg_addr_1, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_1"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:79  %C1_d_load_2 = load float* %C1_d_addr_5, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_2"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="2" op_3_bw="3">
<![CDATA[
.preheader18:82  %tmp_233 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 0, i3 %tmp_216_2)

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:83  %tmp_234 = zext i10 %tmp_233 to i64

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:84  %inputimg_addr_2 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_234

]]></node>
<StgValue><ssdm name="inputimg_addr_2"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:85  %inputimg_load_2 = load float* %inputimg_addr_2, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_2"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:86  %C1_d_addr11 = or i32 %C1_d_addr9, 2

]]></node>
<StgValue><ssdm name="C1_d_addr11"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:87  %tmp_235 = zext i32 %C1_d_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:88  %C1_d_addr_6 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_235

]]></node>
<StgValue><ssdm name="C1_d_addr_6"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:89  %C1_d_load_3 = load float* %C1_d_addr_6, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_3"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="2" op_3_bw="3">
<![CDATA[
.preheader18:92  %tmp_236 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 0, i3 %tmp_216_3)

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:93  %tmp_237 = zext i10 %tmp_236 to i64

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:94  %inputimg_addr_3 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_237

]]></node>
<StgValue><ssdm name="inputimg_addr_3"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:95  %inputimg_load_3 = load float* %inputimg_addr_3, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_3"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:96  %C1_d_addr12 = or i32 %C1_d_addr9, 3

]]></node>
<StgValue><ssdm name="C1_d_addr12"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:97  %tmp_238 = zext i32 %C1_d_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:98  %C1_d_addr_7 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_238

]]></node>
<StgValue><ssdm name="C1_d_addr_7"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:99  %C1_d_load_4 = load float* %C1_d_addr_7, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="4" op_0_bw="3">
<![CDATA[
.preheader18:16  %j_1_cast8_cast = zext i3 %j_1_mid2 to i4

]]></node>
<StgValue><ssdm name="j_1_cast8_cast"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:20  %tmp_216_4 = add i4 %j_1_cast8_cast, 4

]]></node>
<StgValue><ssdm name="tmp_216_4"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:21  %tmp_216_5 = add i4 %j_1_cast8_cast, 5

]]></node>
<StgValue><ssdm name="tmp_216_5"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:62  %tmp_131 = fmul float %inputimg_load, %C1_d_load_1

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:80  %tmp_219_1 = fmul float %inputimg_load_1, %C1_d_load_2

]]></node>
<StgValue><ssdm name="tmp_219_1"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:85  %inputimg_load_2 = load float* %inputimg_addr_2, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_2"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:89  %C1_d_load_3 = load float* %C1_d_addr_6, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_3"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:95  %inputimg_load_3 = load float* %inputimg_addr_3, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_3"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:99  %C1_d_load_4 = load float* %C1_d_addr_7, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_4"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="1" op_3_bw="4">
<![CDATA[
.preheader18:102  %tmp_239 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_4)

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:103  %tmp_240 = zext i10 %tmp_239 to i64

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:104  %inputimg_addr_4 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_240

]]></node>
<StgValue><ssdm name="inputimg_addr_4"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:105  %inputimg_load_4 = load float* %inputimg_addr_4, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_4"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:106  %C1_d_addr13 = add i32 %C1_d_addr9, 4

]]></node>
<StgValue><ssdm name="C1_d_addr13"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:107  %tmp_241 = zext i32 %C1_d_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:108  %C1_d_addr_8 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_241

]]></node>
<StgValue><ssdm name="C1_d_addr_8"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:109  %C1_d_load_5 = load float* %C1_d_addr_8, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_5"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="1" op_3_bw="4">
<![CDATA[
.preheader18:112  %tmp_242 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_5)

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:113  %tmp_243 = zext i10 %tmp_242 to i64

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:114  %inputimg_addr_5 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_243

]]></node>
<StgValue><ssdm name="inputimg_addr_5"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:115  %inputimg_load_5 = load float* %inputimg_addr_5, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_5"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:116  %C1_d_addr14 = add i32 %C1_d_addr9, 5

]]></node>
<StgValue><ssdm name="C1_d_addr14"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:117  %tmp_244 = zext i32 %C1_d_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:118  %C1_d_addr_9 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_244

]]></node>
<StgValue><ssdm name="C1_d_addr_9"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:119  %C1_d_load_6 = load float* %C1_d_addr_9, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="282" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:22  %tmp_216_6 = add i4 %j_1_cast8_cast, 6

]]></node>
<StgValue><ssdm name="tmp_216_6"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:23  %tmp_216_7 = add i4 %j_1_cast8_cast, 7

]]></node>
<StgValue><ssdm name="tmp_216_7"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:62  %tmp_131 = fmul float %inputimg_load, %C1_d_load_1

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:80  %tmp_219_1 = fmul float %inputimg_load_1, %C1_d_load_2

]]></node>
<StgValue><ssdm name="tmp_219_1"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:90  %tmp_219_2 = fmul float %inputimg_load_2, %C1_d_load_3

]]></node>
<StgValue><ssdm name="tmp_219_2"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:105  %inputimg_load_4 = load float* %inputimg_addr_4, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_4"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:109  %C1_d_load_5 = load float* %C1_d_addr_8, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_5"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:115  %inputimg_load_5 = load float* %inputimg_addr_5, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_5"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:119  %C1_d_load_6 = load float* %C1_d_addr_9, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_6"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="1" op_3_bw="4">
<![CDATA[
.preheader18:122  %tmp_245 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_6)

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:123  %tmp_246 = zext i10 %tmp_245 to i64

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:124  %inputimg_addr_6 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_246

]]></node>
<StgValue><ssdm name="inputimg_addr_6"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:125  %inputimg_load_6 = load float* %inputimg_addr_6, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_6"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:126  %C1_d_addr15 = add i32 %C1_d_addr9, 6

]]></node>
<StgValue><ssdm name="C1_d_addr15"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:127  %tmp_247 = zext i32 %C1_d_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:128  %C1_d_addr_10 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_247

]]></node>
<StgValue><ssdm name="C1_d_addr_10"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:129  %C1_d_load_7 = load float* %C1_d_addr_10, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_7"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="1" op_3_bw="4">
<![CDATA[
.preheader18:132  %tmp_248 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_7)

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:133  %tmp_249 = zext i10 %tmp_248 to i64

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:134  %inputimg_addr_7 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_249

]]></node>
<StgValue><ssdm name="inputimg_addr_7"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:135  %inputimg_load_7 = load float* %inputimg_addr_7, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_7"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:136  %C1_d_addr16 = add i32 %C1_d_addr9, 7

]]></node>
<StgValue><ssdm name="C1_d_addr16"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:137  %tmp_250 = zext i32 %C1_d_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:138  %C1_d_addr_11 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_250

]]></node>
<StgValue><ssdm name="C1_d_addr_11"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:139  %C1_d_load_8 = load float* %C1_d_addr_11, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="307" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:25  %tmp_216_9 = add i4 %j_1_cast8_cast, -7

]]></node>
<StgValue><ssdm name="tmp_216_9"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="6" op_0_bw="3">
<![CDATA[
.preheader18:47  %tmp_208_trn_cast = zext i3 %j_1_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_208_trn_cast"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:62  %tmp_131 = fmul float %inputimg_load, %C1_d_load_1

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="6" op_0_bw="3">
<![CDATA[
.preheader18:63  %tmp_202_trn_cast = zext i3 %i_1_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_202_trn_cast"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader18:64  %tmp_228 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1_mid2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="6" op_0_bw="5">
<![CDATA[
.preheader18:65  %p_shl102_cast = zext i5 %tmp_228 to i6

]]></node>
<StgValue><ssdm name="p_shl102_cast"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader18:66  %p_addr = add i6 %tmp_202_trn_cast, %p_shl102_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader18:67  %p_addr16 = add i6 %p_addr, %tmp_208_trn_cast

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="6">
<![CDATA[
.preheader18:68  %tmp_229 = zext i6 %p_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:69  %tmp_addr_6 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_229

]]></node>
<StgValue><ssdm name="tmp_addr_6"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="5">
<![CDATA[
.preheader18:70  %empty_89 = load float* %tmp_addr_6, align 4

]]></node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:80  %tmp_219_1 = fmul float %inputimg_load_1, %C1_d_load_2

]]></node>
<StgValue><ssdm name="tmp_219_1"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:90  %tmp_219_2 = fmul float %inputimg_load_2, %C1_d_load_3

]]></node>
<StgValue><ssdm name="tmp_219_2"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:100  %tmp_219_3 = fmul float %inputimg_load_3, %C1_d_load_4

]]></node>
<StgValue><ssdm name="tmp_219_3"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:125  %inputimg_load_6 = load float* %inputimg_addr_6, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_6"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:129  %C1_d_load_7 = load float* %C1_d_addr_10, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_7"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:135  %inputimg_load_7 = load float* %inputimg_addr_7, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_7"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:139  %C1_d_load_8 = load float* %C1_d_addr_11, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_8"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="2" op_3_bw="3">
<![CDATA[
.preheader18:142  %tmp_251 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 1, i3 %j_1_mid2)

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:143  %tmp_252 = zext i10 %tmp_251 to i64

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:144  %inputimg_addr_8 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_252

]]></node>
<StgValue><ssdm name="inputimg_addr_8"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:145  %inputimg_load_8 = load float* %inputimg_addr_8, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_8"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:146  %C1_d_addr17 = add i32 %C1_d_addr9, 8

]]></node>
<StgValue><ssdm name="C1_d_addr17"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:147  %tmp_253 = zext i32 %C1_d_addr17 to i64

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:148  %C1_d_addr_12 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_253

]]></node>
<StgValue><ssdm name="C1_d_addr_12"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:149  %C1_d_load_9 = load float* %C1_d_addr_12, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_9"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="1" op_3_bw="4">
<![CDATA[
.preheader18:152  %tmp_254 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_9)

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:153  %tmp_255 = zext i10 %tmp_254 to i64

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:154  %inputimg_addr_9 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_255

]]></node>
<StgValue><ssdm name="inputimg_addr_9"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:155  %inputimg_load_9 = load float* %inputimg_addr_9, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_9"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:156  %C1_d_addr18 = add i32 %C1_d_addr9, 9

]]></node>
<StgValue><ssdm name="C1_d_addr18"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:157  %tmp_256 = zext i32 %C1_d_addr18 to i64

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:158  %C1_d_addr_13 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_256

]]></node>
<StgValue><ssdm name="C1_d_addr_13"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:159  %C1_d_load_10 = load float* %C1_d_addr_13, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="341" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:26  %tmp_216_s = add i4 %j_1_cast8_cast, -6

]]></node>
<StgValue><ssdm name="tmp_216_s"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:27  %tmp_216_10 = add i4 %j_1_cast8_cast, -5

]]></node>
<StgValue><ssdm name="tmp_216_10"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="5">
<![CDATA[
.preheader18:70  %empty_89 = load float* %tmp_addr_6, align 4

]]></node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:71  %tmp_132 = fadd float %empty_89, %tmp_131

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:80  %tmp_219_1 = fmul float %inputimg_load_1, %C1_d_load_2

]]></node>
<StgValue><ssdm name="tmp_219_1"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:90  %tmp_219_2 = fmul float %inputimg_load_2, %C1_d_load_3

]]></node>
<StgValue><ssdm name="tmp_219_2"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:100  %tmp_219_3 = fmul float %inputimg_load_3, %C1_d_load_4

]]></node>
<StgValue><ssdm name="tmp_219_3"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:110  %tmp_219_4 = fmul float %inputimg_load_4, %C1_d_load_5

]]></node>
<StgValue><ssdm name="tmp_219_4"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:145  %inputimg_load_8 = load float* %inputimg_addr_8, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_8"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:149  %C1_d_load_9 = load float* %C1_d_addr_12, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_9"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:155  %inputimg_load_9 = load float* %inputimg_addr_9, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_9"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:159  %C1_d_load_10 = load float* %C1_d_addr_13, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_10"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="1" op_3_bw="4">
<![CDATA[
.preheader18:162  %tmp_257 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_s)

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:163  %tmp_258 = zext i10 %tmp_257 to i64

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:164  %inputimg_addr_10 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_258

]]></node>
<StgValue><ssdm name="inputimg_addr_10"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:165  %inputimg_load_10 = load float* %inputimg_addr_10, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_10"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:166  %C1_d_addr19 = add i32 %C1_d_addr9, 10

]]></node>
<StgValue><ssdm name="C1_d_addr19"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:167  %tmp_259 = zext i32 %C1_d_addr19 to i64

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:168  %C1_d_addr_14 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_259

]]></node>
<StgValue><ssdm name="C1_d_addr_14"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:169  %C1_d_load_11 = load float* %C1_d_addr_14, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_11"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="1" op_3_bw="4">
<![CDATA[
.preheader18:172  %tmp_260 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_10)

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:173  %tmp_261 = zext i10 %tmp_260 to i64

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:174  %inputimg_addr_11 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_261

]]></node>
<StgValue><ssdm name="inputimg_addr_11"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:175  %inputimg_load_11 = load float* %inputimg_addr_11, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_11"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:176  %C1_d_addr20 = add i32 %C1_d_addr9, 11

]]></node>
<StgValue><ssdm name="C1_d_addr20"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:177  %tmp_262 = zext i32 %C1_d_addr20 to i64

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:178  %C1_d_addr_15 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_262

]]></node>
<StgValue><ssdm name="C1_d_addr_15"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:179  %C1_d_load_12 = load float* %C1_d_addr_15, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_12"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="5" op_0_bw="3">
<![CDATA[
.preheader18:15  %j_1_cast8 = zext i3 %j_1_mid2 to i5

]]></node>
<StgValue><ssdm name="j_1_cast8"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:28  %tmp_216_11 = add i5 %j_1_cast8, 12

]]></node>
<StgValue><ssdm name="tmp_216_11"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:29  %tmp_216_12 = add i5 %j_1_cast8, 13

]]></node>
<StgValue><ssdm name="tmp_216_12"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:71  %tmp_132 = fadd float %empty_89, %tmp_131

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:90  %tmp_219_2 = fmul float %inputimg_load_2, %C1_d_load_3

]]></node>
<StgValue><ssdm name="tmp_219_2"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:100  %tmp_219_3 = fmul float %inputimg_load_3, %C1_d_load_4

]]></node>
<StgValue><ssdm name="tmp_219_3"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:110  %tmp_219_4 = fmul float %inputimg_load_4, %C1_d_load_5

]]></node>
<StgValue><ssdm name="tmp_219_4"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:120  %tmp_219_5 = fmul float %inputimg_load_5, %C1_d_load_6

]]></node>
<StgValue><ssdm name="tmp_219_5"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:165  %inputimg_load_10 = load float* %inputimg_addr_10, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_10"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:169  %C1_d_load_11 = load float* %C1_d_addr_14, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_11"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:175  %inputimg_load_11 = load float* %inputimg_addr_11, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_11"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:179  %C1_d_load_12 = load float* %C1_d_addr_15, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_12"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:182  %tmp_263 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_11)

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:183  %tmp_264 = zext i10 %tmp_263 to i64

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:184  %inputimg_addr_12 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_264

]]></node>
<StgValue><ssdm name="inputimg_addr_12"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:185  %inputimg_load_12 = load float* %inputimg_addr_12, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_12"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:186  %C1_d_addr21 = add i32 %C1_d_addr9, 12

]]></node>
<StgValue><ssdm name="C1_d_addr21"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:187  %tmp_265 = zext i32 %C1_d_addr21 to i64

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:188  %C1_d_addr_16 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_265

]]></node>
<StgValue><ssdm name="C1_d_addr_16"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:189  %C1_d_load_13 = load float* %C1_d_addr_16, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_13"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:192  %tmp_266 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_12)

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:193  %tmp_267 = zext i10 %tmp_266 to i64

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:194  %inputimg_addr_13 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_267

]]></node>
<StgValue><ssdm name="inputimg_addr_13"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:195  %inputimg_load_13 = load float* %inputimg_addr_13, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_13"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:196  %C1_d_addr22 = add i32 %C1_d_addr9, 13

]]></node>
<StgValue><ssdm name="C1_d_addr22"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:197  %tmp_268 = zext i32 %C1_d_addr22 to i64

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:198  %C1_d_addr_17 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_268

]]></node>
<StgValue><ssdm name="C1_d_addr_17"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:199  %C1_d_load_14 = load float* %C1_d_addr_17, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="397" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:30  %tmp_216_13 = add i5 %j_1_cast8, 14

]]></node>
<StgValue><ssdm name="tmp_216_13"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:31  %tmp_216_14 = add i5 %j_1_cast8, 15

]]></node>
<StgValue><ssdm name="tmp_216_14"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:71  %tmp_132 = fadd float %empty_89, %tmp_131

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:100  %tmp_219_3 = fmul float %inputimg_load_3, %C1_d_load_4

]]></node>
<StgValue><ssdm name="tmp_219_3"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:110  %tmp_219_4 = fmul float %inputimg_load_4, %C1_d_load_5

]]></node>
<StgValue><ssdm name="tmp_219_4"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:120  %tmp_219_5 = fmul float %inputimg_load_5, %C1_d_load_6

]]></node>
<StgValue><ssdm name="tmp_219_5"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:130  %tmp_219_6 = fmul float %inputimg_load_6, %C1_d_load_7

]]></node>
<StgValue><ssdm name="tmp_219_6"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:185  %inputimg_load_12 = load float* %inputimg_addr_12, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_12"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:189  %C1_d_load_13 = load float* %C1_d_addr_16, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_13"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:195  %inputimg_load_13 = load float* %inputimg_addr_13, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_13"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:199  %C1_d_load_14 = load float* %C1_d_addr_17, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_14"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:202  %tmp_269 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_13)

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:203  %tmp_270 = zext i10 %tmp_269 to i64

]]></node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:204  %inputimg_addr_14 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_270

]]></node>
<StgValue><ssdm name="inputimg_addr_14"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:205  %inputimg_load_14 = load float* %inputimg_addr_14, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_14"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:206  %C1_d_addr23 = add i32 %C1_d_addr9, 14

]]></node>
<StgValue><ssdm name="C1_d_addr23"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:207  %tmp_271 = zext i32 %C1_d_addr23 to i64

]]></node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:208  %C1_d_addr_18 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_271

]]></node>
<StgValue><ssdm name="C1_d_addr_18"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:209  %C1_d_load_15 = load float* %C1_d_addr_18, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_15"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:212  %tmp_272 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_14)

]]></node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:213  %tmp_273 = zext i10 %tmp_272 to i64

]]></node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:214  %inputimg_addr_15 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_273

]]></node>
<StgValue><ssdm name="inputimg_addr_15"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:215  %inputimg_load_15 = load float* %inputimg_addr_15, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_15"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:216  %C1_d_addr24 = add i32 %C1_d_addr9, 15

]]></node>
<StgValue><ssdm name="C1_d_addr24"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:217  %tmp_274 = zext i32 %C1_d_addr24 to i64

]]></node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:218  %C1_d_addr_19 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_274

]]></node>
<StgValue><ssdm name="C1_d_addr_19"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:219  %C1_d_load_16 = load float* %C1_d_addr_19, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="424" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:32  %tmp_216_15 = add i5 %j_1_cast8, -15

]]></node>
<StgValue><ssdm name="tmp_216_15"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:71  %tmp_132 = fadd float %empty_89, %tmp_131

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:110  %tmp_219_4 = fmul float %inputimg_load_4, %C1_d_load_5

]]></node>
<StgValue><ssdm name="tmp_219_4"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:120  %tmp_219_5 = fmul float %inputimg_load_5, %C1_d_load_6

]]></node>
<StgValue><ssdm name="tmp_219_5"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:130  %tmp_219_6 = fmul float %inputimg_load_6, %C1_d_load_7

]]></node>
<StgValue><ssdm name="tmp_219_6"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %tmp_219_7 = fmul float %inputimg_load_7, %C1_d_load_8

]]></node>
<StgValue><ssdm name="tmp_219_7"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:205  %inputimg_load_14 = load float* %inputimg_addr_14, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_14"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:209  %C1_d_load_15 = load float* %C1_d_addr_18, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_15"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:215  %inputimg_load_15 = load float* %inputimg_addr_15, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_15"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:219  %C1_d_load_16 = load float* %C1_d_addr_19, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_16"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="2" op_3_bw="3">
<![CDATA[
.preheader18:222  %tmp_275 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 -2, i3 %j_1_mid2)

]]></node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:223  %tmp_276 = zext i10 %tmp_275 to i64

]]></node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:224  %inputimg_addr_16 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_276

]]></node>
<StgValue><ssdm name="inputimg_addr_16"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:225  %inputimg_load_16 = load float* %inputimg_addr_16, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_16"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:226  %C1_d_addr25 = add i32 %C1_d_addr9, 16

]]></node>
<StgValue><ssdm name="C1_d_addr25"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:227  %tmp_277 = zext i32 %C1_d_addr25 to i64

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:228  %C1_d_addr_20 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_277

]]></node>
<StgValue><ssdm name="C1_d_addr_20"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:229  %C1_d_load_17 = load float* %C1_d_addr_20, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_17"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:232  %tmp_278 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_15)

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:233  %tmp_279 = zext i10 %tmp_278 to i64

]]></node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:234  %inputimg_addr_17 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_279

]]></node>
<StgValue><ssdm name="inputimg_addr_17"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:235  %inputimg_load_17 = load float* %inputimg_addr_17, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_17"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:236  %C1_d_addr26 = add i32 %C1_d_addr9, 17

]]></node>
<StgValue><ssdm name="C1_d_addr26"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:237  %tmp_280 = zext i32 %C1_d_addr26 to i64

]]></node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:238  %C1_d_addr_21 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_280

]]></node>
<StgValue><ssdm name="C1_d_addr_21"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:239  %C1_d_load_18 = load float* %C1_d_addr_21, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_18"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="450" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:33  %tmp_216_16 = add i5 %j_1_cast8, -14

]]></node>
<StgValue><ssdm name="tmp_216_16"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:34  %tmp_216_17 = add i5 %j_1_cast8, -13

]]></node>
<StgValue><ssdm name="tmp_216_17"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:71  %tmp_132 = fadd float %empty_89, %tmp_131

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

]]></node>
<StgValue><ssdm name="tmp_220_1"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:120  %tmp_219_5 = fmul float %inputimg_load_5, %C1_d_load_6

]]></node>
<StgValue><ssdm name="tmp_219_5"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:130  %tmp_219_6 = fmul float %inputimg_load_6, %C1_d_load_7

]]></node>
<StgValue><ssdm name="tmp_219_6"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %tmp_219_7 = fmul float %inputimg_load_7, %C1_d_load_8

]]></node>
<StgValue><ssdm name="tmp_219_7"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:150  %tmp_219_8 = fmul float %inputimg_load_8, %C1_d_load_9

]]></node>
<StgValue><ssdm name="tmp_219_8"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:225  %inputimg_load_16 = load float* %inputimg_addr_16, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_16"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:229  %C1_d_load_17 = load float* %C1_d_addr_20, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_17"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:235  %inputimg_load_17 = load float* %inputimg_addr_17, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_17"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:239  %C1_d_load_18 = load float* %C1_d_addr_21, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_18"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:242  %tmp_281 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_16)

]]></node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:243  %tmp_282 = zext i10 %tmp_281 to i64

]]></node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:244  %inputimg_addr_18 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_282

]]></node>
<StgValue><ssdm name="inputimg_addr_18"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:245  %inputimg_load_18 = load float* %inputimg_addr_18, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_18"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:246  %C1_d_addr27 = add i32 %C1_d_addr9, 18

]]></node>
<StgValue><ssdm name="C1_d_addr27"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:247  %tmp_283 = zext i32 %C1_d_addr27 to i64

]]></node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:248  %C1_d_addr_22 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_283

]]></node>
<StgValue><ssdm name="C1_d_addr_22"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:249  %C1_d_load_19 = load float* %C1_d_addr_22, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_19"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:252  %tmp_284 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_17)

]]></node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:253  %tmp_285 = zext i10 %tmp_284 to i64

]]></node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:254  %inputimg_addr_19 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_285

]]></node>
<StgValue><ssdm name="inputimg_addr_19"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:255  %inputimg_load_19 = load float* %inputimg_addr_19, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_19"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:256  %C1_d_addr28 = add i32 %C1_d_addr9, 19

]]></node>
<StgValue><ssdm name="C1_d_addr28"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:257  %tmp_286 = zext i32 %C1_d_addr28 to i64

]]></node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:258  %C1_d_addr_23 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_286

]]></node>
<StgValue><ssdm name="C1_d_addr_23"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:259  %C1_d_load_20 = load float* %C1_d_addr_23, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_20"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="478" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:35  %tmp_216_18 = add i5 %j_1_cast8, -12

]]></node>
<StgValue><ssdm name="tmp_216_18"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:36  %tmp_216_19 = add i5 %j_1_cast8, -11

]]></node>
<StgValue><ssdm name="tmp_216_19"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

]]></node>
<StgValue><ssdm name="tmp_220_1"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:130  %tmp_219_6 = fmul float %inputimg_load_6, %C1_d_load_7

]]></node>
<StgValue><ssdm name="tmp_219_6"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %tmp_219_7 = fmul float %inputimg_load_7, %C1_d_load_8

]]></node>
<StgValue><ssdm name="tmp_219_7"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:150  %tmp_219_8 = fmul float %inputimg_load_8, %C1_d_load_9

]]></node>
<StgValue><ssdm name="tmp_219_8"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:160  %tmp_219_9 = fmul float %inputimg_load_9, %C1_d_load_10

]]></node>
<StgValue><ssdm name="tmp_219_9"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:245  %inputimg_load_18 = load float* %inputimg_addr_18, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_18"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:249  %C1_d_load_19 = load float* %C1_d_addr_22, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_19"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:255  %inputimg_load_19 = load float* %inputimg_addr_19, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_19"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:259  %C1_d_load_20 = load float* %C1_d_addr_23, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_20"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:262  %tmp_287 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_18)

]]></node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:263  %tmp_288 = zext i10 %tmp_287 to i64

]]></node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:264  %inputimg_addr_20 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_288

]]></node>
<StgValue><ssdm name="inputimg_addr_20"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:265  %inputimg_load_20 = load float* %inputimg_addr_20, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_20"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:266  %C1_d_addr29 = add i32 %C1_d_addr9, 20

]]></node>
<StgValue><ssdm name="C1_d_addr29"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:267  %tmp_289 = zext i32 %C1_d_addr29 to i64

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:268  %C1_d_addr_24 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_289

]]></node>
<StgValue><ssdm name="C1_d_addr_24"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:269  %C1_d_load_21 = load float* %C1_d_addr_24, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_21"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:272  %tmp_290 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_19)

]]></node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:273  %tmp_291 = zext i10 %tmp_290 to i64

]]></node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:274  %inputimg_addr_21 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_291

]]></node>
<StgValue><ssdm name="inputimg_addr_21"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:275  %inputimg_load_21 = load float* %inputimg_addr_21, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_21"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:276  %C1_d_addr30 = add i32 %C1_d_addr9, 21

]]></node>
<StgValue><ssdm name="C1_d_addr30"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:277  %tmp_292 = zext i32 %C1_d_addr30 to i64

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:278  %C1_d_addr_25 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_292

]]></node>
<StgValue><ssdm name="C1_d_addr_25"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:279  %C1_d_load_22 = load float* %C1_d_addr_25, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_22"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="505" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:37  %tmp_216_20 = add i5 %j_1_cast8, -10

]]></node>
<StgValue><ssdm name="tmp_216_20"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:38  %tmp_216_21 = add i5 %j_1_cast8, -9

]]></node>
<StgValue><ssdm name="tmp_216_21"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

]]></node>
<StgValue><ssdm name="tmp_220_1"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %tmp_219_7 = fmul float %inputimg_load_7, %C1_d_load_8

]]></node>
<StgValue><ssdm name="tmp_219_7"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:150  %tmp_219_8 = fmul float %inputimg_load_8, %C1_d_load_9

]]></node>
<StgValue><ssdm name="tmp_219_8"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:160  %tmp_219_9 = fmul float %inputimg_load_9, %C1_d_load_10

]]></node>
<StgValue><ssdm name="tmp_219_9"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:170  %tmp_219_s = fmul float %inputimg_load_10, %C1_d_load_11

]]></node>
<StgValue><ssdm name="tmp_219_s"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:265  %inputimg_load_20 = load float* %inputimg_addr_20, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_20"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:269  %C1_d_load_21 = load float* %C1_d_addr_24, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_21"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:275  %inputimg_load_21 = load float* %inputimg_addr_21, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_21"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:279  %C1_d_load_22 = load float* %C1_d_addr_25, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_22"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:282  %tmp_293 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_20)

]]></node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:283  %tmp_294 = zext i10 %tmp_293 to i64

]]></node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:284  %inputimg_addr_22 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_294

]]></node>
<StgValue><ssdm name="inputimg_addr_22"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:285  %inputimg_load_22 = load float* %inputimg_addr_22, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_22"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:286  %C1_d_addr31 = add i32 %C1_d_addr9, 22

]]></node>
<StgValue><ssdm name="C1_d_addr31"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:287  %tmp_295 = zext i32 %C1_d_addr31 to i64

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:288  %C1_d_addr_26 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_295

]]></node>
<StgValue><ssdm name="C1_d_addr_26"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:289  %C1_d_load_23 = load float* %C1_d_addr_26, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_23"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:292  %tmp_296 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_21)

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:293  %tmp_297 = zext i10 %tmp_296 to i64

]]></node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:294  %inputimg_addr_23 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_297

]]></node>
<StgValue><ssdm name="inputimg_addr_23"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:295  %inputimg_load_23 = load float* %inputimg_addr_23, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_23"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:296  %C1_d_addr32 = add i32 %C1_d_addr9, 23

]]></node>
<StgValue><ssdm name="C1_d_addr32"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:297  %tmp_298 = zext i32 %C1_d_addr32 to i64

]]></node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:298  %C1_d_addr_27 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_298

]]></node>
<StgValue><ssdm name="C1_d_addr_27"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:299  %C1_d_load_24 = load float* %C1_d_addr_27, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_24"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="532" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader18:24  %tmp_216_8 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %j_1_mid2)

]]></node>
<StgValue><ssdm name="tmp_216_8"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="5" op_0_bw="4">
<![CDATA[
.preheader18:39  %tmp_216_23_cast = sext i4 %tmp_216_8 to i5

]]></node>
<StgValue><ssdm name="tmp_216_23_cast"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="5" op_0_bw="4">
<![CDATA[
.preheader18:40  %tmp_216_24_cast = sext i4 %tmp_216_9 to i5

]]></node>
<StgValue><ssdm name="tmp_216_24_cast"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

]]></node>
<StgValue><ssdm name="tmp_220_1"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:150  %tmp_219_8 = fmul float %inputimg_load_8, %C1_d_load_9

]]></node>
<StgValue><ssdm name="tmp_219_8"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:160  %tmp_219_9 = fmul float %inputimg_load_9, %C1_d_load_10

]]></node>
<StgValue><ssdm name="tmp_219_9"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:170  %tmp_219_s = fmul float %inputimg_load_10, %C1_d_load_11

]]></node>
<StgValue><ssdm name="tmp_219_s"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:180  %tmp_219_10 = fmul float %inputimg_load_11, %C1_d_load_12

]]></node>
<StgValue><ssdm name="tmp_219_10"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:285  %inputimg_load_22 = load float* %inputimg_addr_22, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_22"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:289  %C1_d_load_23 = load float* %C1_d_addr_26, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_23"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:295  %inputimg_load_23 = load float* %inputimg_addr_23, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_23"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:299  %C1_d_load_24 = load float* %C1_d_addr_27, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_24"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:302  %tmp_299 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_23_cast)

]]></node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:303  %tmp_300 = zext i10 %tmp_299 to i64

]]></node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:304  %inputimg_addr_24 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_300

]]></node>
<StgValue><ssdm name="inputimg_addr_24"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:305  %inputimg_load_24 = load float* %inputimg_addr_24, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_24"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:306  %C1_d_addr33 = add i32 %C1_d_addr9, 24

]]></node>
<StgValue><ssdm name="C1_d_addr33"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:307  %tmp_301 = zext i32 %C1_d_addr33 to i64

]]></node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:308  %C1_d_addr_28 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_301

]]></node>
<StgValue><ssdm name="C1_d_addr_28"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:309  %C1_d_load_25 = load float* %C1_d_addr_28, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_25"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:312  %tmp_302 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_24_cast)

]]></node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:313  %tmp_303 = zext i10 %tmp_302 to i64

]]></node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:314  %inputimg_addr_25 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_303

]]></node>
<StgValue><ssdm name="inputimg_addr_25"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:315  %inputimg_load_25 = load float* %inputimg_addr_25, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_25"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:316  %C1_d_addr34 = add i32 %C1_d_addr9, 25

]]></node>
<StgValue><ssdm name="C1_d_addr34"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:317  %tmp_304 = zext i32 %C1_d_addr34 to i64

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:318  %C1_d_addr_29 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_304

]]></node>
<StgValue><ssdm name="C1_d_addr_29"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:319  %C1_d_load_26 = load float* %C1_d_addr_29, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_26"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="560" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="5" op_0_bw="4">
<![CDATA[
.preheader18:41  %tmp_216_25_cast = sext i4 %tmp_216_s to i5

]]></node>
<StgValue><ssdm name="tmp_216_25_cast"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="5" op_0_bw="4">
<![CDATA[
.preheader18:42  %tmp_216_26_cast = sext i4 %tmp_216_10 to i5

]]></node>
<StgValue><ssdm name="tmp_216_26_cast"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

]]></node>
<StgValue><ssdm name="tmp_220_1"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

]]></node>
<StgValue><ssdm name="tmp_220_2"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:160  %tmp_219_9 = fmul float %inputimg_load_9, %C1_d_load_10

]]></node>
<StgValue><ssdm name="tmp_219_9"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:170  %tmp_219_s = fmul float %inputimg_load_10, %C1_d_load_11

]]></node>
<StgValue><ssdm name="tmp_219_s"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:180  %tmp_219_10 = fmul float %inputimg_load_11, %C1_d_load_12

]]></node>
<StgValue><ssdm name="tmp_219_10"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:190  %tmp_219_11 = fmul float %inputimg_load_12, %C1_d_load_13

]]></node>
<StgValue><ssdm name="tmp_219_11"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:305  %inputimg_load_24 = load float* %inputimg_addr_24, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_24"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:309  %C1_d_load_25 = load float* %C1_d_addr_28, align 16

]]></node>
<StgValue><ssdm name="C1_d_load_25"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:315  %inputimg_load_25 = load float* %inputimg_addr_25, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_25"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:319  %C1_d_load_26 = load float* %C1_d_addr_29, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_26"/></StgValue>
</operation>

<operation id="572" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:322  %tmp_305 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_25_cast)

]]></node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="573" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:323  %tmp_306 = zext i10 %tmp_305 to i64

]]></node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:324  %inputimg_addr_26 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_306

]]></node>
<StgValue><ssdm name="inputimg_addr_26"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:325  %inputimg_load_26 = load float* %inputimg_addr_26, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_26"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:326  %C1_d_addr35 = add i32 %C1_d_addr9, 26

]]></node>
<StgValue><ssdm name="C1_d_addr35"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:327  %tmp_307 = zext i32 %C1_d_addr35 to i64

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:328  %C1_d_addr_30 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_307

]]></node>
<StgValue><ssdm name="C1_d_addr_30"/></StgValue>
</operation>

<operation id="579" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:329  %C1_d_load_27 = load float* %C1_d_addr_30, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_27"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:332  %tmp_308 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_26_cast)

]]></node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="64" op_0_bw="10">
<![CDATA[
.preheader18:333  %tmp_309 = zext i10 %tmp_308 to i64

]]></node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:334  %inputimg_addr_27 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_309

]]></node>
<StgValue><ssdm name="inputimg_addr_27"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:335  %inputimg_load_27 = load float* %inputimg_addr_27, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_27"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:336  %C1_d_addr36 = add i32 %C1_d_addr9, 27

]]></node>
<StgValue><ssdm name="C1_d_addr36"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:337  %tmp_310 = zext i32 %C1_d_addr36 to i64

]]></node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:338  %C1_d_addr_31 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_310

]]></node>
<StgValue><ssdm name="C1_d_addr_31"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:339  %C1_d_load_28 = load float* %C1_d_addr_31, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_28"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="588" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

]]></node>
<StgValue><ssdm name="tmp_220_2"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:170  %tmp_219_s = fmul float %inputimg_load_10, %C1_d_load_11

]]></node>
<StgValue><ssdm name="tmp_219_s"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:180  %tmp_219_10 = fmul float %inputimg_load_11, %C1_d_load_12

]]></node>
<StgValue><ssdm name="tmp_219_10"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:190  %tmp_219_11 = fmul float %inputimg_load_12, %C1_d_load_13

]]></node>
<StgValue><ssdm name="tmp_219_11"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:200  %tmp_219_12 = fmul float %inputimg_load_13, %C1_d_load_14

]]></node>
<StgValue><ssdm name="tmp_219_12"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:325  %inputimg_load_26 = load float* %inputimg_addr_26, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_26"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:329  %C1_d_load_27 = load float* %C1_d_addr_30, align 8

]]></node>
<StgValue><ssdm name="C1_d_load_27"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:335  %inputimg_load_27 = load float* %inputimg_addr_27, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_27"/></StgValue>
</operation>

<operation id="596" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:339  %C1_d_load_28 = load float* %C1_d_addr_31, align 4

]]></node>
<StgValue><ssdm name="C1_d_load_28"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="597" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

]]></node>
<StgValue><ssdm name="tmp_220_2"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:180  %tmp_219_10 = fmul float %inputimg_load_11, %C1_d_load_12

]]></node>
<StgValue><ssdm name="tmp_219_10"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:190  %tmp_219_11 = fmul float %inputimg_load_12, %C1_d_load_13

]]></node>
<StgValue><ssdm name="tmp_219_11"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:200  %tmp_219_12 = fmul float %inputimg_load_13, %C1_d_load_14

]]></node>
<StgValue><ssdm name="tmp_219_12"/></StgValue>
</operation>

<operation id="601" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:210  %tmp_219_13 = fmul float %inputimg_load_14, %C1_d_load_15

]]></node>
<StgValue><ssdm name="tmp_219_13"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="602" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

]]></node>
<StgValue><ssdm name="tmp_220_2"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:190  %tmp_219_11 = fmul float %inputimg_load_12, %C1_d_load_13

]]></node>
<StgValue><ssdm name="tmp_219_11"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:200  %tmp_219_12 = fmul float %inputimg_load_13, %C1_d_load_14

]]></node>
<StgValue><ssdm name="tmp_219_12"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:210  %tmp_219_13 = fmul float %inputimg_load_14, %C1_d_load_15

]]></node>
<StgValue><ssdm name="tmp_219_13"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:220  %tmp_219_14 = fmul float %inputimg_load_15, %C1_d_load_16

]]></node>
<StgValue><ssdm name="tmp_219_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="607" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

]]></node>
<StgValue><ssdm name="tmp_220_2"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

]]></node>
<StgValue><ssdm name="tmp_220_3"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:200  %tmp_219_12 = fmul float %inputimg_load_13, %C1_d_load_14

]]></node>
<StgValue><ssdm name="tmp_219_12"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:210  %tmp_219_13 = fmul float %inputimg_load_14, %C1_d_load_15

]]></node>
<StgValue><ssdm name="tmp_219_13"/></StgValue>
</operation>

<operation id="611" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:220  %tmp_219_14 = fmul float %inputimg_load_15, %C1_d_load_16

]]></node>
<StgValue><ssdm name="tmp_219_14"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:230  %tmp_219_15 = fmul float %inputimg_load_16, %C1_d_load_17

]]></node>
<StgValue><ssdm name="tmp_219_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="613" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

]]></node>
<StgValue><ssdm name="tmp_220_3"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:210  %tmp_219_13 = fmul float %inputimg_load_14, %C1_d_load_15

]]></node>
<StgValue><ssdm name="tmp_219_13"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:220  %tmp_219_14 = fmul float %inputimg_load_15, %C1_d_load_16

]]></node>
<StgValue><ssdm name="tmp_219_14"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:230  %tmp_219_15 = fmul float %inputimg_load_16, %C1_d_load_17

]]></node>
<StgValue><ssdm name="tmp_219_15"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:240  %tmp_219_16 = fmul float %inputimg_load_17, %C1_d_load_18

]]></node>
<StgValue><ssdm name="tmp_219_16"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="618" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

]]></node>
<StgValue><ssdm name="tmp_220_3"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:220  %tmp_219_14 = fmul float %inputimg_load_15, %C1_d_load_16

]]></node>
<StgValue><ssdm name="tmp_219_14"/></StgValue>
</operation>

<operation id="620" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:230  %tmp_219_15 = fmul float %inputimg_load_16, %C1_d_load_17

]]></node>
<StgValue><ssdm name="tmp_219_15"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:240  %tmp_219_16 = fmul float %inputimg_load_17, %C1_d_load_18

]]></node>
<StgValue><ssdm name="tmp_219_16"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:250  %tmp_219_17 = fmul float %inputimg_load_18, %C1_d_load_19

]]></node>
<StgValue><ssdm name="tmp_219_17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="623" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

]]></node>
<StgValue><ssdm name="tmp_220_3"/></StgValue>
</operation>

<operation id="624" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:230  %tmp_219_15 = fmul float %inputimg_load_16, %C1_d_load_17

]]></node>
<StgValue><ssdm name="tmp_219_15"/></StgValue>
</operation>

<operation id="625" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:240  %tmp_219_16 = fmul float %inputimg_load_17, %C1_d_load_18

]]></node>
<StgValue><ssdm name="tmp_219_16"/></StgValue>
</operation>

<operation id="626" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:250  %tmp_219_17 = fmul float %inputimg_load_18, %C1_d_load_19

]]></node>
<StgValue><ssdm name="tmp_219_17"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:260  %tmp_219_18 = fmul float %inputimg_load_19, %C1_d_load_20

]]></node>
<StgValue><ssdm name="tmp_219_18"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="628" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

]]></node>
<StgValue><ssdm name="tmp_220_3"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

]]></node>
<StgValue><ssdm name="tmp_220_4"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:240  %tmp_219_16 = fmul float %inputimg_load_17, %C1_d_load_18

]]></node>
<StgValue><ssdm name="tmp_219_16"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:250  %tmp_219_17 = fmul float %inputimg_load_18, %C1_d_load_19

]]></node>
<StgValue><ssdm name="tmp_219_17"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:260  %tmp_219_18 = fmul float %inputimg_load_19, %C1_d_load_20

]]></node>
<StgValue><ssdm name="tmp_219_18"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:270  %tmp_219_19 = fmul float %inputimg_load_20, %C1_d_load_21

]]></node>
<StgValue><ssdm name="tmp_219_19"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="634" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

]]></node>
<StgValue><ssdm name="tmp_220_4"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:250  %tmp_219_17 = fmul float %inputimg_load_18, %C1_d_load_19

]]></node>
<StgValue><ssdm name="tmp_219_17"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:260  %tmp_219_18 = fmul float %inputimg_load_19, %C1_d_load_20

]]></node>
<StgValue><ssdm name="tmp_219_18"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:270  %tmp_219_19 = fmul float %inputimg_load_20, %C1_d_load_21

]]></node>
<StgValue><ssdm name="tmp_219_19"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:280  %tmp_219_20 = fmul float %inputimg_load_21, %C1_d_load_22

]]></node>
<StgValue><ssdm name="tmp_219_20"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="639" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

]]></node>
<StgValue><ssdm name="tmp_220_4"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:260  %tmp_219_18 = fmul float %inputimg_load_19, %C1_d_load_20

]]></node>
<StgValue><ssdm name="tmp_219_18"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:270  %tmp_219_19 = fmul float %inputimg_load_20, %C1_d_load_21

]]></node>
<StgValue><ssdm name="tmp_219_19"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:280  %tmp_219_20 = fmul float %inputimg_load_21, %C1_d_load_22

]]></node>
<StgValue><ssdm name="tmp_219_20"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:290  %tmp_219_21 = fmul float %inputimg_load_22, %C1_d_load_23

]]></node>
<StgValue><ssdm name="tmp_219_21"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="644" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

]]></node>
<StgValue><ssdm name="tmp_220_4"/></StgValue>
</operation>

<operation id="645" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:270  %tmp_219_19 = fmul float %inputimg_load_20, %C1_d_load_21

]]></node>
<StgValue><ssdm name="tmp_219_19"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:280  %tmp_219_20 = fmul float %inputimg_load_21, %C1_d_load_22

]]></node>
<StgValue><ssdm name="tmp_219_20"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:290  %tmp_219_21 = fmul float %inputimg_load_22, %C1_d_load_23

]]></node>
<StgValue><ssdm name="tmp_219_21"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:300  %tmp_219_22 = fmul float %inputimg_load_23, %C1_d_load_24

]]></node>
<StgValue><ssdm name="tmp_219_22"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="649" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

]]></node>
<StgValue><ssdm name="tmp_220_4"/></StgValue>
</operation>

<operation id="650" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

]]></node>
<StgValue><ssdm name="tmp_220_5"/></StgValue>
</operation>

<operation id="651" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:280  %tmp_219_20 = fmul float %inputimg_load_21, %C1_d_load_22

]]></node>
<StgValue><ssdm name="tmp_219_20"/></StgValue>
</operation>

<operation id="652" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:290  %tmp_219_21 = fmul float %inputimg_load_22, %C1_d_load_23

]]></node>
<StgValue><ssdm name="tmp_219_21"/></StgValue>
</operation>

<operation id="653" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:300  %tmp_219_22 = fmul float %inputimg_load_23, %C1_d_load_24

]]></node>
<StgValue><ssdm name="tmp_219_22"/></StgValue>
</operation>

<operation id="654" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:310  %tmp_219_23 = fmul float %inputimg_load_24, %C1_d_load_25

]]></node>
<StgValue><ssdm name="tmp_219_23"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="655" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

]]></node>
<StgValue><ssdm name="tmp_220_5"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:290  %tmp_219_21 = fmul float %inputimg_load_22, %C1_d_load_23

]]></node>
<StgValue><ssdm name="tmp_219_21"/></StgValue>
</operation>

<operation id="657" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:300  %tmp_219_22 = fmul float %inputimg_load_23, %C1_d_load_24

]]></node>
<StgValue><ssdm name="tmp_219_22"/></StgValue>
</operation>

<operation id="658" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:310  %tmp_219_23 = fmul float %inputimg_load_24, %C1_d_load_25

]]></node>
<StgValue><ssdm name="tmp_219_23"/></StgValue>
</operation>

<operation id="659" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:320  %tmp_219_24 = fmul float %inputimg_load_25, %C1_d_load_26

]]></node>
<StgValue><ssdm name="tmp_219_24"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="660" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

]]></node>
<StgValue><ssdm name="tmp_220_5"/></StgValue>
</operation>

<operation id="661" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:300  %tmp_219_22 = fmul float %inputimg_load_23, %C1_d_load_24

]]></node>
<StgValue><ssdm name="tmp_219_22"/></StgValue>
</operation>

<operation id="662" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:310  %tmp_219_23 = fmul float %inputimg_load_24, %C1_d_load_25

]]></node>
<StgValue><ssdm name="tmp_219_23"/></StgValue>
</operation>

<operation id="663" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:320  %tmp_219_24 = fmul float %inputimg_load_25, %C1_d_load_26

]]></node>
<StgValue><ssdm name="tmp_219_24"/></StgValue>
</operation>

<operation id="664" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:330  %tmp_219_25 = fmul float %inputimg_load_26, %C1_d_load_27

]]></node>
<StgValue><ssdm name="tmp_219_25"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="665" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

]]></node>
<StgValue><ssdm name="tmp_220_5"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:310  %tmp_219_23 = fmul float %inputimg_load_24, %C1_d_load_25

]]></node>
<StgValue><ssdm name="tmp_219_23"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:320  %tmp_219_24 = fmul float %inputimg_load_25, %C1_d_load_26

]]></node>
<StgValue><ssdm name="tmp_219_24"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:330  %tmp_219_25 = fmul float %inputimg_load_26, %C1_d_load_27

]]></node>
<StgValue><ssdm name="tmp_219_25"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:340  %tmp_219_26 = fmul float %inputimg_load_27, %C1_d_load_28

]]></node>
<StgValue><ssdm name="tmp_219_26"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="670" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

]]></node>
<StgValue><ssdm name="tmp_220_5"/></StgValue>
</operation>

<operation id="671" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6

]]></node>
<StgValue><ssdm name="tmp_220_6"/></StgValue>
</operation>

<operation id="672" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:320  %tmp_219_24 = fmul float %inputimg_load_25, %C1_d_load_26

]]></node>
<StgValue><ssdm name="tmp_219_24"/></StgValue>
</operation>

<operation id="673" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:330  %tmp_219_25 = fmul float %inputimg_load_26, %C1_d_load_27

]]></node>
<StgValue><ssdm name="tmp_219_25"/></StgValue>
</operation>

<operation id="674" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:340  %tmp_219_26 = fmul float %inputimg_load_27, %C1_d_load_28

]]></node>
<StgValue><ssdm name="tmp_219_26"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="675" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6

]]></node>
<StgValue><ssdm name="tmp_220_6"/></StgValue>
</operation>

<operation id="676" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:330  %tmp_219_25 = fmul float %inputimg_load_26, %C1_d_load_27

]]></node>
<StgValue><ssdm name="tmp_219_25"/></StgValue>
</operation>

<operation id="677" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:340  %tmp_219_26 = fmul float %inputimg_load_27, %C1_d_load_28

]]></node>
<StgValue><ssdm name="tmp_219_26"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="678" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6

]]></node>
<StgValue><ssdm name="tmp_220_6"/></StgValue>
</operation>

<operation id="679" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:340  %tmp_219_26 = fmul float %inputimg_load_27, %C1_d_load_28

]]></node>
<StgValue><ssdm name="tmp_219_26"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="680" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6

]]></node>
<StgValue><ssdm name="tmp_220_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="681" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6

]]></node>
<StgValue><ssdm name="tmp_220_6"/></StgValue>
</operation>

<operation id="682" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7

]]></node>
<StgValue><ssdm name="tmp_220_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="683" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7

]]></node>
<StgValue><ssdm name="tmp_220_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="684" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7

]]></node>
<StgValue><ssdm name="tmp_220_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="685" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7

]]></node>
<StgValue><ssdm name="tmp_220_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="686" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7

]]></node>
<StgValue><ssdm name="tmp_220_7"/></StgValue>
</operation>

<operation id="687" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8

]]></node>
<StgValue><ssdm name="tmp_220_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="688" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8

]]></node>
<StgValue><ssdm name="tmp_220_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="689" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8

]]></node>
<StgValue><ssdm name="tmp_220_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="690" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8

]]></node>
<StgValue><ssdm name="tmp_220_8"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="691" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8

]]></node>
<StgValue><ssdm name="tmp_220_8"/></StgValue>
</operation>

<operation id="692" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9

]]></node>
<StgValue><ssdm name="tmp_220_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="693" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9

]]></node>
<StgValue><ssdm name="tmp_220_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="694" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9

]]></node>
<StgValue><ssdm name="tmp_220_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="695" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9

]]></node>
<StgValue><ssdm name="tmp_220_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="696" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9

]]></node>
<StgValue><ssdm name="tmp_220_9"/></StgValue>
</operation>

<operation id="697" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s

]]></node>
<StgValue><ssdm name="tmp_220_s"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="698" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s

]]></node>
<StgValue><ssdm name="tmp_220_s"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="699" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s

]]></node>
<StgValue><ssdm name="tmp_220_s"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="700" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s

]]></node>
<StgValue><ssdm name="tmp_220_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="701" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s

]]></node>
<StgValue><ssdm name="tmp_220_s"/></StgValue>
</operation>

<operation id="702" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10

]]></node>
<StgValue><ssdm name="tmp_220_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="703" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10

]]></node>
<StgValue><ssdm name="tmp_220_10"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="704" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10

]]></node>
<StgValue><ssdm name="tmp_220_10"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="705" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10

]]></node>
<StgValue><ssdm name="tmp_220_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="706" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10

]]></node>
<StgValue><ssdm name="tmp_220_10"/></StgValue>
</operation>

<operation id="707" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11

]]></node>
<StgValue><ssdm name="tmp_220_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="708" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11

]]></node>
<StgValue><ssdm name="tmp_220_11"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="709" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11

]]></node>
<StgValue><ssdm name="tmp_220_11"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="710" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11

]]></node>
<StgValue><ssdm name="tmp_220_11"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="711" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11

]]></node>
<StgValue><ssdm name="tmp_220_11"/></StgValue>
</operation>

<operation id="712" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12

]]></node>
<StgValue><ssdm name="tmp_220_12"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="713" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12

]]></node>
<StgValue><ssdm name="tmp_220_12"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="714" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12

]]></node>
<StgValue><ssdm name="tmp_220_12"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="715" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12

]]></node>
<StgValue><ssdm name="tmp_220_12"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="716" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12

]]></node>
<StgValue><ssdm name="tmp_220_12"/></StgValue>
</operation>

<operation id="717" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13

]]></node>
<StgValue><ssdm name="tmp_220_13"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="718" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13

]]></node>
<StgValue><ssdm name="tmp_220_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="719" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13

]]></node>
<StgValue><ssdm name="tmp_220_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="720" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13

]]></node>
<StgValue><ssdm name="tmp_220_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="721" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13

]]></node>
<StgValue><ssdm name="tmp_220_13"/></StgValue>
</operation>

<operation id="722" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14

]]></node>
<StgValue><ssdm name="tmp_220_14"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="723" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14

]]></node>
<StgValue><ssdm name="tmp_220_14"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="724" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14

]]></node>
<StgValue><ssdm name="tmp_220_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="725" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14

]]></node>
<StgValue><ssdm name="tmp_220_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="726" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14

]]></node>
<StgValue><ssdm name="tmp_220_14"/></StgValue>
</operation>

<operation id="727" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15

]]></node>
<StgValue><ssdm name="tmp_220_15"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="728" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15

]]></node>
<StgValue><ssdm name="tmp_220_15"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="729" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15

]]></node>
<StgValue><ssdm name="tmp_220_15"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="730" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15

]]></node>
<StgValue><ssdm name="tmp_220_15"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="731" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15

]]></node>
<StgValue><ssdm name="tmp_220_15"/></StgValue>
</operation>

<operation id="732" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16

]]></node>
<StgValue><ssdm name="tmp_220_16"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="733" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16

]]></node>
<StgValue><ssdm name="tmp_220_16"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="734" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16

]]></node>
<StgValue><ssdm name="tmp_220_16"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="735" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16

]]></node>
<StgValue><ssdm name="tmp_220_16"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="736" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16

]]></node>
<StgValue><ssdm name="tmp_220_16"/></StgValue>
</operation>

<operation id="737" st_id="83" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17

]]></node>
<StgValue><ssdm name="tmp_220_17"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="738" st_id="84" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17

]]></node>
<StgValue><ssdm name="tmp_220_17"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="739" st_id="85" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17

]]></node>
<StgValue><ssdm name="tmp_220_17"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="740" st_id="86" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17

]]></node>
<StgValue><ssdm name="tmp_220_17"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="741" st_id="87" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17

]]></node>
<StgValue><ssdm name="tmp_220_17"/></StgValue>
</operation>

<operation id="742" st_id="87" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18

]]></node>
<StgValue><ssdm name="tmp_220_18"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="743" st_id="88" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18

]]></node>
<StgValue><ssdm name="tmp_220_18"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="744" st_id="89" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18

]]></node>
<StgValue><ssdm name="tmp_220_18"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="745" st_id="90" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18

]]></node>
<StgValue><ssdm name="tmp_220_18"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="746" st_id="91" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18

]]></node>
<StgValue><ssdm name="tmp_220_18"/></StgValue>
</operation>

<operation id="747" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19

]]></node>
<StgValue><ssdm name="tmp_220_19"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="748" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19

]]></node>
<StgValue><ssdm name="tmp_220_19"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="749" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19

]]></node>
<StgValue><ssdm name="tmp_220_19"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="750" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19

]]></node>
<StgValue><ssdm name="tmp_220_19"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="751" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19

]]></node>
<StgValue><ssdm name="tmp_220_19"/></StgValue>
</operation>

<operation id="752" st_id="95" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20

]]></node>
<StgValue><ssdm name="tmp_220_20"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="753" st_id="96" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20

]]></node>
<StgValue><ssdm name="tmp_220_20"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="754" st_id="97" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20

]]></node>
<StgValue><ssdm name="tmp_220_20"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="755" st_id="98" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20

]]></node>
<StgValue><ssdm name="tmp_220_20"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="756" st_id="99" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20

]]></node>
<StgValue><ssdm name="tmp_220_20"/></StgValue>
</operation>

<operation id="757" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21

]]></node>
<StgValue><ssdm name="tmp_220_21"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="758" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21

]]></node>
<StgValue><ssdm name="tmp_220_21"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="759" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21

]]></node>
<StgValue><ssdm name="tmp_220_21"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="760" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21

]]></node>
<StgValue><ssdm name="tmp_220_21"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="761" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21

]]></node>
<StgValue><ssdm name="tmp_220_21"/></StgValue>
</operation>

<operation id="762" st_id="103" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22

]]></node>
<StgValue><ssdm name="tmp_220_22"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="763" st_id="104" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22

]]></node>
<StgValue><ssdm name="tmp_220_22"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="764" st_id="105" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22

]]></node>
<StgValue><ssdm name="tmp_220_22"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="765" st_id="106" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22

]]></node>
<StgValue><ssdm name="tmp_220_22"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="766" st_id="107" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22

]]></node>
<StgValue><ssdm name="tmp_220_22"/></StgValue>
</operation>

<operation id="767" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23

]]></node>
<StgValue><ssdm name="tmp_220_23"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="768" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23

]]></node>
<StgValue><ssdm name="tmp_220_23"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="769" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23

]]></node>
<StgValue><ssdm name="tmp_220_23"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="770" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23

]]></node>
<StgValue><ssdm name="tmp_220_23"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="771" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23

]]></node>
<StgValue><ssdm name="tmp_220_23"/></StgValue>
</operation>

<operation id="772" st_id="111" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24

]]></node>
<StgValue><ssdm name="tmp_220_24"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="773" st_id="112" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24

]]></node>
<StgValue><ssdm name="tmp_220_24"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="774" st_id="113" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24

]]></node>
<StgValue><ssdm name="tmp_220_24"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="775" st_id="114" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24

]]></node>
<StgValue><ssdm name="tmp_220_24"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="776" st_id="115" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24

]]></node>
<StgValue><ssdm name="tmp_220_24"/></StgValue>
</operation>

<operation id="777" st_id="115" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25

]]></node>
<StgValue><ssdm name="tmp_220_25"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="778" st_id="116" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25

]]></node>
<StgValue><ssdm name="tmp_220_25"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="779" st_id="117" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25

]]></node>
<StgValue><ssdm name="tmp_220_25"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="780" st_id="118" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25

]]></node>
<StgValue><ssdm name="tmp_220_25"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="781" st_id="119" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25

]]></node>
<StgValue><ssdm name="tmp_220_25"/></StgValue>
</operation>

<operation id="782" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26

]]></node>
<StgValue><ssdm name="tmp_220_26"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="783" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26

]]></node>
<StgValue><ssdm name="tmp_220_26"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="784" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26

]]></node>
<StgValue><ssdm name="tmp_220_26"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="785" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26

]]></node>
<StgValue><ssdm name="tmp_220_26"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="786" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_update_C1_label5_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:1  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)

]]></node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="788" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:11  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_update_C1_label5_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:43  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader18:44  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str12)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="791" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader18:45  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26

]]></node>
<StgValue><ssdm name="tmp_220_26"/></StgValue>
</operation>

<operation id="793" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader18:342  store float %tmp_220_26, float* %tmp_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader18:343  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str12, i32 %tmp_40)

]]></node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="795" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="0">
<![CDATA[
.preheader18:347  br label %.preheader16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="796" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="6" op_0_bw="3">
<![CDATA[
.preheader15.preheader:0  %tmp_198_trn_cast = zext i3 %p to i6

]]></node>
<StgValue><ssdm name="tmp_198_trn_cast"/></StgValue>
</operation>

<operation id="797" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader15.preheader:1  %C1_dmapData_addr1 = add i6 %tmp_198_trn_cast, %p_shl96_cast1

]]></node>
<StgValue><ssdm name="C1_dmapData_addr1"/></StgValue>
</operation>

<operation id="798" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:2  br label %.preheader15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="799" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader15:0  %i_2 = phi i3 [ 0, %.preheader15.preheader ], [ %i_9, %.preheader14 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="800" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:1  %exitcond4 = icmp eq i3 %i_2, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="801" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="802" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:3  %i_9 = add i3 %i_2, 1

]]></node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="803" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %exitcond4, label %.loopexit, label %.preheader14.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.preheader:0  %tmp_133 = sub i3 -4, %i_2

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="805" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="6" op_0_bw="3">
<![CDATA[
.preheader14.preheader:1  %tmp_205_trn_cast = zext i3 %i_2 to i6

]]></node>
<StgValue><ssdm name="tmp_205_trn_cast"/></StgValue>
</operation>

<operation id="806" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader14.preheader:2  %C1_dmapData_addr2 = add i6 %C1_dmapData_addr1, %tmp_205_trn_cast

]]></node>
<StgValue><ssdm name="C1_dmapData_addr2"/></StgValue>
</operation>

<operation id="807" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="6">
<![CDATA[
.preheader14.preheader:3  %C1_dmapData_addr2_cast = zext i6 %C1_dmapData_addr2 to i32

]]></node>
<StgValue><ssdm name="C1_dmapData_addr2_cast"/></StgValue>
</operation>

<operation id="808" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader14.preheader:4  %tmp_144 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %C1_dmapData_addr2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="809" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="8">
<![CDATA[
.preheader14.preheader:5  %p_shl49 = zext i8 %tmp_144 to i32

]]></node>
<StgValue><ssdm name="p_shl49"/></StgValue>
</operation>

<operation id="810" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader14.preheader:6  %C1_dmapData_addr3 = add i32 %C1_dmapData_addr2_cast, %p_shl49

]]></node>
<StgValue><ssdm name="C1_dmapData_addr3"/></StgValue>
</operation>

<operation id="811" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="6" op_0_bw="3">
<![CDATA[
.preheader14.preheader:7  %tmp_207_trn_cast = zext i3 %tmp_133 to i6

]]></node>
<StgValue><ssdm name="tmp_207_trn_cast"/></StgValue>
</operation>

<operation id="812" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader14.preheader:8  %tmp_313 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_133, i2 0)

]]></node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="813" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="6" op_0_bw="5">
<![CDATA[
.preheader14.preheader:9  %p_shl104_cast = zext i5 %tmp_313 to i6

]]></node>
<StgValue><ssdm name="p_shl104_cast"/></StgValue>
</operation>

<operation id="814" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader14.preheader:10  %p_addr21 = add i6 %tmp_207_trn_cast, %p_shl104_cast

]]></node>
<StgValue><ssdm name="p_addr21"/></StgValue>
</operation>

<operation id="815" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:11  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="816" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader14:0  %j_2 = phi i3 [ %j_6, %2 ], [ 0, %.preheader14.preheader ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="817" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:1  %exitcond3 = icmp eq i3 %j_2, -3

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="818" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="819" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:3  %j_6 = add i3 %j_2, 1

]]></node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="820" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %exitcond3, label %.preheader15, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="3">
<![CDATA[
:0  %tmp_209_trn = zext i3 %j_2 to i32

]]></node>
<StgValue><ssdm name="tmp_209_trn"/></StgValue>
</operation>

<operation id="822" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C1_dmapData_addr4 = add i32 %tmp_209_trn, %C1_dmapData_addr3

]]></node>
<StgValue><ssdm name="C1_dmapData_addr4"/></StgValue>
</operation>

<operation id="823" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_314 = zext i32 %C1_dmapData_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="824" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C1_dmapData_addr = getelementptr [150 x float]* @C1_dmapData, i64 0, i64 %tmp_314

]]></node>
<StgValue><ssdm name="C1_dmapData_addr"/></StgValue>
</operation>

<operation id="825" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="8">
<![CDATA[
:4  %C1_dmapData_load = load float* %C1_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C1_dmapData_load"/></StgValue>
</operation>

<operation id="826" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_134 = sub i3 -4, %j_2

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="827" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="6" op_0_bw="3">
<![CDATA[
:6  %tmp_211_trn_cast = zext i3 %tmp_134 to i6

]]></node>
<StgValue><ssdm name="tmp_211_trn_cast"/></StgValue>
</operation>

<operation id="828" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %p_addr22 = add i6 %tmp_211_trn_cast, %p_addr21

]]></node>
<StgValue><ssdm name="p_addr22"/></StgValue>
</operation>

<operation id="829" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="64" op_0_bw="6">
<![CDATA[
:8  %tmp_315 = zext i6 %p_addr22 to i64

]]></node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="830" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %tmp_addr_2 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_315

]]></node>
<StgValue><ssdm name="tmp_addr_2"/></StgValue>
</operation>

<operation id="831" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="5">
<![CDATA[
:10  %empty_93 = load float* %tmp_addr_2, align 4

]]></node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="832" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="8">
<![CDATA[
:4  %C1_dmapData_load = load float* %C1_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C1_dmapData_load"/></StgValue>
</operation>

<operation id="833" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="5">
<![CDATA[
:10  %empty_93 = load float* %tmp_addr_2, align 4

]]></node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="834" st_id="128" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_93

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="835" st_id="129" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_93

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="836" st_id="130" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_93

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="837" st_id="131" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_93

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="838" st_id="132" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_93

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="839" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:12  store float %tmp_135, float* %C1_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="841" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_3 = phi i3 [ %i_24, %4 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="842" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:1  %exitcond2 = icmp eq i3 %i_3, -2

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="843" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="844" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:3  %i_24 = add i3 %i_3, 1

]]></node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="845" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond2, label %5, label %.preheader12.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="64" op_0_bw="3">
<![CDATA[
.preheader12.preheader:0  %tmp_s = zext i3 %i_3 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="847" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader12.preheader:1  %tmp_219 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_3, i5 0)

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="848" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="9" op_0_bw="8">
<![CDATA[
.preheader12.preheader:2  %p_shl93_cast = zext i8 %tmp_219 to i9

]]></node>
<StgValue><ssdm name="p_shl93_cast"/></StgValue>
</operation>

<operation id="849" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader12.preheader:3  %tmp_220 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_3, i2 0)

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="850" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="9" op_0_bw="5">
<![CDATA[
.preheader12.preheader:4  %p_shl94_cast = zext i5 %tmp_220 to i9

]]></node>
<StgValue><ssdm name="p_shl94_cast"/></StgValue>
</operation>

<operation id="851" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:5  %C1_d_addr4 = sub i9 %p_shl93_cast, %p_shl94_cast

]]></node>
<StgValue><ssdm name="C1_d_addr4"/></StgValue>
</operation>

<operation id="852" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="10" op_0_bw="9">
<![CDATA[
.preheader12.preheader:6  %C1_d_addr4_cast = sext i9 %C1_d_addr4 to i10

]]></node>
<StgValue><ssdm name="C1_d_addr4_cast"/></StgValue>
</operation>

<operation id="853" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:7  br label %.preheader12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="855" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader12:0  %j_3 = phi i5 [ 0, %.preheader12.preheader ], [ %j_5, %.preheader ]

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="856" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:1  %q = phi float [ 0.000000e+00, %.preheader12.preheader ], [ %q_1, %.preheader ]

]]></node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="857" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:2  %exitcond1 = icmp eq i5 %j_3, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="858" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:3  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="859" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:4  %j_5 = add i5 %j_3, 1

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="860" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:5  br i1 %exitcond1, label %4, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_201_trn_cast = zext i5 %j_3 to i10

]]></node>
<StgValue><ssdm name="tmp_201_trn_cast"/></StgValue>
</operation>

<operation id="862" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:1  %C1_d_addr6 = add i10 %C1_d_addr4_cast, %tmp_201_trn_cast

]]></node>
<StgValue><ssdm name="C1_d_addr6"/></StgValue>
</operation>

<operation id="863" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader.preheader:2  %tmp_140 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_d_addr6, i5 0)

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="864" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="15">
<![CDATA[
.preheader.preheader:3  %p_shl = sext i15 %tmp_140 to i32

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="865" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader.preheader:4  %tmp_141 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_d_addr6, i2 0)

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="866" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader:5  %p_shl46 = sext i12 %tmp_141 to i32

]]></node>
<StgValue><ssdm name="p_shl46"/></StgValue>
</operation>

<operation id="867" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %C1_d_addr7 = sub i32 %p_shl, %p_shl46

]]></node>
<StgValue><ssdm name="C1_d_addr7"/></StgValue>
</operation>

<operation id="868" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C1_dbias_addr = getelementptr [6 x float]* @C1_dbias, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C1_dbias_addr"/></StgValue>
</operation>

<operation id="870" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="3">
<![CDATA[
:1  %C1_dbias_load = load float* %C1_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_dbias_load"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="871" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %k_1 = phi i5 [ %k, %3 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="872" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %q_1 = phi float [ %q_7, %3 ], [ %q, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="873" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %exitcond = icmp eq i5 %k_1, -4

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="874" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="875" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %k = add i5 %k_1, 1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="876" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader12, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="5">
<![CDATA[
:0  %tmp_204_trn = zext i5 %k_1 to i32

]]></node>
<StgValue><ssdm name="tmp_204_trn"/></StgValue>
</operation>

<operation id="878" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C1_d_addr37 = add i32 %C1_d_addr7, %tmp_204_trn

]]></node>
<StgValue><ssdm name="C1_d_addr37"/></StgValue>
</operation>

<operation id="879" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_312 = zext i32 %C1_d_addr37 to i64

]]></node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="880" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C1_d_addr = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_312

]]></node>
<StgValue><ssdm name="C1_d_addr"/></StgValue>
</operation>

<operation id="881" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="13">
<![CDATA[
:4  %C1_d_load = load float* %C1_d_addr, align 4

]]></node>
<StgValue><ssdm name="C1_d_load"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="882" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="13">
<![CDATA[
:4  %C1_d_load = load float* %C1_d_addr, align 4

]]></node>
<StgValue><ssdm name="C1_d_load"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="883" st_id="138" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_7 = fadd float %q_1, %C1_d_load

]]></node>
<StgValue><ssdm name="q_7"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="884" st_id="139" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_7 = fadd float %q_1, %C1_d_load

]]></node>
<StgValue><ssdm name="q_7"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="885" st_id="140" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_7 = fadd float %q_1, %C1_d_load

]]></node>
<StgValue><ssdm name="q_7"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="886" st_id="141" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_7 = fadd float %q_1, %C1_d_load

]]></node>
<StgValue><ssdm name="q_7"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="887" st_id="142" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_7 = fadd float %q_1, %C1_d_load

]]></node>
<StgValue><ssdm name="q_7"/></StgValue>
</operation>

<operation id="888" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="889" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="3">
<![CDATA[
:1  %C1_dbias_load = load float* %C1_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_dbias_load"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="890" st_id="144" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_129 = fadd float %C1_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="891" st_id="145" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_129 = fadd float %C1_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="892" st_id="146" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_129 = fadd float %C1_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="893" st_id="147" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_129 = fadd float %C1_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="894" st_id="148" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_129 = fadd float %C1_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="895" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store float %tmp_129, float* %C1_dbias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
