#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul 23 15:12:52 2020
# Process ID: 3158
# Current directory: /home/gwrw/fir1/fir1.runs/impl_1
# Command line: vivado -log test_synth.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_synth.tcl -notrace
# Log file: /home/gwrw/fir1/fir1.runs/impl_1/test_synth.vdi
# Journal file: /home/gwrw/fir1/fir1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_synth.tcl -notrace
create_project: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:09 . Memory (MB): peak = 2036.133 ; gain = 2.016 ; free physical = 574 ; free virtual = 3388
Command: link_design -top test_synth -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2036.230 ; gain = 0.000 ; free physical = 256 ; free virtual = 3214
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
Finished Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.145 ; gain = 0.000 ; free physical = 155 ; free virtual = 3123
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:01:05 . Memory (MB): peak = 2060.145 ; gain = 24.012 ; free physical = 155 ; free virtual = 3123
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2092.160 ; gain = 32.016 ; free physical = 140 ; free virtual = 3114

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1b43c2adf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.121 ; gain = 279.961 ; free physical = 137 ; free virtual = 2844

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ca1263cd

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 120 ; free virtual = 2749
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fd5f9999

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 120 ; free virtual = 2749
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18b110757

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 120 ; free virtual = 2750
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18b110757

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 120 ; free virtual = 2750
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18b110757

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 120 ; free virtual = 2750
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18b110757

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 120 ; free virtual = 2750
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 119 ; free virtual = 2750
Ending Logic Optimization Task | Checksum: 1ee057331

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 119 ; free virtual = 2750

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ee057331

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 118 ; free virtual = 2750

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ee057331

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 118 ; free virtual = 2750

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 118 ; free virtual = 2750
Ending Netlist Obfuscation Task | Checksum: 1ee057331

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.059 ; gain = 0.000 ; free physical = 118 ; free virtual = 2750
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2537.059 ; gain = 476.914 ; free physical = 118 ; free virtual = 2750
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2577.078 ; gain = 0.000 ; free physical = 112 ; free virtual = 2746
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_synth_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_synth_drc_opted.rpt -pb test_synth_drc_opted.pb -rpx test_synth_drc_opted.rpx
Command: report_drc -file test_synth_drc_opted.rpt -pb test_synth_drc_opted.pb -rpx test_synth_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gwrw/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwrw/fir1/fir1.runs/impl_1/test_synth_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 2625.102 ; gain = 48.023 ; free physical = 123 ; free virtual = 2781
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 117 ; free virtual = 2776
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14d2e903e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 117 ; free virtual = 2776
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 117 ; free virtual = 2776

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17c3d2565

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 84 ; free virtual = 2693

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25ce4ec12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 178 ; free virtual = 2761

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25ce4ec12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 178 ; free virtual = 2761
Phase 1 Placer Initialization | Checksum: 25ce4ec12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 177 ; free virtual = 2761

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1834d23a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 175 ; free virtual = 2763

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 140 ; free virtual = 2770

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 218b50f25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 140 ; free virtual = 2771
Phase 2.2 Global Placement Core | Checksum: 1cfb9d0be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 139 ; free virtual = 2770
Phase 2 Global Placement | Checksum: 1cfb9d0be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 139 ; free virtual = 2770

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 258133406

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 139 ; free virtual = 2770

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 187105b8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 138 ; free virtual = 2770

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20f626a1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 138 ; free virtual = 2770

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21a74514a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 138 ; free virtual = 2770

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14a29e26b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 181b4cec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 174bed5ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768
Phase 3 Detail Placement | Checksum: 174bed5ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e34639ff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.499 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11fccc337

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15c6f0223

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768
Phase 4.1.1.1 BUFG Insertion | Checksum: e34639ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.499. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: cca168ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768
Phase 4.1 Post Commit Optimization | Checksum: cca168ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cca168ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: cca168ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768
Phase 4.4 Final Placement Cleanup | Checksum: 8972f64d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8972f64d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768
Ending Placer Task | Checksum: 7869ac93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 136 ; free virtual = 2768
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 141 ; free virtual = 2773
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 137 ; free virtual = 2771
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_synth_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_synth_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 133 ; free virtual = 2765
INFO: [runtcl-4] Executing : report_utilization -file test_synth_utilization_placed.rpt -pb test_synth_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_synth_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 137 ; free virtual = 2771
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2625.102 ; gain = 0.000 ; free physical = 104 ; free virtual = 2739
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_synth_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 645059bb ConstDB: 0 ShapeSum: 141952d8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 185496a50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.395 ; gain = 49.965 ; free physical = 146 ; free virtual = 2631
Post Restoration Checksum: NetGraph: f8989c9e NumContArr: 8cb0cdb2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 185496a50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.395 ; gain = 49.965 ; free physical = 145 ; free virtual = 2631

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 185496a50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.391 ; gain = 56.961 ; free physical = 128 ; free virtual = 2616

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 185496a50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.391 ; gain = 56.961 ; free physical = 128 ; free virtual = 2616
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17f440e02

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.391 ; gain = 64.961 ; free physical = 121 ; free virtual = 2608
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.491  | TNS=0.000  | WHS=-0.079 | THS=-3.050 |

Phase 2 Router Initialization | Checksum: 1cc15ffa5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.391 ; gain = 64.961 ; free physical = 120 ; free virtual = 2607

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 655
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 655
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d7fbc503

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.790  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9e91d225

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608
Phase 4 Rip-up And Reroute | Checksum: 9e91d225

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9e91d225

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9e91d225

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608
Phase 5 Delay and Skew Optimization | Checksum: 9e91d225

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c167c6ad

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.869  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cdd52366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608
Phase 6 Post Hold Fix | Checksum: cdd52366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.123734 %
  Global Horizontal Routing Utilization  = 0.170354 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: aa31de0a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 120 ; free virtual = 2608

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: aa31de0a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 119 ; free virtual = 2607

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: de2e9112

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 119 ; free virtual = 2607

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.869  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: de2e9112

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 119 ; free virtual = 2607
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.395 ; gain = 65.965 ; free physical = 135 ; free virtual = 2624

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2716.395 ; gain = 91.293 ; free physical = 135 ; free virtual = 2624
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2736.273 ; gain = 11.875 ; free physical = 125 ; free virtual = 2616
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_synth_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_synth_drc_routed.rpt -pb test_synth_drc_routed.pb -rpx test_synth_drc_routed.rpx
Command: report_drc -file test_synth_drc_routed.rpt -pb test_synth_drc_routed.pb -rpx test_synth_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwrw/fir1/fir1.runs/impl_1/test_synth_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_synth_methodology_drc_routed.rpt -pb test_synth_methodology_drc_routed.pb -rpx test_synth_methodology_drc_routed.rpx
Command: report_methodology -file test_synth_methodology_drc_routed.rpt -pb test_synth_methodology_drc_routed.pb -rpx test_synth_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gwrw/fir1/fir1.runs/impl_1/test_synth_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_synth_power_routed.rpt -pb test_synth_power_summary_routed.pb -rpx test_synth_power_routed.rpx
Command: report_power -file test_synth_power_routed.rpt -pb test_synth_power_summary_routed.pb -rpx test_synth_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_synth_route_status.rpt -pb test_synth_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_synth_timing_summary_routed.rpt -pb test_synth_timing_summary_routed.pb -rpx test_synth_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_synth_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_synth_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_synth_bus_skew_routed.rpt -pb test_synth_bus_skew_routed.pb -rpx test_synth_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jul 23 15:17:42 2020...
