strict digraph "compose( ,  )" {
	node [label="\N"];
	"48:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f12a5ecac10>",
		clk_sens=True,
		fillcolor=gold,
		label="48:AL",
		sens="['MainClock']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Lag', 'FilterMaxValue', 'FilterCounter', 'FilterMinValue', 'Lead']"];
	"49:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f12a5ecac90>",
		fillcolor=turquoise,
		label="49:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"48:AL" -> "49:BL"	 [cond="[]",
		lineno=None];
	"63:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f12a5effb50>",
		fillcolor=turquoise,
		label="63:BL
Positive <= FilterCounter == FilterMaxValue;
Negative <= FilterCounter == FilterMinValue;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5effad0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f12a5effd10>]",
		style=filled,
		typ=Block];
	"Leaf_62:AL"	 [def_var="['Positive', 'Negative']",
		label="Leaf_62:AL"];
	"63:BL" -> "Leaf_62:AL"	 [cond="[]",
		lineno=None];
	"54:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f12a5eff2d0>",
		fillcolor=springgreen,
		label="54:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"54:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5eff490>",
		fillcolor=firebrick,
		label="54:NS
FilterCounter <= FilterCounter + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5eff490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"54:IF" -> "54:NS"	 [cond="['Lead']",
		label=Lead,
		lineno=54];
	"50:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f12a5eff110>",
		fillcolor=springgreen,
		label="50:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"51:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5eff0d0>",
		fillcolor=firebrick,
		label="51:NS
FilterCounter <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5eff0d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"50:IF" -> "51:NS"	 [cond="['FilterCounter', 'FilterMaxValue', 'FilterCounter', 'FilterMinValue']",
		label="((FilterCounter == FilterMaxValue) || (FilterCounter == FilterMinValue))",
		lineno=50];
	"53:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f12a5eff510>",
		fillcolor=turquoise,
		label="53:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"50:IF" -> "53:BL"	 [cond="['FilterCounter', 'FilterMaxValue', 'FilterCounter', 'FilterMinValue']",
		label="!(((FilterCounter == FilterMaxValue) || (FilterCounter == FilterMinValue)))",
		lineno=50];
	"Leaf_48:AL"	 [def_var="['FilterCounter']",
		label="Leaf_48:AL"];
	"51:NS" -> "Leaf_48:AL"	 [cond="[]",
		lineno=None];
	"55:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f12a5eff590>",
		fillcolor=springgreen,
		label="55:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"55:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5eff750>",
		fillcolor=firebrick,
		label="55:NS
FilterCounter <= FilterCounter - 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5eff750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"55:IF" -> "55:NS"	 [cond="['Lag']",
		label=Lag,
		lineno=55];
	"Leaf_48:AL" -> "48:AL";
	"62:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f12a5eff910>",
		clk_sens=True,
		fillcolor=gold,
		label="62:AL",
		sens="['MainClock']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['FilterCounter']"];
	"Leaf_48:AL" -> "62:AL";
	"55:NS" -> "Leaf_48:AL"	 [cond="[]",
		lineno=None];
	"62:AL" -> "63:BL"	 [cond="[]",
		lineno=None];
	"53:BL" -> "54:IF"	 [cond="[]",
		lineno=None];
	"53:BL" -> "55:IF"	 [cond="[]",
		lineno=None];
	"54:NS" -> "Leaf_48:AL"	 [cond="[]",
		lineno=None];
	"49:BL" -> "50:IF"	 [cond="[]",
		lineno=None];
}
