{"sha": "2f448503d619f753f0bd6ecb1ac95e36bd080f1e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmY0NDg1MDNkNjE5Zjc1M2YwYmQ2ZWNiMWFjOTVlMzZiZDA4MGYxZQ==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@linux.vnet.ibm.com", "date": "2017-09-26T18:45:26Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2017-09-26T18:45:26Z"}, "message": "vsx.md (vsx_xscvspdp_scalar2): Move insn so that it is adjacent to the other XSCVSPDP insns.\n\n2017-09-26  Michael Meissner  <meissner@linux.vnet.ibm.com>\n\n\t* config/rs6000/vsx.md (vsx_xscvspdp_scalar2): Move insn so that\n\tit is adjacent to the other XSCVSPDP insns.\n\nFrom-SVN: r253212", "tree": {"sha": "93729301614e7b8d48374c0740f9861c6c84d044", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/93729301614e7b8d48374c0740f9861c6c84d044"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2f448503d619f753f0bd6ecb1ac95e36bd080f1e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2f448503d619f753f0bd6ecb1ac95e36bd080f1e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2f448503d619f753f0bd6ecb1ac95e36bd080f1e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2f448503d619f753f0bd6ecb1ac95e36bd080f1e/comments", "author": null, "committer": null, "parents": [{"sha": "885b8230a1f49f57720582b6bc811868e7acc418", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/885b8230a1f49f57720582b6bc811868e7acc418", "html_url": "https://github.com/Rust-GCC/gccrs/commit/885b8230a1f49f57720582b6bc811868e7acc418"}], "stats": {"total": 20, "additions": 11, "deletions": 9}, "files": [{"sha": "75ca6dbdf277fe46bd51b8fb3920c0ab2bbed772", "filename": "gcc/ChangeLog", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2f448503d619f753f0bd6ecb1ac95e36bd080f1e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2f448503d619f753f0bd6ecb1ac95e36bd080f1e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2f448503d619f753f0bd6ecb1ac95e36bd080f1e", "patch": "@@ -14,6 +14,8 @@\n \t(movsi_from_df): Optimize converting a DFmode to a SFmode, and\n \tthen needing to move the SFmode to a GPR to use the XSCVDPSP\n \tinstruction instead of FRSP and XSCVDPSPN.\n+\t* config/rs6000/vsx.md (vsx_xscvspdp_scalar2): Move insn so that\n+\tit is adjacent to the other XSCVSPDP insns.\n \n 2017-09-26  Martin Jambor  <mjambor@suse.cz>\n "}, {"sha": "3c54d4a01cae316183721bd3fe9e22f2dda3247c", "filename": "gcc/config/rs6000/vsx.md", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2f448503d619f753f0bd6ecb1ac95e36bd080f1e/gcc%2Fconfig%2Frs6000%2Fvsx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2f448503d619f753f0bd6ecb1ac95e36bd080f1e/gcc%2Fconfig%2Frs6000%2Fvsx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fvsx.md?ref=2f448503d619f753f0bd6ecb1ac95e36bd080f1e", "patch": "@@ -1781,6 +1781,15 @@\n   \"xscvspdp %x0,%x1\"\n   [(set_attr \"type\" \"fp\")])\n \n+;; Same as vsx_xscvspdp, but use SF as the type\n+(define_insn \"vsx_xscvspdp_scalar2\"\n+  [(set (match_operand:SF 0 \"vsx_register_operand\" \"=ww\")\n+\t(unspec:SF [(match_operand:V4SF 1 \"vsx_register_operand\" \"wa\")]\n+\t\t   UNSPEC_VSX_CVSPDP))]\n+  \"VECTOR_UNIT_VSX_P (V4SFmode)\"\n+  \"xscvspdp %x0,%x1\"\n+  [(set_attr \"type\" \"fp\")])\n+\n ;; Generate xvcvhpsp instruction\n (define_insn \"vsx_xvcvhpsp\"\n   [(set (match_operand:V4SF 0 \"vsx_register_operand\" \"=wa\")\n@@ -1800,15 +1809,6 @@\n   \"xscvdpsp %x0,%x1\"\n   [(set_attr \"type\" \"fp\")])\n \n-;; Same as vsx_xscvspdp, but use SF as the type\n-(define_insn \"vsx_xscvspdp_scalar2\"\n-  [(set (match_operand:SF 0 \"vsx_register_operand\" \"=ww\")\n-\t(unspec:SF [(match_operand:V4SF 1 \"vsx_register_operand\" \"wa\")]\n-\t\t   UNSPEC_VSX_CVSPDP))]\n-  \"VECTOR_UNIT_VSX_P (V4SFmode)\"\n-  \"xscvspdp %x0,%x1\"\n-  [(set_attr \"type\" \"fp\")])\n-\n ;; ISA 2.07 xscvdpspn/xscvspdpn that does not raise an error on signalling NaNs\n (define_insn \"vsx_xscvdpspn\"\n   [(set (match_operand:V4SF 0 \"vsx_register_operand\" \"=ww,?ww\")"}]}