// Seed: 1376760299
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2
);
  logic [-1 : 1] id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output wor id_2,
    input wire id_3,
    input supply1 id_4
);
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  wire id_6;
  not primCall (id_2, id_3);
endmodule
module module_0 (
    id_1,
    id_2,
    module_2,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_0.id_2 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
