m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design
vadder
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1516071504
!i10b 1
!s100 ijVXn`j8gkb?JEem_D[5R0
I[456LzdES]5KCz;=OfiAa2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
R0
Z4 w1516070716
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/adder.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/adder.sv
L0 3
Z5 OL;L;10.4c;61
r1
!s85 0
31
Z6 !s108 1516071504.000000
Z7 !s107 /users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/RISC_V.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/Datapath.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/Controller.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/RegFile.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/alu.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/ALUController.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/instructionmemory.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/datamemory.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/mux2.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/imm_Gen.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/flopr.sv|/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/adder.sv|
Z8 !s90 -64|-sv|-f|rtl.cfg|
!i113 0
Z9 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
valu
R1
R2
!i10b 1
!s100 IM7k301Wb@oaz2WHfo61D1
I7D_hhcm9S]m_Bomi`SSPO3
R3
!s105 alu_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/alu.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/alu.sv
Z10 L0 23
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vALUController
R1
R2
!i10b 1
!s100 PA`;V@FD[8bHk9XfiY]L>2
I]o@Hzmjlo2;EHcVLd?:OG3
R3
!s105 ALUController_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/ALUController.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/ALUController.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@a@l@u@controller
vController
R1
R2
!i10b 1
!s100 GN>Z[`2W<3coTGWJb<KeR0
I7:;>Oe2J2m8LWT0m6RD0f3
R3
!s105 Controller_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/Controller.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/Controller.sv
Z11 L0 22
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@controller
vdatamemory
R1
R2
!i10b 1
!s100 GkziZ@C`XTi6=iYTB::?93
InijZ:POmXT6mBZ^`[7Ff^3
R3
!s105 datamemory_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/datamemory.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/datamemory.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vDatapath
R1
R2
!i10b 1
!s100 VSY9Z4504=[Ehgz2iA[l=1
IjXFL8X0AYDB=zbf<]nP6k0
R3
!s105 Datapath_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/Datapath.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/Datapath.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@datapath
vflopr
R1
R2
!i10b 1
!s100 B6BS^>`X=WIeQVmG9i5VI0
I6^5eQ0[=_CTUb^7^m:ojH3
R3
!s105 flopr_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/flopr.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/flopr.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vimm_Gen
R1
R2
!i10b 1
!s100 3[9bhlBnHGk;1L^DQ?^XB0
IdBJ>O8;3J6R^]@6MXJona0
R3
!s105 imm_Gen_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/imm_Gen.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/imm_Gen.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
nimm_@gen
vinstructionmemory
R1
R2
!i10b 1
!s100 `WgcR79k6EBbWN2nDQE0^2
IB^?B05=G[8<gAchhW8CH03
R3
!s105 instructionmemory_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/instructionmemory.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/instructionmemory.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vmux2
R1
R2
!i10b 1
!s100 @X6>V^M3YMfab:XdY67SE1
I]hTaT;`b6Q>k0WbNaB7c71
R3
!s105 mux2_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/mux2.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/mux2.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vRegFile
R1
R2
!i10b 1
!s100 ?>>glg]gHOZ;9[K^IFe872
IB4>R8^7:]k4kn4MRioMfL0
R3
!s105 RegFile_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/RegFile.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/RegFile.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@reg@file
vriscv
R1
R2
!i10b 1
!s100 glJ[Cz>2Q1<FR17E[E:eS1
I4DWmoFfIW>U1FYT0W<>f>0
R3
!s105 RISC_V_sv_unit
S1
R0
R4
8/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/RISC_V.sv
F/users/ugrad2/2014/spring/salamatr/112L-lab1/Labs/lab-1/design/RISC_V.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
