Time resolution is 1 ps
$finish called at time : 40 ns : File "D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_05_07/2024_05_07.srcs/sim_1/new/bytetobcd_tb.v" Line 32
