# Hardware

** Primarily Verilog code and synthesized/compiled output from the Xilinx ISE application. **

## Possible configurations
### Basic configuration:
![alt text](../doc/Images/basic_config_fpga.PNG)



### Window discriminator configuration:
![alt text](../doc/Images/basic_window_fpga.PNG)


### New possible configuration:
in progress...
![alt text](../doc/Images/new_module_fpga.PNG)
