<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.64" />
    <meta name="theme" content="VuePress Theme Hope" />
    <meta property="og:url" content="https://darenttheyang.github.io/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html"><meta property="og:site_name" content="数字验证、后端个人学习站"><meta property="og:title" content="7、UVM机制（二）"><meta property="og:description" content="UVM平台的机制是为了方便用户，所以机制本身的原理会比较复杂，对验证工程师来说可以算是透明的。验证工程师只要会用就行。但是，大致了解机制本身其实有助于弄清楚问题所在，特别是出BUG的时候。这章介绍UVM的sequence机制和TLM机制。sequence机制在很多教程中都分一般用法和高级用法， 这里也把一般用法和高级用法分开。TLM1.0则是UVM组件..."><meta property="og:type" content="article"><meta property="og:locale" content="zh-CN"><meta property="og:updated_time" content="2023-09-18T10:40:23.000Z"><meta property="article:author" content="DarentTheYang"><meta property="article:tag" content="数字验证"><meta property="article:published_time" content="2023-08-01T00:00:00.000Z"><meta property="article:modified_time" content="2023-09-18T10:40:23.000Z"><script type="application/ld+json">{"@context":"https://schema.org","@type":"Article","headline":"7、UVM机制（二）","image":[""],"datePublished":"2023-08-01T00:00:00.000Z","dateModified":"2023-09-18T10:40:23.000Z","author":[{"@type":"Person","name":"DarentTheYang","url":"https://github.com/DarentTheYang"}]}</script><link rel="icon" href="logo.png"><title>7、UVM机制（二） | 数字验证、后端个人学习站</title><meta name="description" content="UVM平台的机制是为了方便用户，所以机制本身的原理会比较复杂，对验证工程师来说可以算是透明的。验证工程师只要会用就行。但是，大致了解机制本身其实有助于弄清楚问题所在，特别是出BUG的时候。这章介绍UVM的sequence机制和TLM机制。sequence机制在很多教程中都分一般用法和高级用法， 这里也把一般用法和高级用法分开。TLM1.0则是UVM组件...">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/backend-note/assets/style-a2548af1.css" as="style"><link rel="stylesheet" href="/backend-note/assets/style-a2548af1.css">
    <link rel="modulepreload" href="/backend-note/assets/app-4864bddc.js"><link rel="modulepreload" href="/backend-note/assets/7.html-0322252f.js"><link rel="modulepreload" href="/backend-note/assets/testbench_connect-a1422dd7.js"><link rel="modulepreload" href="/backend-note/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/backend-note/assets/7.html-8be8e021.js"><link rel="prefetch" href="/backend-note/assets/intro.html-1c2b6479.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-4eb61b4a.js" as="script"><link rel="prefetch" href="/backend-note/assets/Gitlab部署说明.html-01ac6372.js" as="script"><link rel="prefetch" href="/backend-note/assets/NAS之路.html-9a0d4cc0.js" as="script"><link rel="prefetch" href="/backend-note/assets/OpenSUSE使用心得.html-aaaae396.js" as="script"><link rel="prefetch" href="/backend-note/assets/Zerotier配置过程.html-68c00565.js" as="script"><link rel="prefetch" href="/backend-note/assets/开箱即用RSS体验.html-f51671ac.js" as="script"><link rel="prefetch" href="/backend-note/assets/接口协议.html-404eebd0.js" as="script"><link rel="prefetch" href="/backend-note/assets/牛客网verilog题目.html-d83c44f8.js" as="script"><link rel="prefetch" href="/backend-note/assets/1.html-821c24cc.js" as="script"><link rel="prefetch" href="/backend-note/assets/1.html-e889edaa.js" as="script"><link rel="prefetch" href="/backend-note/assets/2.html-21ed9e93.js" as="script"><link rel="prefetch" href="/backend-note/assets/3.html-5b0123f3.js" as="script"><link rel="prefetch" href="/backend-note/assets/4.html-6adff13a.js" as="script"><link rel="prefetch" href="/backend-note/assets/5.html-767a24f0.js" as="script"><link rel="prefetch" href="/backend-note/assets/6.html-c1039c5b.js" as="script"><link rel="prefetch" href="/backend-note/assets/8.html-5fd0398e.js" as="script"><link rel="prefetch" href="/backend-note/assets/404.html-2694d125.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-1c867607.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-a4053ed1.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-69025b55.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-8d804476.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-510042c3.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-7f50a5db.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-111b0fbe.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-93f67de7.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-c415e7bd.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-9634ab8d.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-d731293c.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-e808ee27.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-e8bf3b6a.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-43128bb4.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-62b95067.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-54f52412.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-5ce096b5.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-84545588.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-85ba187c.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-d1b74546.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-50ef1467.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-cfbd0759.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-76212716.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-e5527a7b.js" as="script"><link rel="prefetch" href="/backend-note/assets/intro.html-f4d0c02d.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-c88e5f00.js" as="script"><link rel="prefetch" href="/backend-note/assets/Gitlab部署说明.html-0f4c3119.js" as="script"><link rel="prefetch" href="/backend-note/assets/NAS之路.html-0c20faf1.js" as="script"><link rel="prefetch" href="/backend-note/assets/openSuSE使用心得.html-98c0bf26.js" as="script"><link rel="prefetch" href="/backend-note/assets/Zerotier配置过程.html-829fa0e2.js" as="script"><link rel="prefetch" href="/backend-note/assets/开箱即用RSS体验.html-bbea16ae.js" as="script"><link rel="prefetch" href="/backend-note/assets/接口协议.html-a887470e.js" as="script"><link rel="prefetch" href="/backend-note/assets/牛客网verilog题目.html-a65fa87a.js" as="script"><link rel="prefetch" href="/backend-note/assets/1.html-f9133a31.js" as="script"><link rel="prefetch" href="/backend-note/assets/1.html-f1995c71.js" as="script"><link rel="prefetch" href="/backend-note/assets/2.html-cd7fba97.js" as="script"><link rel="prefetch" href="/backend-note/assets/3.html-f79e8b1d.js" as="script"><link rel="prefetch" href="/backend-note/assets/4.html-a6deba46.js" as="script"><link rel="prefetch" href="/backend-note/assets/5.html-e96883c0.js" as="script"><link rel="prefetch" href="/backend-note/assets/6.html-a36094d1.js" as="script"><link rel="prefetch" href="/backend-note/assets/8.html-e1a2b45a.js" as="script"><link rel="prefetch" href="/backend-note/assets/404.html-a1a99724.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-c470e0d0.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-f1be95d6.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-a75e0daa.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-a0893e7e.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-c13f8b3b.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-93942a6c.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-46446310.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-145af65e.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-13825412.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-62464271.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-6a573d1b.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-425e2e4b.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-9202858a.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-80a88cff.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-5b62e74c.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-27c7e915.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-43b3e0bb.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-5298a655.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-649b4e79.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-0f7fb2d2.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-dfa76d60.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-f923442d.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-1e2db41a.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-404eff7e.js" as="script"><link rel="prefetch" href="/backend-note/assets/waline-meta-56fbc549.js" as="script"><link rel="prefetch" href="/backend-note/assets/component-0a2104cf.js" as="script"><link rel="prefetch" href="/backend-note/assets/auto-fa8841cf.js" as="script"><link rel="prefetch" href="/backend-note/assets/index-ae8c1e74.js" as="script"><link rel="prefetch" href="/backend-note/assets/flowchart-d65a1d8e.js" as="script"><link rel="prefetch" href="/backend-note/assets/mermaid.core-5eb823a9.js" as="script"><link rel="prefetch" href="/backend-note/assets/highlight.esm-75b11b9d.js" as="script"><link rel="prefetch" href="/backend-note/assets/markdown.esm-0191f9da.js" as="script"><link rel="prefetch" href="/backend-note/assets/math.esm-70a288c8.js" as="script"><link rel="prefetch" href="/backend-note/assets/notes.esm-a106bb2c.js" as="script"><link rel="prefetch" href="/backend-note/assets/reveal.esm-ec5549c1.js" as="script"><link rel="prefetch" href="/backend-note/assets/search.esm-7e6792e2.js" as="script"><link rel="prefetch" href="/backend-note/assets/zoom.esm-b83b91d0.js" as="script"><link rel="prefetch" href="/backend-note/assets/VuePlayground-a8e0da19.js" as="script"><link rel="prefetch" href="/backend-note/assets/photoswipe.esm-5794cde2.js" as="script"><link rel="prefetch" href="/backend-note/assets/pageview-0d3e6890.js" as="script">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><div class="theme-container has-toc"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/backend-note/"><img class="vp-nav-logo" src="/backend-note/logo.svg" alt="数字验证、后端个人学习站"><!----><span class="vp-site-name hide-in-pad">数字验证、后端个人学习站</span></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><a class="vp-link nav-link" href="/backend-note/"><span class="font-icon icon fa-fw fa-sm fas fa-home" style=""></span>博客主页<!----></a></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="博文"><span class="title"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>博文</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><h4 class="dropdown-subtitle"><span>数字电路后端</span></h4><ul class="dropdown-subitem-wrapper"><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E5%90%8E%E7%AB%AF/1.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>1、数字后端综述<!----></a></li></ul></li><li class="dropdown-item"><h4 class="dropdown-subtitle"><span>数字电路验证</span></h4><ul class="dropdown-subitem-wrapper"><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/1.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>1、数字电路验证简介<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/2.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>2、transaction和事务级仿真<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/3.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>3、sequence与sequencer的任务<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/4.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>4、master agent、slave agent与其子对象<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/5.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>5、environment类和testcase类的创建及仿真<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>6、UVM机制（一）<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link active" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>7、UVM机制（二）<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/8.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>8、UVM机制（三）<!----></a></li></ul></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/openSuSE%E4%BD%BF%E7%94%A8%E5%BF%83%E5%BE%97.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>openSuSE使用心得<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/NAS%E4%B9%8B%E8%B7%AF.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>NAS之路<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/%E5%BC%80%E7%AE%B1%E5%8D%B3%E7%94%A8RSS%E4%BD%93%E9%AA%8C.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>开箱即用RSS体验<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/%E7%89%9B%E5%AE%A2%E7%BD%91verilog%E9%A2%98%E7%9B%AE.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>牛客网verilog题目<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/Gitlab%E9%83%A8%E7%BD%B2%E8%AF%B4%E6%98%8E.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>Gitlab部署说明<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/Zerotier%E9%85%8D%E7%BD%AE%E8%BF%87%E7%A8%8B.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>Zerotier配置过程<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><!----><!----><div class="nav-item hide-in-mobile"><button type="button" id="appearance-switch"><svg xmlns="http://www.w3.org/2000/svg" class="icon auto-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="auto icon" style="display:block;"><path d="M512 992C246.92 992 32 777.08 32 512S246.92 32 512 32s480 214.92 480 480-214.92 480-480 480zm0-840c-198.78 0-360 161.22-360 360 0 198.84 161.22 360 360 360s360-161.16 360-360c0-198.78-161.22-360-360-360zm0 660V212c165.72 0 300 134.34 300 300 0 165.72-134.28 300-300 300z"></path></svg><svg xmlns="http://www.w3.org/2000/svg" class="icon dark-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="dark icon" style="display:none;"><path d="M524.8 938.667h-4.267a439.893 439.893 0 0 1-313.173-134.4 446.293 446.293 0 0 1-11.093-597.334A432.213 432.213 0 0 1 366.933 90.027a42.667 42.667 0 0 1 45.227 9.386 42.667 42.667 0 0 1 10.24 42.667 358.4 358.4 0 0 0 82.773 375.893 361.387 361.387 0 0 0 376.747 82.774 42.667 42.667 0 0 1 54.187 55.04 433.493 433.493 0 0 1-99.84 154.88 438.613 438.613 0 0 1-311.467 128z"></path></svg><svg xmlns="http://www.w3.org/2000/svg" class="icon light-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="light icon" style="display:none;"><path d="M952 552h-80a40 40 0 0 1 0-80h80a40 40 0 0 1 0 80zM801.88 280.08a41 41 0 0 1-57.96-57.96l57.96-58a41.04 41.04 0 0 1 58 58l-58 57.96zM512 752a240 240 0 1 1 0-480 240 240 0 0 1 0 480zm0-560a40 40 0 0 1-40-40V72a40 40 0 0 1 80 0v80a40 40 0 0 1-40 40zm-289.88 88.08-58-57.96a41.04 41.04 0 0 1 58-58l57.96 58a41 41 0 0 1-57.96 57.96zM192 512a40 40 0 0 1-40 40H72a40 40 0 0 1 0-80h80a40 40 0 0 1 40 40zm30.12 231.92a41 41 0 0 1 57.96 57.96l-57.96 58a41.04 41.04 0 0 1-58-58l58-57.96zM512 832a40 40 0 0 1 40 40v80a40 40 0 0 1-80 0v-80a40 40 0 0 1 40-40zm289.88-88.08 58 57.96a41.04 41.04 0 0 1-58 58l-57.96-58a41 41 0 0 1 57.96-57.96z"></path></svg></button></div><!----><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/"><span class="font-icon icon fa-fw fa-sm fas fa-home" style=""></span>博客主页<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><section class="vp-sidebar-group"><p class="vp-sidebar-heading active"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span><span class="vp-sidebar-title">文章</span><!----></p><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%8E%A5%E5%8F%A3%E5%8D%8F%E8%AE%AE.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>接口协议<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E5%BC%80%E7%AE%B1%E5%8D%B3%E7%94%A8RSS%E4%BD%93%E9%AA%8C.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>开箱即用RSS体验<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E7%89%9B%E5%AE%A2%E7%BD%91verilog%E9%A2%98%E7%9B%AE.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>牛客网Verilog题目<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">数字电路后端</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">数字电路验证</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/1.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>1、数字电路验证简介<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/2.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>2、transaction和事务级仿真<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/3.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>3、sequence与sequencer的任务<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/4.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>4、master agent、slave agent与其子对象<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/5.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>5、environment类和testcase类的创建及仿真<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>6、UVM机制（一）<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>7、UVM机制（二）<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#_7-1-sequence机制"><!---->7.1 sequence机制<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#sequence机制的作用"><!---->sequence机制的作用<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#sequence机制工作过程"><!---->sequence机制工作过程<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#uvm使用sequence机制的原因"><!---->UVM使用sequence机制的原因<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#uvm-sequence机制的原理"><!---->UVM sequence机制的原理<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#uvm-sequence机制实例"><!---->UVM sequence机制实例<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#分解uvm-do宏"><!---->分解uvm_do宏<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#绕开uvm-do宏产生sequence-item"><!---->绕开uvm_do宏产生sequence_item<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#启动sequence的方法"><!---->启动sequence的方法<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#sequence的嵌套"><!---->sequence的嵌套<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#sequence仲裁"><!---->sequence仲裁<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#sequence获取响应"><!---->sequence获取响应<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#_7-2-tlm-1-0机制"><!---->7.2 TLM 1.0机制<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#什么是tlm机制"><!---->什么是TLM机制<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#为什么要使用tlm机制"><!---->为什么要使用TLM机制<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#uvm-tlm机制原理"><!---->UVM TLM机制原理<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#常用的tlm端口"><!---->常用的TLM端口<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#几种tlm端口的使用"><!---->几种TLM端口的使用<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#常用的特殊uvm-tlm端口"><!---->常用的特殊UVM TLM端口<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html#示例代码"><!---->示例代码<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/8.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>8、UVM机制（三）<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/Gitlab%E9%83%A8%E7%BD%B2%E8%AF%B4%E6%98%8E.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>Gitlab部署说明<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/NAS%E4%B9%8B%E8%B7%AF.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>NAS之路<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/openSuSE%E4%BD%BF%E7%94%A8%E5%BF%83%E5%BE%97.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>openSuSE的一些使用心得<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/Zerotier%E9%85%8D%E7%BD%AE%E8%BF%87%E7%A8%8B.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>Zerotier配置过程<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/intro.html"><span class="font-icon icon fa-fw fa-sm fas fa-circle-info" style=""></span>介绍页<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>7、UVM机制（二）</h1><div class="page-info"><span class="page-author-info" aria-label="作者🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/DarentTheYang" target="_blank" rel="noopener noreferrer">DarentTheYang</a></span><span property="author" content="DarentTheYang"></span></span><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2023-08-01T00:00:00.000Z"></span><span class="page-pageview-info" aria-label="访问量🔢" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon eye-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="eye icon"><path d="M992 512.096c0-5.76-.992-10.592-1.28-11.136-.192-2.88-1.152-8.064-2.08-10.816-.256-.672-.544-1.376-.832-2.08-.48-1.568-1.024-3.104-1.6-4.32C897.664 290.112 707.104 160 512 160c-195.072 0-385.632 130.016-473.76 322.592-1.056 2.112-1.792 4.096-2.272 5.856a55.512 55.512 0 00-.64 1.6c-1.76 5.088-1.792 8.64-1.632 7.744-.832 3.744-1.568 11.168-1.568 11.168-.224 2.272-.224 4.032.032 6.304 0 0 .736 6.464 1.088 7.808.128 1.824.576 4.512 1.12 6.976h-.032c.448 2.08 1.12 4.096 1.984 6.08.48 1.536.992 2.976 1.472 4.032C126.432 733.856 316.992 864 512 864c195.136 0 385.696-130.048 473.216-321.696 1.376-2.496 2.24-4.832 2.848-6.912.256-.608.48-1.184.672-1.728 1.536-4.48 1.856-8.32 1.728-8.32l-.032.032c.608-3.104 1.568-7.744 1.568-13.28zM512 672c-88.224 0-160-71.776-160-160s71.776-160 160-160 160 71.776 160 160-71.776 160-160 160z"></path></svg><span id="ArtalkPV" class="waline-pageview-count" data-path="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html">...</span></span><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 21 分钟</span><meta property="timeRequired" content="PT21M"></span><span class="page-category-info" aria-label="分类🌈" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon category-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="category icon"><path d="M148.41 106.992h282.176c22.263 0 40.31 18.048 40.31 40.31V429.48c0 22.263-18.047 40.31-40.31 40.31H148.41c-22.263 0-40.311-18.047-40.311-40.31V147.302c0-22.263 18.048-40.31 40.311-40.31zM147.556 553.478H429.73c22.263 0 40.311 18.048 40.311 40.31v282.176c0 22.263-18.048 40.312-40.31 40.312H147.555c-22.263 0-40.311-18.049-40.311-40.312V593.79c0-22.263 18.048-40.311 40.31-40.311zM593.927 106.992h282.176c22.263 0 40.31 18.048 40.31 40.31V429.48c0 22.263-18.047 40.31-40.31 40.31H593.927c-22.263 0-40.311-18.047-40.311-40.31V147.302c0-22.263 18.048-40.31 40.31-40.31zM730.22 920.502H623.926c-40.925 0-74.22-33.388-74.22-74.425V623.992c0-41.038 33.387-74.424 74.425-74.424h222.085c41.038 0 74.424 33.226 74.424 74.067v114.233c0 10.244-8.304 18.548-18.547 18.548s-18.548-8.304-18.548-18.548V623.635c0-20.388-16.746-36.974-37.33-36.974H624.13c-20.585 0-37.331 16.747-37.331 37.33v222.086c0 20.585 16.654 37.331 37.126 37.331H730.22c10.243 0 18.547 8.304 18.547 18.547 0 10.244-8.304 18.547-18.547 18.547z"></path></svg><!--[--><span class="page-category-item category3 clickable" role="navigation">数字验证</span><!--]--><meta property="articleSection" content="数字验证"></span><span class="page-tag-info" aria-label="标签🏷" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon tag-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="tag icon"><path d="M939.902 458.563L910.17 144.567c-1.507-16.272-14.465-29.13-30.737-30.737L565.438 84.098h-.402c-3.215 0-5.726 1.005-7.634 2.913l-470.39 470.39a10.004 10.004 0 000 14.164l365.423 365.424c1.909 1.908 4.42 2.913 7.132 2.913s5.223-1.005 7.132-2.913l470.39-470.39c2.01-2.11 3.014-5.023 2.813-8.036zm-240.067-72.121c-35.458 0-64.286-28.828-64.286-64.286s28.828-64.285 64.286-64.285 64.286 28.828 64.286 64.285-28.829 64.286-64.286 64.286z"></path></svg><!--[--><span class="page-tag-item tag3 clickable" role="navigation">数字验证</span><!--]--><meta property="keywords" content="数字验证"></span></div><hr></div><div class="toc-place-holder"><aside id="toc"><!--[--><!----><!--]--><div class="toc-header">此页内容<button type="button" class="print-button" title="打印"><svg xmlns="http://www.w3.org/2000/svg" class="icon print-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="print icon"><path d="M819.2 364.8h-44.8V128c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v236.8h-44.8C145.067 364.8 96 413.867 96 473.6v192c0 59.733 49.067 108.8 108.8 108.8h44.8V896c0 17.067 14.933 32 32 32h460.8c17.067 0 32-14.933 32-32V774.4h44.8c59.733 0 108.8-49.067 108.8-108.8v-192c0-59.733-49.067-108.8-108.8-108.8zM313.6 160h396.8v204.8H313.6V160zm396.8 704H313.6V620.8h396.8V864zM864 665.6c0 25.6-19.2 44.8-44.8 44.8h-44.8V588.8c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v121.6h-44.8c-25.6 0-44.8-19.2-44.8-44.8v-192c0-25.6 19.2-44.8 44.8-44.8h614.4c25.6 0 44.8 19.2 44.8 44.8v192z"></path></svg></button></div><div class="toc-wrapper"><ul class="toc-list"><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#_7-1-sequence机制">7.1 sequence机制</a></li><li><ul class="toc-list"><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#sequence机制的作用">sequence机制的作用</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#sequence机制工作过程">sequence机制工作过程</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#uvm使用sequence机制的原因">UVM使用sequence机制的原因</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#uvm-sequence机制的原理">UVM sequence机制的原理</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#uvm-sequence机制实例">UVM sequence机制实例</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#分解uvm-do宏">分解uvm_do宏</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#绕开uvm-do宏产生sequence-item">绕开uvm_do宏产生sequence_item</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#启动sequence的方法">启动sequence的方法</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#sequence的嵌套">sequence的嵌套</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#sequence仲裁">sequence仲裁</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#sequence获取响应">sequence获取响应</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#_7-2-tlm-1-0机制">7.2 TLM 1.0机制</a></li><li><ul class="toc-list"><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#什么是tlm机制">什么是TLM机制</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#为什么要使用tlm机制">为什么要使用TLM机制</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#uvm-tlm机制原理">UVM TLM机制原理</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#常用的tlm端口">常用的TLM端口</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#几种tlm端口的使用">几种TLM端口的使用</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#常用的特殊uvm-tlm端口">常用的特殊UVM TLM端口</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#示例代码">示例代码</a></li><!----><!--]--></ul><div class="toc-marker" style="top:-1.7rem;"></div></div><!--[--><!----><!--]--></aside></div><!----><div class="theme-hope-content"><!-- more -->UVM平台的机制是为了方便用户，所以机制本身的原理会比较复杂，对验证工程师来说可以算是透明的。验证工程师只要会用就行。但是，大致了解机制本身其实有助于弄清楚问题所在，特别是出BUG的时候。这章介绍UVM的sequence机制和TLM机制。sequence机制在很多教程中都分一般用法和高级用法， 这里也把一般用法和高级用法分开。TLM1.0则是UVM组件间最重要的通信方法。它可以用在monitor和reference_model之间，或者reference_model和scoreboard之间，或者monitor和scoreboard之间。和configuration机制不同，TLM是为了在组件间以某种通信协议传递仿真数据（一般是事务），而configuration是为了配置仿真平台。==本章章内相关位置及末尾会给出查看示例代码的网站，文章末尾的网站仅为汇总。注意，这些示例代码可能会和内容展示的代码不太一样，因为这些代码是在这章写完后才编写的。代码内容仅供参考，可以随意转载，转载请带上作者博客链接。这些代码存在于EDAPlayground中。如果需要在线运行，需要注册。== <h1 id="_7、uvm机制-二" tabindex="-1"><a class="header-anchor" href="#_7、uvm机制-二" aria-hidden="true">#</a> 7、UVM机制（二）</h1><h2 id="_7-1-sequence机制" tabindex="-1"><a class="header-anchor" href="#_7-1-sequence机制" aria-hidden="true">#</a> 7.1 sequence机制</h2><p>控制和产生一系列的事务，并将事务发送给driver的一套机制。</p><h3 id="sequence机制的作用" tabindex="-1"><a class="header-anchor" href="#sequence机制的作用" aria-hidden="true">#</a> sequence机制的作用</h3><p>控制事务：控制何时产生事务、何时发送事务。</p><p>产生事务。</p><p>将事务发送给driver。</p><p><mark>sequence机制是会消耗仿真时间的，所以需要在task phase中使用，而不能在function phase中使用。</mark></p><h3 id="sequence机制工作过程" tabindex="-1"><a class="header-anchor" href="#sequence机制工作过程" aria-hidden="true">#</a> sequence机制工作过程</h3><ol><li>由driver向sequencer发送事务请求</li><li>sequencer将请求转发给关联的sequence</li><li>sequence将产生的transaction发送到sequencer</li><li>sequencer发送给driver</li><li>driver收到transaction并完成数据处理（例如用transaction驱动DUT，或者显示等）之后，产生完成的响应标志，发送给sequencer</li><li>sequencer将完成标志转发给sequence</li><li>sequence产生下一个事务，并等待下一个事务请求。</li></ol><h3 id="uvm使用sequence机制的原因" tabindex="-1"><a class="header-anchor" href="#uvm使用sequence机制的原因" aria-hidden="true">#</a> UVM使用sequence机制的原因</h3><ol><li>将事务的产生和驱动分离开来，提高验证平台的可重用性。例如，driver可以不再关注事务的产生，而专注于驱动DUT，修改驱动数据不需要直接修改driver，提高了driver的重用性。</li><li>通过挂载不同的sequence，平台就可以实现各种不同的验证数据的使用。</li></ol><h3 id="uvm-sequence机制的原理" tabindex="-1"><a class="header-anchor" href="#uvm-sequence机制的原理" aria-hidden="true">#</a> UVM sequence机制的原理</h3><p>原理基本上和工作过程一致，不过有几点要说明：</p><ol><li>driver和sequencer之间有一个fifo，这个fifo的输入从sequencer来，放入的是sequence产生的transaction。</li><li>sequencer得到driver的完成标志后，需要传给sequence表示完成。</li><li>无论如何，driver都不会直接和sequence通信，必须经过sequencer。</li><li>test中，需要配置default_sequence项目。如果没有定义default_sequence，UVM会去检查其他组件是否手动实例化了sequence并调用了它的start方法，如果没有，就说phase中没有sequence执行。</li></ol><h3 id="uvm-sequence机制实例" tabindex="-1"><a class="header-anchor" href="#uvm-sequence机制实例" aria-hidden="true">#</a> UVM sequence机制实例</h3><ol><li><p>driver中的相关代码</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_driver extends uvm_driver#(my_transaction);
    `uvm_component_utils(my_driver)
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    // driver的主要任务都是run_phase中完成的
    virtual task run_phase(uvm_phase phase);
        logic [7:0] temp;
        repeat(15)@(m_vif.driver_cb);
        
        // 重点在这里，这条语句就是向sequencer发送事务请求，这是一条阻塞语句。
        seq_item_port.get_next_item(req);
        
        // 完成后，调用这个语句表示给出事务已经处理完成
        seq_item_port.item_done();
    endtask
    
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li><li><p>sequencer</p><p>sequencer的功能不简单，但它的处理方式非常重复，所以UVM已经把它封装在内部，不需要管里面的内容。FIFO等东西都有。下面这段就是之前的sequencer代码：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>typedef uvm_sequencer#(my_transaction) my_seqr
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div></li><li><p>sequence</p></li></ol><p>sequence的主要功能在body方法中完成。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_sequence extends uvm_sequence#(my_transaction);
    `uvm_object_utils(my_sequence)
    
    function new(string name=&quot;&quot;);
        super.new(name);
    endfunction
    
    virtual task body();
        repeat(15) begin
           // 用这个语句实现sequence机制，它包括产生事务、等待返回完成标志的动作。
            `uvm_do(req)
        end
    endtask
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="分解uvm-do宏" tabindex="-1"><a class="header-anchor" href="#分解uvm-do宏" aria-hidden="true">#</a> 分解uvm_do宏</h3><p>uvm_do宏不止`uvm_do一个，它是一个系列。整个系列能完成不同的功能。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_do(SEQ_OR_ITEM) // 这句不止可以产生transaction，也能产生sequence
`uvm_do_with(SEQ_OR_ITEM, CONSTRAINTS)// 后面的constraint是约束，用于在transaction之外指定其随机化的范围。
`uvm_do_on(SEQ_OR_ITEM, SEQR)// 为transaction或sequence指定其关联的sequencer
`uvm_do_on_with(SEQ_OR_ITEM, SEQR, CONSTRAINTS)// 是以上两个宏的集合体
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>首先，根据传入类型决定要创建的是sequence还是transaction，然后为对象做设置，例如它对应的sequencer。然后需要考虑：</p><ol><li>如果传入的是transaction（即sequence_item类型）就要调用对象的start_item()语句，并随机化item。如果同时传入的还有约束，需要一起考虑。最后调用finish_item()。</li><li>如果传入的是sequence，则调用start()启动传入的sequence。</li></ol><h3 id="绕开uvm-do宏产生sequence-item" tabindex="-1"><a class="header-anchor" href="#绕开uvm-do宏产生sequence-item" aria-hidden="true">#</a> 绕开uvm_do宏产生sequence_item</h3><p><a href="https://www.edaplayground.com/x/BGvm" target="_blank" rel="noopener noreferrer">演示：绕开uvm_do宏产生sequence_item<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p><p>在sequence代码中，不使用uvm_do宏，而是自己生成transaction也是可行的。只要根据上面的描述去定制产生过程就行。在sequence代码中的body任务中：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 只列出关键代码
virtual task body();
    // 需要声明创建对象的句柄
    my_transaction tr;
    
    // 不再使用uvm_do宏
    // `uvm_do(req)
    // 手动创建transaction对象，使用factory机制
    tr=my_transaction::type_id::create(&quot;tr&quot;);
    
    // 调用start_item方法并随机化，注意，start_item()是需要参数的，参数为产生对象的句柄
    start_item(tr);
    tr.randomize();
    
    // 结束产生
    finish_item(tr);
endtask
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>尽管可以自己去创建sequence_item对象，也就是transaction，但通常情况下直接根据需要直接用uvm_do宏完成就行。</p><h3 id="启动sequence的方法" tabindex="-1"><a class="header-anchor" href="#启动sequence的方法" aria-hidden="true">#</a> 启动sequence的方法</h3><h4 id="在sequencer中自动启用" tabindex="-1"><a class="header-anchor" href="#在sequencer中自动启用" aria-hidden="true">#</a> 在sequencer中自动启用</h4><p>如果用uvm_do宏，那么只要配置sequencer中的default_sequence，sequencer就会自动调用sequence的start()方法。</p><p>在test中有这样一段语句：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_config_db#(uvm_object_wrapper)::set(
    this, &quot;*.m_seqr.run_phase&quot;, &quot;default_sequence&quot;, my_sequence::get_type()
);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>这就是在test中指定default_sequence。</p><h4 id="用其他平台组件手动启动sequence" tabindex="-1"><a class="header-anchor" href="#用其他平台组件手动启动sequence" aria-hidden="true">#</a> 用其他平台组件手动启动sequence</h4><p><a href="https://www.edaplayground.com/x/Wm37" target="_blank" rel="noopener noreferrer">演示：从其他平台组件手动启动sequence<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p><p>例如这里选择在test中启动sequence，这里忽略和以前相同的代码。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_test extends uvm_test;
    // 在run_phase中手动启动sequence
    virtual task run_phase(uvm_phase phase);
        // 声明句柄并用factory机制实例化sequence，注意不是sequencer。sequence是一个object，所以不需要传入父对象
        my_sequence m_seq;
        m_seq = my_sequencer::type_id::create(&quot;m_seq&quot;);
        // 因为这里只展示了一个run_phase，所以加上这句
        phase.raise_objection(this);
        // 启动时，需要为这个sequence绑定关联的sequencer。
        m_seq.start(m_env.m_agent.m_seqr);
        phase.drop_objection(this);
    endtask
    
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>第二种方法能对sequence进行更精确的控制，是工程中更常用的方法。</p><h3 id="sequence的嵌套" tabindex="-1"><a class="header-anchor" href="#sequence的嵌套" aria-hidden="true">#</a> sequence的嵌套</h3><p>一个sequence是可以包含多个子sequence的，其实从uvm_do_on这个宏可以传入的参数中就可以看出来。</p><p>假设现在有三个sequence需要启动，包括：</p><ol><li>用于重置的reset_sequence，其句柄为t_seq</li><li>用于写的write_sequence，句柄为w_seq</li><li>用于读的read_sequence，句柄为r_seq</li></ol><p>那么，创建一个顶层sequence类，命名为top_sequence，使用uvm_do启动这三个子sequence</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 在top_sequence中先声明句柄
reset_sequence t_seq;
write_sequence w_seq;
read_sequence r_seq;

// 在top_sequence的body中
virtual task body();
    `uvm_do(t_seq)
    `uvm_do(w_seq)
    `uvm_do(r_seq)
endtask
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="sequence仲裁" tabindex="-1"><a class="header-anchor" href="#sequence仲裁" aria-hidden="true">#</a> sequence仲裁</h3><p>一个sequencer同一时刻只能接收一个sequence发送的transaction。如果同时启动了多个sequence，则需要仲裁机制。</p><p>UVM提供了一些宏，为每一个sequence指定优先级。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_do_pri(SEQ_OR_ITEM, PRIORITY)
`uvm_do_pri_with(SEQ_OR_ITEM, PRIORITY, CONSTRAINTS)
`uvm_do_on_pri(SEQ_OR_ITEM, SEQR, PRIORITY)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>如何同时启动多个sequence？只要在top_sequence的body里，用fork join语句包围需要同时启动的uvm_do就行。但在这之前，一定要先指定仲裁算法：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// top_sequence的body
virtual task body();
    // 这里的仲裁算法是权重算法，权重高的sequence优先执行。
    //如果权重相同，则按代码顺序执行。如果不写权重，权重默认是100。
    // 仲裁算法是对关联的sequencer的设置。
    m_sequencer.set_arbitration(SEQ_ARB_STRICT_FIFO)
    fork
        `uvm_do_pri(t_seq, 1000)
        `uvm_do_pri(w_seq, 50)
        `uvm_do_pri(r_seq) // 不写默认是100
    join
    
endtask
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>除了这里的SEQ_ARB_STRICT_FIFO之外还有些其他的算法：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 默认仲裁算法，优先执行先获得的sequence，忽略权重
SEQ_ARB_FIFO

// 优先执行高权重的
SEQ_ARB_WEIGHTED

// 随机执行sequence
SEQ_ARB_RANDOM

// 先按照权重值分类，优先执行高权重的sequence，也就是上面代码用的算法
SEQ_ARB_STRICT_FIFO

// 先按照权重值分类，具有高优先级的sequence随机执行
SEQ_ARB_STRICT_RANDOM

// 自定义仲裁算法。这需要用户扩展uvm_sequencer并重载user_priority_arbitration()方法。
SEQ_ARB_USER
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>实际应用里，需要并行执行sequence的情况不多。</p><p><mark>如果每个sequence各对应一个sequencer，而不是用一个sequencer管理多个sequence的时候，就不需要仲裁。</mark></p><h3 id="sequence获取响应" tabindex="-1"><a class="header-anchor" href="#sequence获取响应" aria-hidden="true">#</a> sequence获取响应</h3><p>如果打算把driver的返回响应保存到本地或是其他操作，可以用sequence响应方法获取。</p><p>driver处理完事务后，不会立即给sequencer发送完成标志，而是先发送一个响应，这个响应会先被转发给sequence。注意，<mark>完成标志和响应是两种不同的东西</mark>。</p><h4 id="sequence中的代码增加" tabindex="-1"><a class="header-anchor" href="#sequence中的代码增加" aria-hidden="true">#</a> sequence中的代码增加</h4><p>在调用完finish_item(tr);后，只需要添加上get_response(rsp);</p><p>就可以获取响应了。</p><p>通过rsp句柄引用返回的响应，打印一下看看</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>virtual task body();
    
    
    get_response(rsp);
    `uvm_info(&quot;SEQ&quot;, {&quot;\n&quot;, &quot;Sequence get the response:\n&quot;, rsp.sprint(), }, UVM_MEDIUM)
    
endtask
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h4 id="driver的行为改变" tabindex="-1"><a class="header-anchor" href="#driver的行为改变" aria-hidden="true">#</a> driver的行为改变</h4><p>在完成驱动或其他什么事情之后，给sequencer发送完成标志之前，需要产生响应，所以代码就放在两者之间。</p><p>在driver的主要行为块run_phase中：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>virtual task run_phase(uvm_phase phase);
    // 声明响应的句柄
    my_transaction rsp;
    
    //其他代码
    
    // 获取事务句柄
    seq_item_port.get_next_item(req);
    
    // 用factory例化，并产生响应
    rsp = my_transaction::type_id::create(&quot;rsp&quot;);
    $cast(rsp, req.clone());
    
    // 将响应与对应事务相关联。响应和事务应该一一对应。
    rsp.set_id_info(req);
    
    // 发送响应
    seq_item_port.put_response(rsp);
    
    // 返回完成标志
    seq_item_port.item_done();

endtask
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h2 id="_7-2-tlm-1-0机制" tabindex="-1"><a class="header-anchor" href="#_7-2-tlm-1-0机制" aria-hidden="true">#</a> 7.2 TLM 1.0机制</h2><h3 id="什么是tlm机制" tabindex="-1"><a class="header-anchor" href="#什么是tlm机制" aria-hidden="true">#</a> 什么是TLM机制</h3><p>Transaction Level Modeling，缩写为TLM，这是事务级模型的英文全称。这里再展示一次组件之间的连接图，可以看到有analysis port和port等端口，这些组件之间的端口就是TLM端口。</p><figure><img src="/backend-note/数字电路验证/testbench_connect.svg" alt="UVM平台结构（已连接）" tabindex="0" loading="lazy"><figcaption>UVM平台结构（已连接）</figcaption></figure><p>这里需要说明的是，driver和sequencer之间的通信虽然没有表明，但也是用TLM实现的。</p><h3 id="为什么要使用tlm机制" tabindex="-1"><a class="header-anchor" href="#为什么要使用tlm机制" aria-hidden="true">#</a> 为什么要使用TLM机制</h3><p>建立专门的通信信道，避免通信出现混乱。各个通信信道之间是相互独立的。</p><p>有些语言需要通过全局变量实现模块间的通信，这很容易出问题。</p><p>SystemVerilog自带的通信方法有mailbox（信箱）、semaphore（旗语）、event（事件）这几种。但它们的数量多起来，或者出现冲突的时候，需要有效地管理才不会乱。</p><h3 id="uvm-tlm机制原理" tabindex="-1"><a class="header-anchor" href="#uvm-tlm机制原理" aria-hidden="true">#</a> UVM TLM机制原理</h3><h4 id="_1-端对端" tabindex="-1"><a class="header-anchor" href="#_1-端对端" aria-hidden="true">#</a> 1. 端对端</h4><p>这种情况下， 平台组件分为producer和consumer。</p><p>producer需要创建一个port类型的端口，consumer需要创建一个import类型的端口，数据将会从port端口传向import端口。</p><p><mark>在TLM中，port总是通信的主动发起方，import总是接收方。</mark></p><h5 id="put模式-发送模式-把port端口定义在producer那边" tabindex="-1"><a class="header-anchor" href="#put模式-发送模式-把port端口定义在producer那边" aria-hidden="true">#</a> put模式/发送模式：把port端口定义在producer那边</h5><p>由带有port的producer主动发起发送行为。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// producer中需要发送，tx表示需要发送的数据的句柄，一般是transaction的对象。
// 但其实这个put任务是在consumer中定义的，而不是producer中。
port.put(tx);

// consumer中需要定义put任务，这是个用户定义的任务。
task put(tx);
    xxx
endtask
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>producer中调用put时，调用的其实是consumer中的put任务。</p><h5 id="get模式-获取模式-把port定义在consumer一方" tabindex="-1"><a class="header-anchor" href="#get模式-获取模式-把port定义在consumer一方" aria-hidden="true">#</a> get模式/获取模式：把port定义在consumer一方</h5><p>由带有port的consumer主动发起发送。这种情况下， producer产生事务后，不会主动发送数据给consumer，而是等待consumer发起请求。</p><p>和put模式相反，consumer中的get任务是在producer中定义的。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// consumer中
port.get(tx);

// producer中
task get(tx);
    xxx
endtask
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>consumer中调用get时，调用的其实是producer中的get任务。</p><p>这两种通信模式都有一个特点：port的所属方其实不知道对方的工作情况：</p><p>在put模式下，producer向consumer发送事务时，并不知道consumer是否正在请求数据。</p><p>在get模式下，consumer向producer请求事务时，并不知道producer是否已经产生了数据。</p><h5 id="fifo模式-在producer和consumer中间加入fifo作为缓冲" tabindex="-1"><a class="header-anchor" href="#fifo模式-在producer和consumer中间加入fifo作为缓冲" aria-hidden="true">#</a> FIFO模式：在producer和consumer中间加入FIFO作为缓冲</h5><p>这样，producer和consumer都成了主动方，也能解决get模式和put模式互不知情的问题。而FIFO则为被动方。</p><p>在producer中使用的put任务和在consumer中使用的get任务都在FIFO里定义就行。</p><h4 id="_2-一对多-write模式" tabindex="-1"><a class="header-anchor" href="#_2-一对多-write模式" aria-hidden="true">#</a> 2. 一对多（write模式）</h4><p>由一个producer产生事务，发送给多个consumer。这种情况下，只能由producer主动发起事务发送，发送端口要使用analysis_port，而不是简单的port；在接收端，需要analysis_import。</p><p>发送时，由producer调用write任务，把事务发送给各个consumer。而这个write任务是定义在各个consumer中的。这个write任务需要用户自己定义。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 在producer中
analysis_port.write(tx)

// 在consumer中
task write(tx);
    xxx
endtask
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="常用的tlm端口" tabindex="-1"><a class="header-anchor" href="#常用的tlm端口" aria-hidden="true">#</a> 常用的TLM端口</h3><p>常用的TLM端口有三种：port、import、export</p><h4 id="port" tabindex="-1"><a class="header-anchor" href="#port" aria-hidden="true">#</a> port</h4><p>port也分为几种：uvm_put_port、uvm_blocking_put_port、uvm_nonblocking_put_port、uvm_get_port、uvm_blocking_get_port、uvm_nonblocking_get_port。</p><ol><li>uvm_put_port需要用到的语句：</li></ol><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_put_port #(T); // 需要传入port传输的的transaction类型
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>与它相关联的任务/函数有三个：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// put是一个任务，它会阻塞并等待事务传输成功。
put()

// try_put是一个函数，它不阻塞进程，不论传输成功与否都会直接返回
try_put()

// can_put是一个函数，不用于数据传输，而是用来查看接收方是否准备好接收事务
can_put()
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><ol start="2"><li>uvm_blocking_put_port的语句：</li></ol><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_blocking_put_port #(T);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>和uvm_put_port不同，uvm_blocking_put_port只支持put任务，就是会阻塞等待的那个任务。</p><ol start="3"><li>uvm_nonblocking_put_port的语句：</li></ol><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_nonblocking_put_port #(T);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>和uvm_blocking_put_port正好相反，只支持不会阻塞的两个函数，即try_put和can_put</p><ol start="4"><li>uvm_get_port语句</li></ol><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_get_port #(T)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>与之关联的有三个语句，和put是非常类似的，功能也对应。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// get是一个任务，调用时会阻塞，直到传输成功
get()

// try_get是一个函数，不阻塞进程，不论传输是否成功都会立即返回
try_get()

// can_get是一个函数，仅用于确认是否可以传输
can_get() 
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><ol start="5"><li>uvm_blocking_get_port语句</li></ol><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_blocking_get_port#(T);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>仅能使用get()这个阻塞语句。</p><ol start="6"><li>uvm_nonblocking_get_port语句</li></ol><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_nonblocking_get_port#(T);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>仅能使用try_get()和can_get()这些非阻塞语句。</p><p>六个任务或函数都需要用户重载后才能使用，否则会出错。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>put();
try_put();
can_put();

get();
try_get();
can_get();
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h4 id="import" tabindex="-1"><a class="header-anchor" href="#import" aria-hidden="true">#</a> import</h4><p>要完成TLM之间的通信，port必须与对应的import相连，下表是port和import的对应关系。另外需要说明：每一个port必须对应一个import。</p><table><thead><tr><th>port</th><th>import</th></tr></thead><tbody><tr><td>uvm_put_port#(T);</td><td>uvm_put_imp#(T, IMP);</td></tr><tr><td>uvm_blocking_put_port#(T);</td><td>uvm_blocking_put_imp#(T, IMP);</td></tr><tr><td>uvm_nonblocking_put_port#(T);</td><td>uvm_nonblocking_put_imp#(T, IMP);</td></tr><tr><td>uvm_get_port#(T);</td><td>uvm_get_imp#(T, IMP);</td></tr><tr><td>uvm_blocking_get_port#(T);</td><td>uvm_blocking_get_imp#(T, IMP);</td></tr><tr><td>uvm_nonblocking_get_port#(T);</td><td>uvm_nonblocking_get_imp#(T, IMP);</td></tr></tbody></table><p>相比port而言，import多了一个名为IMP的参数。这个参数是指import所在组件的指针。而put、try_put、can_put等任务、函数也需要在这个组件中重载。这些方法虽然在port中调用，但定义是在import中实现的。</p><p>task put、try_put等方法的源码：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>virtual task put(input T t);
    `uvm_report_error(&quot;put&quot;, `UVM_TASK_ERROR, UVM_NONE)
endtask

// 返回一个1位的值来表示是否传输成功
virtual function bit try_put(input T t);
    `uvm_report_error(&quot;try_put&quot;, `UVM_TASK_ERROR, UVM_NONE);
    return 0;
endfunction

// 无参数，不能传递信息，返回一个1位的值，表示目标组件是否可以接收数据
virtual function bit can_put();
    `uvm_report_error(&quot;can_put&quot;, `UVM_TASK_ERROR, UVM_NONE);
    return 0;
endfunction


virtual task get(output T t);
    `uvm_report_error(&quot;get&quot;, `UVM_TASK_ERROR, UVM_NONE)
endtask

virtual function bit try_get(output T t);
    `uvm_report_error(&quot;try_get&quot;, `UVM_TASK_ERROR, UVM_NONE);
    return 0;
endfunction

virtual function bit can_get();
    `uvm_report_error(&quot;can_get&quot;, `UVM_TASK_ERROR, UVM_NONE);
    return 0;
endfunction
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>如果不重载直接调用，不论调用哪个，显然会直接报错，而且只会报错。</p><h4 id="export" tabindex="-1"><a class="header-anchor" href="#export" aria-hidden="true">#</a> export</h4><p>和port的功能、用法其实是一样的。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_put_export#(T);
uvm_blocking_put_export#(T);
uvm_nonblocking_put_export#(T);

uvm_get_export#(T);
uvm_blocking_get_export#(T);
uvm_nonblocking_get_export#(T);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>一般用于中间组件。</p><h4 id="组件连接" tabindex="-1"><a class="header-anchor" href="#组件连接" aria-hidden="true">#</a> 组件连接</h4><p>组件A和组件B的直接连接：</p><p>组件A中有port端口，组件B为import端口，连接起两个端口只需要语句：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>port.connect(imp);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>组件A、组件B中间有一个中间组件，即组件C的情况：</p><p>A组件有port端口、组件B有import端口，组件C有export端口。</p><p>要将A端口的port与export连接起来：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>port.connect(export);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>将B端口的import与export连接：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>export.connect(imp);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>在sequencer的源码中就有这样一个TLM通信端口，名字正是seq_item_export。在之前的driver代码中可以看到，driver调用了seq_item_port端口的方法get_next_item，以及item_done()方法。前面也说到，driver和seqencer之间正是由TLM通信连接的。在agent的connect_phase中，需要把它们连接起来，当时用的代码如下：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>virtual function void connect_phase(uvm_phase phase);
    if(UVM_IS_ACTIVE)
        // 如果是active模式，就要这条连接
        m_driv.seq_item_port.connect(m_seqr.seq_item_export);
endfunction
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="几种tlm端口的使用" tabindex="-1"><a class="header-anchor" href="#几种tlm端口的使用" aria-hidden="true">#</a> 几种TLM端口的使用</h3><h4 id="put模式" tabindex="-1"><a class="header-anchor" href="#put模式" aria-hidden="true">#</a> put模式</h4><p>根据put、get和fifo模式去决定要用哪种端口比较合适。</p><p><a href="https://www.edaplayground.com/x/hcgG" target="_blank" rel="noopener noreferrer">演示：TLM put模式<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p><p>这里先说put模式。如上文所说，put模式下，由producer主动发起一次数据传输，交给consumer。这里以master agent中的monitor发送数据给reference model为例。因为需要跨过一个master agent，所以不论如何都要在master agent中定义一个export，作为中转端口。当然，也可以用接口传递的方式，monitor里的端口发送给agent，然后连接到reference model上，而不是连接到agent上，再通过agent发送出去。这里采用前者。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// reference model和其他组件不同，需要直接从uvm_component扩展。
class my_reference_model extends uvm_component; 
    `uvm_component_utils(my_reference_model)
    
    // 定义一个端口，指定传输事务的类型和import所在的类
    uvm_blocking_put_imp #(my_transaction, my_reference_model) i_m2r_imp;
    
    // 在构造函数中，实例化端口
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
        // 第二个参数是该接口所在的组件，这里肯定是写this
        this.i_m2r_imp = new(&quot;i_m2r_imp&quot;, this);
    endfunction

    // 重载put任务，put模式需要在consumer中重载，这里重载为调用put后只是打印一下transaction。
    // 根据这个task的参数，可以用tr为句柄，引用发送过来的事务。
    // 这个put会在producer中被调用，也就是Monitor。
    // 注意，它并不是一个虚方法。
    task put(my_transaction tr);
        `uvm_info(&quot;REF_REPORT&quot;, {&quot;\n&quot;, &quot;master agent have been sent a transaction: \n&quot;, tr.sprint()}, UVM_MEDIUM)
    endtask
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_monitor extends uvm_monitor;
    `uvm_component_utils(my_monitor)
    
    // 定义一个端口
    uvm_blocking_put_port #(my_transaction) m2r_port;
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
        // 在这里初始化
        m2r_port = new(&quot;m2r_port&quot;, this);
    endfunction
    
    virtual task run_phase(uvm_phase phase);
        // 前面一段代码需要先获取DUT端口上的数据，打包成tr对象，这里先省略。
        
        `uvm_info(&quot;Monitor&quot;, &quot;Now monitor send the transaction to the reference model!&quot;, UVM_MEDIUM)
        // put在monitor里调用，把打包好的tr发送给reference model。
        this.m2r_port.put(tr);
        
    endfunction
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// monitor和reference中间还隔着一层agent，所以需要定义一个export作为中转。当然，也可以不定义，用其他方法。这里采用定义export的方法。
class master_agent extends uvm_agent;
    `uvm_component_utils(master_agent)
    
    // export端口定义
    uvm_blocking_put_export #(my_transaction) m_a2r_export;
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
        a2r_export = new(&quot;m_a2r_export&quot;, this);
    endfunction
    
    // 在connect里连接
    virtual function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        // 必须由port来发起这次连接。此处是agent，所以找到本实例中的monitor对象就可以发起连接。
        m_moni.m2r_port.connect(this.m_a2r_export);
    endfunction
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>在env中，需要实例化reference model，同样是用factory机制。</p><p>并且，需要在env中完成export和import的连接。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_env extends uvm_env;
    `uvm_component_utils(my_env)
    
    // 声明reference句柄
    my_reference_model ref_model;
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        ref_model = my_reference_model::type_id::create(&quot;ref_model&quot;, this);
    endfunction
    
    // 同样要在connect_phase里完成连接
    virtual function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        // import是被动接收方，所以需要由export来主动发起连接请求
        m_agent.m_a2r_export.connect(ref_model.i_m2r_imp);
    endfunction
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h4 id="get模式" tabindex="-1"><a class="header-anchor" href="#get模式" aria-hidden="true">#</a> get模式</h4><p>和put模式不同，get模式由consumer主动发起数据请求。而producer不知道何时会发来请求，所以需要在producer中创建一个数组作为FIFO，暂存数据。这个FIFO不能算作是FIFO模式的标志。</p><p><strong>get模式与put模式比较重复，所以不再演示，但后文将会演示FIFO模式。</strong></p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_reference_model extends uvm_component;
    `uvm_component_utils(my_reference_model)
    
    // 声明port端口
    uvm_blocking_get_port #(my_transaction) i_m2r_port;
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
        // 在构造函数里例化端口。
        // 提问：这里为什么要强调this？
        this.i_m2r_port = new(&quot;i_m2r_port&quot;, this);
    endfunction
    
    // 作为主动发起方，reference需要不断调用get任务，用forever循环实现
    virtual function void run_phase(uvm_phase phase);
        `uvm_info(&quot;REF_MODEL_RUN&quot;, &quot;Reference model running!&quot;, UVM_MEDIUM)
        // forever循环
        forever begin
            i_m2r_port.get(item); 
            `uvm_info(&quot;REF_REPORT&quot;, {&quot;\n&quot;, &quot;master agent have been sent a transaction: \n&quot;, item.sprint()}, UVM_MEDIUM)
        end
    endfunction
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_monitor extends uvm_monitor;
    `uvm_component_utils(my_monitor)
    
    // 声明import端口，import端口需要声明所在的组件
    uvm_blocking_get_imp #(my_transaction, my_monitor) m2r_imp;
    
    // 需要声明一个队列作为FIFO，储存生成后未被使用的事务，类型就是my_transaction
    my_transaction tr_fifo[$];
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.name(name, parent);
        m2r_imp = new(&quot;m2r_imp&quot;, this);
    endfunction
    
    virtual task run_phase(uvm_phase phase);
        // 前面加入其他的任务
        
        // 从DUT读出事务后，把数据打包，然后放入fifo中
        tr_fifo.push_back(tr);
    endtask
    
    // import所在的模块需要重载get方法，它会在port所在的组件中被调用。
    // 注意，它并不是一个虚方法。
    task get(output my_transaction s_tr);
        // 如果FIFO为空，等待一个时钟周期，反复等待直到FIFO中存在事务
        while(tr_fifo.size()==0) @(m_vif.imonitor_cb);
        // 把FIFO最靠前的事务取出
        s_tr = tr_fifo.pop_front();
        `uvm_info(&quot;Monitor&quot;, {&quot;\n&quot;, &quot;Now monitor send the transaction to the reference model: \n&quot;, s_tr.sprint()}, UVM_MEDIUM)
    endtask
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class master_agent extends uvm_agent;
    `uvm_component_utils(master_agent)
    
    // 声明中转的export端口，这个export在env中和reference连接，
    // 和monitor的连接就在本类中进行。
    uvm_blocking_get_export #(my_transaction) m_a2r_export;
    
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
        m_a2r_export = new(&quot;m_a2r_export&quot;, this);
    endfunction
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        ref_model = my_reference_model::type_id::create(&quot;ref_model&quot;, this);
    endfunction
    
    virtual function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        
        this.m_a2r_export.connect(m_moni.m2r_imp);
    endfunction
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_env extends uvm_env;
    `uvm_component_utils(my_env)
    
    my_reference_model ref_model;
    my_agent m_agent;
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        ref_model = my_reference_model::type_id::create(&quot;ref_model&quot;, this);
        m_agent = my_agent::type_id::create(&quot;ref_model&quot;, this);
    endfunction
    
    virtual function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        ref_model.i_m2r_port.connect(m_agent.m_a2r_export);
    endfunction
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h4 id="fifo模式" tabindex="-1"><a class="header-anchor" href="#fifo模式" aria-hidden="true">#</a> FIFO模式</h4><p><a href="https://www.edaplayground.com/x/WzQN" target="_blank" rel="noopener noreferrer">演示：TLM FIFO模式<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p><p>FIFO模式会让monitor和reference model都变成主动发起数据传输方，而把FIFO本身作为被动方。所以，在monitor和reference model上都是用port。不同的是，monitor上用的是put port，reference model上用的是get port。</p><figure><img src="/backend-note/数字电路验证/testbench_FIFO.svg" alt="FIFO模式连接图" tabindex="0" loading="lazy"><figcaption>FIFO模式连接图</figcaption></figure><p>这里用到的FIFO已经在UVM中定义好了，不需要自己定义。类似于sequencer已经在UVM中定义好了那样。只需要传入数据类型作为参数就可以。</p><p>同时，FIFO中也已经定义了多种端口，只需要直接连接就行。这里用到的是FIFO上的blocking put export和blocking get export。</p><p>至于get和put方法，也是已经定义好的。使用FIFO模式就有这些好处，很多东西不需要自己写，开箱即用。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class reference_model extends uvm_component;
    `uvm_component_utils(reference_model)
    
    // reference model需要get port
    uvm_blocking_get_port #(my_transaction) i_m2r_port;
    // 用item句柄储存发送来的事务
    my_transaction item;
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
        this.i_m2r_port = new(&quot;i_m2r_port&quot;, this);
    endfunction
    
    virtual task run_phase(uvm_phase phase);
        `uvm_info(&quot;REF_REPORT&quot;, {&quot;\n&quot;, &quot;master agent have been sent a transaction: \n&quot;, item.sprint()}, UVM_MEDIUM)
        // 不断调用get任务
        forever begin
            i_m2r_port.get(item); 
            `uvm_info(&quot;REF_REPORT&quot;, {&quot;\n&quot;, &quot;master agent have been sent a transaction: \n&quot;, item.sprint()}, UVM_MEDIUM)
        end
    endtask
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>env中，需要添加FIFO。这个FIFO和agent、reference model平级。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_env extends uvm_env;
    `uvm_component_utils(my_env)
    
    my_reference_model ref_model;
    master_agent m_agent;
    
    // 声明FIFO句柄，并指定存储数据的类型
    uvm_tlm_analysis_fifo #(my_transaction) magt2ref_fifo;
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
        // FIFO需要在构造函数中实例化，而不是build phase。
        // FIFO本身是一个component，而不是object，所以需要传入父对象的类，这里写this就可以
        magt2ref_fifo = new(&quot;magt2ref_fifo&quot;, this);
    endfunction
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        ref_model = my_reference_model::type_id::create(&quot;ref_model&quot;, this);
        m_agent = master_agent::type_id::create(&quot;m_agent&quot;, this);
    endfunction
    
    virtual function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        // 在connect phase中连接agent和FIFO、reference和FIFO。FIFO所拥有的端口类型是已经写好的。
        `super.connect_phase(phase);
        
        // monitor还是需要通过agent传出事务来，所以保留agent中的export，将它连接到FIFO的export上。
        `uvm_info(&quot;ENV&quot;, &quot;Connect the agent to FIFO&quot;, UVM_MEDIUM)
        m_agent.m_a2r_export.connect(this.magt2ref.blocking_put_export);

        `uvm_info(&quot;ENV&quot;, &quot;Connect the reference model to FIFO&quot;)
        ref_model.i_m2r_port.connect(this.magt2ref.blocking_get_export);
    endfunction
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="常用的特殊uvm-tlm端口" tabindex="-1"><a class="header-anchor" href="#常用的特殊uvm-tlm端口" aria-hidden="true">#</a> 常用的特殊UVM TLM端口</h3><h2 id="示例代码" tabindex="-1"><a class="header-anchor" href="#示例代码" aria-hidden="true">#</a> 示例代码</h2><ol><li><a href="https://www.edaplayground.com/x/BGvm" target="_blank" rel="noopener noreferrer">演示：绕开uvm_do宏产生sequence_item<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.edaplayground.com/x/Wm37" target="_blank" rel="noopener noreferrer">演示：从其他平台组件手动启动sequence<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.edaplayground.com/x/hcgG" target="_blank" rel="noopener noreferrer">演示：TLM put模式<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.edaplayground.com/x/WzQN" target="_blank" rel="noopener noreferrer">演示：TLM FIFO模式<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li></ol><p><strong>持续更新中</strong></p></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/vuepress-theme-hope/vuepress-theme-hope/edit/main/src/posts/数字电路验证/7.md" rel="noopener noreferrer" target="_blank" aria-label="在 GitHub 上编辑此页" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->在 GitHub 上编辑此页<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">上次编辑于: </span><!----></div><div class="contributors"><span class="label">贡献者: </span><!--[--><!--[--><span class="contributor" title="email: 3339825@qq.com">DarentTheYang</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="vp-link nav-link prev" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html"><div class="hint"><span class="arrow start"></span>上一页</div><div class="link"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>6、UVM机制（一）</div></a><a class="vp-link nav-link next" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/8.html"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">8、UVM机制（三）<span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span></div></a></nav><div id="comment" class="waline-wrapper" darkmode="false" style="display:block;"><div data-waline provider="Waline"><!--v-if--><div class="wl-comment"><!--v-if--><div class="wl-panel"><!--v-if--><textarea id="wl-edit" class="wl-editor" placeholder="请留言。(填写邮箱可在被回复时收到邮件提醒)"></textarea><div class="wl-preview" style="display:none;"><hr><h4>预览:</h4><div class="wl-content"></div></div><div class="wl-footer"><div class="wl-actions"><a href="https://guides.github.com/features/mastering-markdown/" title="Markdown Guide" aria-label="Markdown is supported" class="wl-action" target="_blank" rel="noopener noreferrer"><svg width="16" height="16" ariaHidden="true"><path d="M14.85 3H1.15C.52 3 0 3.52 0 4.15v7.69C0 12.48.52 13 1.15 13h13.69c.64 0 1.15-.52 1.15-1.15v-7.7C16 3.52 15.48 3 14.85 3zM9 11H7V8L5.5 9.92 4 8v3H2V5h2l1.5 2L7 5h2v6zm2.99.5L9.5 8H11V5h2v3h1.5l-2.51 3.5z" fill="currentColor"></path></svg></a><button type="button" class="wl-action" title="表情" style="display:none;"><svg viewBox="0 0 1024 1024" width="24" height="24"><path d="M563.2 463.3 677 540c1.7 1.2 3.7 1.8 5.8 1.8.7 0 1.4-.1 2-.2 2.7-.5 5.1-2.1 6.6-4.4l25.3-37.8c1.5-2.3 2.1-5.1 1.6-7.8s-2.1-5.1-4.4-6.6l-73.6-49.1 73.6-49.1c2.3-1.5 3.9-3.9 4.4-6.6.5-2.7 0-5.5-1.6-7.8l-25.3-37.8a10.1 10.1 0 0 0-6.6-4.4c-.7-.1-1.3-.2-2-.2-2.1 0-4.1.6-5.8 1.8l-113.8 76.6c-9.2 6.2-14.7 16.4-14.7 27.5.1 11 5.5 21.3 14.7 27.4zM387 348.8h-45.5c-5.7 0-10.4 4.7-10.4 10.4v153.3c0 5.7 4.7 10.4 10.4 10.4H387c5.7 0 10.4-4.7 10.4-10.4V359.2c0-5.7-4.7-10.4-10.4-10.4zm333.8 241.3-41-20a10.3 10.3 0 0 0-8.1-.5c-2.6.9-4.8 2.9-5.9 5.4-30.1 64.9-93.1 109.1-164.4 115.2-5.7.5-9.9 5.5-9.5 11.2l3.9 45.5c.5 5.3 5 9.5 10.3 9.5h.9c94.8-8 178.5-66.5 218.6-152.7 2.4-5 .3-11.2-4.8-13.6zm186-186.1c-11.9-42-30.5-81.4-55.2-117.1-24.1-34.9-53.5-65.6-87.5-91.2-33.9-25.6-71.5-45.5-111.6-59.2-41.2-14-84.1-21.1-127.8-21.1h-1.2c-75.4 0-148.8 21.4-212.5 61.7-63.7 40.3-114.3 97.6-146.5 165.8-32.2 68.1-44.3 143.6-35.1 218.4 9.3 74.8 39.4 145 87.3 203.3.1.2.3.3.4.5l36.2 38.4c1.1 1.2 2.5 2.1 3.9 2.6 73.3 66.7 168.2 103.5 267.5 103.5 73.3 0 145.2-20.3 207.7-58.7 37.3-22.9 70.3-51.5 98.1-85 27.1-32.7 48.7-69.5 64.2-109.1 15.5-39.7 24.4-81.3 26.6-123.8 2.4-43.6-2.5-87-14.5-129zm-60.5 181.1c-8.3 37-22.8 72-43 104-19.7 31.1-44.3 58.6-73.1 81.7-28.8 23.1-61 41-95.7 53.4-35.6 12.7-72.9 19.1-110.9 19.1-82.6 0-161.7-30.6-222.8-86.2l-34.1-35.8c-23.9-29.3-42.4-62.2-55.1-97.7-12.4-34.7-18.8-71-19.2-107.9-.4-36.9 5.4-73.3 17.1-108.2 12-35.8 30-69.2 53.4-99.1 31.7-40.4 71.1-72 117.2-94.1 44.5-21.3 94-32.6 143.4-32.6 49.3 0 97 10.8 141.8 32 34.3 16.3 65.3 38.1 92 64.8 26.1 26 47.5 56 63.6 89.2 16.2 33.2 26.6 68.5 31 105.1 4.6 37.5 2.7 75.3-5.6 112.3z" fill="currentColor"></path></svg></button><button type="button" class="wl-action" title="表情包"><svg width="24" height="24" fill="currentcolor" viewBox="0 0 24 24"><path style="transform: translateY(0.5px)" d="M18.968 10.5H15.968V11.484H17.984V12.984H15.968V15H14.468V9H18.968V10.5V10.5ZM8.984 9C9.26533 9 9.49967 9.09367 9.687 9.281C9.87433 9.46833 9.968 9.70267 9.968 9.984V10.5H6.499V13.5H8.468V12H9.968V14.016C9.968 14.2973 9.87433 14.5317 9.687 14.719C9.49967 14.9063 9.26533 15 8.984 15H5.984C5.70267 15 5.46833 14.9063 5.281 14.719C5.09367 14.5317 5 14.2973 5 14.016V9.985C5 9.70367 5.09367 9.46933 5.281 9.282C5.46833 9.09467 5.70267 9.001 5.984 9.001H8.984V9ZM11.468 9H12.968V15H11.468V9V9Z"></path><path d="M18.5 3H5.75C3.6875 3 2 4.6875 2 6.75V18C2 20.0625 3.6875 21.75 5.75 21.75H18.5C20.5625 21.75 22.25 20.0625 22.25 18V6.75C22.25 4.6875 20.5625 3 18.5 3ZM20.75 18C20.75 19.2375 19.7375 20.25 18.5 20.25H5.75C4.5125 20.25 3.5 19.2375 3.5 18V6.75C3.5 5.5125 4.5125 4.5 5.75 4.5H18.5C19.7375 4.5 20.75 5.5125 20.75 6.75V18Z"></path></svg></button><input id="wl-image-upload" class="upload" type="file" accept=".png,.jpg,.jpeg,.webp,.bmp,.gif"><label for="wl-image-upload" class="wl-action" title="上传图片"><svg viewBox="0 0 1024 1024" width="24" height="24"><path d="M784 112H240c-88 0-160 72-160 160v480c0 88 72 160 160 160h544c88 0 160-72 160-160V272c0-88-72-160-160-160zm96 640c0 52.8-43.2 96-96 96H240c-52.8 0-96-43.2-96-96V272c0-52.8 43.2-96 96-96h544c52.8 0 96 43.2 96 96v480z" fill="currentColor"></path><path d="M352 480c52.8 0 96-43.2 96-96s-43.2-96-96-96-96 43.2-96 96 43.2 96 96 96zm0-128c17.6 0 32 14.4 32 32s-14.4 32-32 32-32-14.4-32-32 14.4-32 32-32zm462.4 379.2-3.2-3.2-177.6-177.6c-25.6-25.6-65.6-25.6-91.2 0l-80 80-36.8-36.8c-25.6-25.6-65.6-25.6-91.2 0L200 728c-4.8 6.4-8 14.4-8 24 0 17.6 14.4 32 32 32 9.6 0 16-3.2 22.4-9.6L380.8 640l134.4 134.4c6.4 6.4 14.4 9.6 24 9.6 17.6 0 32-14.4 32-32 0-9.6-4.8-17.6-9.6-24l-52.8-52.8 80-80L769.6 776c6.4 4.8 12.8 8 20.8 8 17.6 0 32-14.4 32-32 0-8-3.2-16-8-20.8z" fill="currentColor"></path></svg></label><button type="button" class="wl-action" title="预览"><svg viewBox="0 0 1024 1024" width="24" height="24"><path d="M710.816 654.301c70.323-96.639 61.084-230.578-23.705-314.843-46.098-46.098-107.183-71.109-172.28-71.109-65.008 0-126.092 25.444-172.28 71.109-45.227 46.098-70.756 107.183-70.756 172.106 0 64.923 25.444 126.007 71.194 172.106 46.099 46.098 107.184 71.109 172.28 71.109 51.414 0 100.648-16.212 142.824-47.404l126.53 126.006c7.058 7.06 16.297 10.979 26.406 10.979 10.105 0 19.343-3.919 26.402-10.979 14.467-14.467 14.467-38.172 0-52.723L710.816 654.301zm-315.107-23.265c-65.88-65.88-65.88-172.54 0-238.42 32.069-32.07 74.245-49.149 119.471-49.149 45.227 0 87.407 17.603 119.472 49.149 65.88 65.879 65.88 172.539 0 238.42-63.612 63.178-175.242 63.178-238.943 0zm0 0" fill="currentColor"></path><path d="M703.319 121.603H321.03c-109.8 0-199.469 89.146-199.469 199.38v382.034c0 109.796 89.236 199.38 199.469 199.38h207.397c20.653 0 37.384-16.645 37.384-37.299 0-20.649-16.731-37.296-37.384-37.296H321.03c-68.582 0-124.352-55.77-124.352-124.267V321.421c0-68.496 55.77-124.267 124.352-124.267h382.289c68.582 0 124.352 55.771 124.352 124.267V524.72c0 20.654 16.736 37.299 37.385 37.299 20.654 0 37.384-16.645 37.384-37.299V320.549c-.085-109.8-89.321-198.946-199.121-198.946zm0 0" fill="currentColor"></path></svg></button></div><div class="wl-info"><div class="wl-captcha-container"></div><div class="wl-text-number">0 <!--v-if-->  字</div><button type="button" class="wl-btn">登录</button><!--v-if--></div><div class="wl-gif-popup"><input type="text" placeholder="搜索表情包"><!--v-if--><div class="wl-loading"><svg width="30" height="30" viewBox="0 0 100 100" preserveAspectRatio="xMidYMid"><circle cx="50" cy="50" fill="none" stroke="currentColor" strokeWidth="4" r="40" stroke-dasharray="85 30"><animateTransform attributeName="transform" type="rotate" repeatCount="indefinite" dur="1s" values="0 50 50;360 50 50" keyTimes="0;1"></animateTransform></circle></svg></div></div><div class="wl-emoji-popup"><!--[--><!--]--><!--v-if--></div></div></div><!--v-if--></div><div class="wl-meta-head"><div class="wl-count"><!--v-if--> 评论</div><ul class="wl-sort"><!--[--><li class="active">按正序</li><li class="">按倒序</li><li class="">按热度</li><!--]--></ul></div><div class="wl-cards"><!--[--><!--]--></div><!--[--><div class="wl-loading"><svg width="30" height="30" viewBox="0 0 100 100" preserveAspectRatio="xMidYMid"><circle cx="50" cy="50" fill="none" stroke="currentColor" strokeWidth="4" r="40" stroke-dasharray="85 30"><animateTransform attributeName="transform" type="rotate" repeatCount="indefinite" dur="1s" values="0 50 50;360 50 50" keyTimes="0;1"></animateTransform></circle></svg></div><!--]--><div class="wl-power"> Powered by <a href="https://github.com/walinejs/waline" target="_blank" rel="noopener noreferrer"> Waline </a> v2.15.5</div></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">一个杂鱼开发者</div><div class="vp-copyright">Copyright © 2024 DarentTheYang</div></footer></div><!--]--><!----><!--]--></div>
    <script type="module" src="/backend-note/assets/app-4864bddc.js" defer></script>
  </body>
</html>
