# RISCV
Personal RISCV
This currently supports RV32I with machine mode, and precise exception and interrupt handling.<br /> 
This project is becoming updated.<br /> 
![RV32I-Trap](https://github.com/user-attachments/assets/f104cf8e-97c7-48ca-b690-7187765184a4)
