// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/12/2019 21:27:19"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TicTacToe (
	clk,
	VGA_HS,
	VGA_vS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N);
input 	reg clk ;
output 	reg VGA_HS ;
output 	reg VGA_vS ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_CLK ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_BLANK_N ;

// Design Ports Information
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_vS	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \VGA_Clock_gen|counter_value[21]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~81_sumout ;
wire \VGA_Clock_gen|Add0~82 ;
wire \VGA_Clock_gen|Add0~85_sumout ;
wire \VGA_Clock_gen|counter_value[1]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~86 ;
wire \VGA_Clock_gen|Add0~89_sumout ;
wire \VGA_Clock_gen|Add0~90 ;
wire \VGA_Clock_gen|Add0~93_sumout ;
wire \VGA_Clock_gen|Add0~94 ;
wire \VGA_Clock_gen|Add0~97_sumout ;
wire \VGA_Clock_gen|counter_value[4]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~98 ;
wire \VGA_Clock_gen|Add0~101_sumout ;
wire \VGA_Clock_gen|Add0~102 ;
wire \VGA_Clock_gen|Add0~105_sumout ;
wire \VGA_Clock_gen|counter_value[6]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~106 ;
wire \VGA_Clock_gen|Add0~109_sumout ;
wire \VGA_Clock_gen|counter_value[7]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~110 ;
wire \VGA_Clock_gen|Add0~113_sumout ;
wire \VGA_Clock_gen|counter_value[8]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~114 ;
wire \VGA_Clock_gen|Add0~117_sumout ;
wire \VGA_Clock_gen|Add0~118 ;
wire \VGA_Clock_gen|Add0~121_sumout ;
wire \VGA_Clock_gen|counter_value[10]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~122 ;
wire \VGA_Clock_gen|Add0~125_sumout ;
wire \VGA_Clock_gen|Add0~126 ;
wire \VGA_Clock_gen|Add0~57_sumout ;
wire \VGA_Clock_gen|Add0~58 ;
wire \VGA_Clock_gen|Add0~61_sumout ;
wire \VGA_Clock_gen|counter_value[13]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~62 ;
wire \VGA_Clock_gen|Add0~65_sumout ;
wire \VGA_Clock_gen|counter_value[14]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~66 ;
wire \VGA_Clock_gen|Add0~69_sumout ;
wire \VGA_Clock_gen|Add0~70 ;
wire \VGA_Clock_gen|Add0~73_sumout ;
wire \VGA_Clock_gen|counter_value[16]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~74 ;
wire \VGA_Clock_gen|Add0~77_sumout ;
wire \VGA_Clock_gen|Add0~78 ;
wire \VGA_Clock_gen|Add0~33_sumout ;
wire \VGA_Clock_gen|Add0~34 ;
wire \VGA_Clock_gen|Add0~37_sumout ;
wire \VGA_Clock_gen|Add0~38 ;
wire \VGA_Clock_gen|Add0~41_sumout ;
wire \VGA_Clock_gen|Add0~42 ;
wire \VGA_Clock_gen|Add0~45_sumout ;
wire \VGA_Clock_gen|Add0~46 ;
wire \VGA_Clock_gen|Add0~49_sumout ;
wire \VGA_Clock_gen|counter_value[22]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~50 ;
wire \VGA_Clock_gen|Add0~53_sumout ;
wire \VGA_Clock_gen|counter_value[19]~DUPLICATE_q ;
wire \VGA_Clock_gen|Equal0~2_combout ;
wire \VGA_Clock_gen|Add0~54 ;
wire \VGA_Clock_gen|Add0~9_sumout ;
wire \VGA_Clock_gen|Add0~10 ;
wire \VGA_Clock_gen|Add0~13_sumout ;
wire \VGA_Clock_gen|Add0~14 ;
wire \VGA_Clock_gen|Add0~17_sumout ;
wire \VGA_Clock_gen|Add0~18 ;
wire \VGA_Clock_gen|Add0~21_sumout ;
wire \VGA_Clock_gen|Add0~22 ;
wire \VGA_Clock_gen|Add0~25_sumout ;
wire \VGA_Clock_gen|counter_value[28]~DUPLICATE_q ;
wire \VGA_Clock_gen|Add0~26 ;
wire \VGA_Clock_gen|Add0~29_sumout ;
wire \VGA_Clock_gen|Equal0~1_combout ;
wire \VGA_Clock_gen|Equal0~3_combout ;
wire \VGA_Clock_gen|Add0~30 ;
wire \VGA_Clock_gen|Add0~1_sumout ;
wire \VGA_Clock_gen|Add0~2 ;
wire \VGA_Clock_gen|Add0~5_sumout ;
wire \VGA_Clock_gen|Equal0~0_combout ;
wire \VGA_Clock_gen|Equal0~4_combout ;
wire \VGA_Clock_gen|Equal0~5_combout ;
wire \VGA_Clock_gen|Equal0~6_combout ;
wire \VGA_Clock_gen|divided_clk~0_combout ;
wire \VGA_Clock_gen|divided_clk~feeder_combout ;
wire \VGA_Clock_gen|divided_clk~q ;
wire \VGA_Horizontal|Add0~61_sumout ;
wire \VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q ;
wire \VGA_Horizontal|LessThan0~2_combout ;
wire \VGA_Horizontal|LessThan0~1_combout ;
wire \VGA_Horizontal|h_Count_Value[0]~DUPLICATE_q ;
wire \VGA_Horizontal|Add0~62 ;
wire \VGA_Horizontal|Add0~57_sumout ;
wire \VGA_Horizontal|h_Count_Value[1]~DUPLICATE_q ;
wire \VGA_Horizontal|Add0~58 ;
wire \VGA_Horizontal|Add0~53_sumout ;
wire \VGA_Horizontal|h_Count_Value[2]~DUPLICATE_q ;
wire \VGA_Horizontal|Add0~54 ;
wire \VGA_Horizontal|Add0~49_sumout ;
wire \VGA_Horizontal|h_Count_Value[3]~DUPLICATE_q ;
wire \VGA_Horizontal|Add0~50 ;
wire \VGA_Horizontal|Add0~45_sumout ;
wire \VGA_Horizontal|Add0~46 ;
wire \VGA_Horizontal|Add0~1_sumout ;
wire \VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q ;
wire \VGA_Horizontal|Add0~2 ;
wire \VGA_Horizontal|Add0~5_sumout ;
wire \VGA_Horizontal|Add0~6 ;
wire \VGA_Horizontal|Add0~9_sumout ;
wire \VGA_Horizontal|Add0~10 ;
wire \VGA_Horizontal|Add0~17_sumout ;
wire \VGA_Horizontal|Add0~18 ;
wire \VGA_Horizontal|Add0~13_sumout ;
wire \VGA_Horizontal|h_Count_Value[9]~DUPLICATE_q ;
wire \VGA_Horizontal|Add0~14 ;
wire \VGA_Horizontal|Add0~41_sumout ;
wire \VGA_Horizontal|Add0~42 ;
wire \VGA_Horizontal|Add0~37_sumout ;
wire \VGA_Horizontal|Add0~38 ;
wire \VGA_Horizontal|Add0~33_sumout ;
wire \VGA_Horizontal|Add0~34 ;
wire \VGA_Horizontal|Add0~29_sumout ;
wire \VGA_Horizontal|Add0~30 ;
wire \VGA_Horizontal|Add0~25_sumout ;
wire \VGA_Horizontal|h_Count_Value[15]~DUPLICATE_q ;
wire \VGA_Horizontal|Add0~26 ;
wire \VGA_Horizontal|Add0~21_sumout ;
wire \VGA_Horizontal|LessThan0~0_combout ;
wire \LessThan0~0_combout ;
wire \VGA_R~0_combout ;
wire \VGA_Vertical|Add0~25_sumout ;
wire \VGA_Horizontal|enable_V_Counter~q ;
wire \VGA_Vertical|Add0~26 ;
wire \VGA_Vertical|Add0~21_sumout ;
wire \VGA_Vertical|Add0~22 ;
wire \VGA_Vertical|Add0~33_sumout ;
wire \VGA_Vertical|Add0~34 ;
wire \VGA_Vertical|Add0~29_sumout ;
wire \VGA_Vertical|v_Count_Value[3]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~30 ;
wire \VGA_Vertical|Add0~5_sumout ;
wire \VGA_Vertical|Add0~6 ;
wire \VGA_Vertical|Add0~1_sumout ;
wire \VGA_Vertical|v_Count_Value[5]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~2 ;
wire \VGA_Vertical|Add0~17_sumout ;
wire \VGA_Vertical|v_Count_Value[6]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~18 ;
wire \VGA_Vertical|Add0~13_sumout ;
wire \VGA_Vertical|v_Count_Value[7]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~14 ;
wire \VGA_Vertical|Add0~9_sumout ;
wire \VGA_Vertical|v_Count_Value[8]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~10 ;
wire \VGA_Vertical|Add0~37_sumout ;
wire \VGA_Vertical|v_Count_Value[4]~DUPLICATE_q ;
wire \LessThan3~1_combout ;
wire \VGA_Vertical|v_Count_Value[2]~DUPLICATE_q ;
wire \VGA_Vertical|LessThan0~1_combout ;
wire \VGA_Vertical|v_Count_Value[12]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~38 ;
wire \VGA_Vertical|Add0~61_sumout ;
wire \VGA_Vertical|v_Count_Value[10]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~62 ;
wire \VGA_Vertical|Add0~57_sumout ;
wire \VGA_Vertical|v_Count_Value[11]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~58 ;
wire \VGA_Vertical|Add0~53_sumout ;
wire \VGA_Vertical|v_Count_Value[13]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~54 ;
wire \VGA_Vertical|Add0~49_sumout ;
wire \VGA_Vertical|v_Count_Value[14]~DUPLICATE_q ;
wire \VGA_Vertical|Add0~50 ;
wire \VGA_Vertical|Add0~45_sumout ;
wire \VGA_Vertical|Add0~46 ;
wire \VGA_Vertical|Add0~41_sumout ;
wire \VGA_Vertical|LessThan0~0_combout ;
wire \VGA_R~1_combout ;
wire \LessThan4~0_combout ;
wire \VGA_Vertical|v_Count_Value[9]~DUPLICATE_q ;
wire \VGA_Vertical|v_Count_Value[0]~DUPLICATE_q ;
wire \LessThan3~0_combout ;
wire \VGA_R~2_combout ;
wire [15:0] \VGA_Horizontal|h_Count_Value ;
wire [15:0] \VGA_Vertical|v_Count_Value ;
wire [31:0] \VGA_Clock_gen|counter_value ;


// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \VGA_vS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_vS),
	.obar());
// synopsys translate_off
defparam \VGA_vS~output .bus_hold = "false";
defparam \VGA_vS~output .open_drain_output = "false";
defparam \VGA_vS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA_Clock_gen|divided_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X23_Y26_N4
dffeas \VGA_Clock_gen|counter_value[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[21]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N0
cyclonev_lcell_comb \VGA_Clock_gen|Add0~81 (
// Equation(s):
// \VGA_Clock_gen|Add0~81_sumout  = SUM(( \VGA_Clock_gen|counter_value [0] ) + ( VCC ) + ( !VCC ))
// \VGA_Clock_gen|Add0~82  = CARRY(( \VGA_Clock_gen|counter_value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Clock_gen|counter_value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~81_sumout ),
	.cout(\VGA_Clock_gen|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~81 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~81 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Clock_gen|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N1
dffeas \VGA_Clock_gen|counter_value[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[0] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N3
cyclonev_lcell_comb \VGA_Clock_gen|Add0~85 (
// Equation(s):
// \VGA_Clock_gen|Add0~85_sumout  = SUM(( \VGA_Clock_gen|counter_value[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~82  ))
// \VGA_Clock_gen|Add0~86  = CARRY(( \VGA_Clock_gen|counter_value[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~82  ))

	.dataa(!\VGA_Clock_gen|counter_value[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~85_sumout ),
	.cout(\VGA_Clock_gen|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~85 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N5
dffeas \VGA_Clock_gen|counter_value[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N6
cyclonev_lcell_comb \VGA_Clock_gen|Add0~89 (
// Equation(s):
// \VGA_Clock_gen|Add0~89_sumout  = SUM(( \VGA_Clock_gen|counter_value [2] ) + ( GND ) + ( \VGA_Clock_gen|Add0~86  ))
// \VGA_Clock_gen|Add0~90  = CARRY(( \VGA_Clock_gen|counter_value [2] ) + ( GND ) + ( \VGA_Clock_gen|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Clock_gen|counter_value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~89_sumout ),
	.cout(\VGA_Clock_gen|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~89 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Clock_gen|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N7
dffeas \VGA_Clock_gen|counter_value[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[2] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N9
cyclonev_lcell_comb \VGA_Clock_gen|Add0~93 (
// Equation(s):
// \VGA_Clock_gen|Add0~93_sumout  = SUM(( \VGA_Clock_gen|counter_value [3] ) + ( GND ) + ( \VGA_Clock_gen|Add0~90  ))
// \VGA_Clock_gen|Add0~94  = CARRY(( \VGA_Clock_gen|counter_value [3] ) + ( GND ) + ( \VGA_Clock_gen|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~93_sumout ),
	.cout(\VGA_Clock_gen|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~93 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Clock_gen|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N10
dffeas \VGA_Clock_gen|counter_value[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[3] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N12
cyclonev_lcell_comb \VGA_Clock_gen|Add0~97 (
// Equation(s):
// \VGA_Clock_gen|Add0~97_sumout  = SUM(( \VGA_Clock_gen|counter_value[4]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~94  ))
// \VGA_Clock_gen|Add0~98  = CARRY(( \VGA_Clock_gen|counter_value[4]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~94  ))

	.dataa(gnd),
	.datab(!\VGA_Clock_gen|counter_value[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~97_sumout ),
	.cout(\VGA_Clock_gen|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~97 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Clock_gen|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N14
dffeas \VGA_Clock_gen|counter_value[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N15
cyclonev_lcell_comb \VGA_Clock_gen|Add0~101 (
// Equation(s):
// \VGA_Clock_gen|Add0~101_sumout  = SUM(( \VGA_Clock_gen|counter_value [5] ) + ( GND ) + ( \VGA_Clock_gen|Add0~98  ))
// \VGA_Clock_gen|Add0~102  = CARRY(( \VGA_Clock_gen|counter_value [5] ) + ( GND ) + ( \VGA_Clock_gen|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~101_sumout ),
	.cout(\VGA_Clock_gen|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~101 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Clock_gen|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N16
dffeas \VGA_Clock_gen|counter_value[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[5] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N18
cyclonev_lcell_comb \VGA_Clock_gen|Add0~105 (
// Equation(s):
// \VGA_Clock_gen|Add0~105_sumout  = SUM(( \VGA_Clock_gen|counter_value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~102  ))
// \VGA_Clock_gen|Add0~106  = CARRY(( \VGA_Clock_gen|counter_value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~105_sumout ),
	.cout(\VGA_Clock_gen|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~105 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Clock_gen|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N19
dffeas \VGA_Clock_gen|counter_value[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N21
cyclonev_lcell_comb \VGA_Clock_gen|Add0~109 (
// Equation(s):
// \VGA_Clock_gen|Add0~109_sumout  = SUM(( \VGA_Clock_gen|counter_value[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~106  ))
// \VGA_Clock_gen|Add0~110  = CARRY(( \VGA_Clock_gen|counter_value[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~109_sumout ),
	.cout(\VGA_Clock_gen|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~109 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Clock_gen|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N22
dffeas \VGA_Clock_gen|counter_value[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N24
cyclonev_lcell_comb \VGA_Clock_gen|Add0~113 (
// Equation(s):
// \VGA_Clock_gen|Add0~113_sumout  = SUM(( \VGA_Clock_gen|counter_value[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~110  ))
// \VGA_Clock_gen|Add0~114  = CARRY(( \VGA_Clock_gen|counter_value[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~110  ))

	.dataa(gnd),
	.datab(!\VGA_Clock_gen|counter_value[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~113_sumout ),
	.cout(\VGA_Clock_gen|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~113 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Clock_gen|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \VGA_Clock_gen|counter_value[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N27
cyclonev_lcell_comb \VGA_Clock_gen|Add0~117 (
// Equation(s):
// \VGA_Clock_gen|Add0~117_sumout  = SUM(( \VGA_Clock_gen|counter_value [9] ) + ( GND ) + ( \VGA_Clock_gen|Add0~114  ))
// \VGA_Clock_gen|Add0~118  = CARRY(( \VGA_Clock_gen|counter_value [9] ) + ( GND ) + ( \VGA_Clock_gen|Add0~114  ))

	.dataa(!\VGA_Clock_gen|counter_value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~117_sumout ),
	.cout(\VGA_Clock_gen|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~117 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N29
dffeas \VGA_Clock_gen|counter_value[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[9] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N30
cyclonev_lcell_comb \VGA_Clock_gen|Add0~121 (
// Equation(s):
// \VGA_Clock_gen|Add0~121_sumout  = SUM(( \VGA_Clock_gen|counter_value[10]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~118  ))
// \VGA_Clock_gen|Add0~122  = CARRY(( \VGA_Clock_gen|counter_value[10]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~121_sumout ),
	.cout(\VGA_Clock_gen|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~121 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Clock_gen|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N31
dffeas \VGA_Clock_gen|counter_value[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[10]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N33
cyclonev_lcell_comb \VGA_Clock_gen|Add0~125 (
// Equation(s):
// \VGA_Clock_gen|Add0~125_sumout  = SUM(( \VGA_Clock_gen|counter_value [11] ) + ( GND ) + ( \VGA_Clock_gen|Add0~122  ))
// \VGA_Clock_gen|Add0~126  = CARRY(( \VGA_Clock_gen|counter_value [11] ) + ( GND ) + ( \VGA_Clock_gen|Add0~122  ))

	.dataa(!\VGA_Clock_gen|counter_value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~125_sumout ),
	.cout(\VGA_Clock_gen|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~125 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N35
dffeas \VGA_Clock_gen|counter_value[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[11] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N36
cyclonev_lcell_comb \VGA_Clock_gen|Add0~57 (
// Equation(s):
// \VGA_Clock_gen|Add0~57_sumout  = SUM(( \VGA_Clock_gen|counter_value [12] ) + ( GND ) + ( \VGA_Clock_gen|Add0~126  ))
// \VGA_Clock_gen|Add0~58  = CARRY(( \VGA_Clock_gen|counter_value [12] ) + ( GND ) + ( \VGA_Clock_gen|Add0~126  ))

	.dataa(!\VGA_Clock_gen|counter_value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~57_sumout ),
	.cout(\VGA_Clock_gen|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~57 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N38
dffeas \VGA_Clock_gen|counter_value[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[12] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N39
cyclonev_lcell_comb \VGA_Clock_gen|Add0~61 (
// Equation(s):
// \VGA_Clock_gen|Add0~61_sumout  = SUM(( \VGA_Clock_gen|counter_value[13]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~58  ))
// \VGA_Clock_gen|Add0~62  = CARRY(( \VGA_Clock_gen|counter_value[13]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~61_sumout ),
	.cout(\VGA_Clock_gen|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~61 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Clock_gen|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N40
dffeas \VGA_Clock_gen|counter_value[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[13]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N42
cyclonev_lcell_comb \VGA_Clock_gen|Add0~65 (
// Equation(s):
// \VGA_Clock_gen|Add0~65_sumout  = SUM(( \VGA_Clock_gen|counter_value[14]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~62  ))
// \VGA_Clock_gen|Add0~66  = CARRY(( \VGA_Clock_gen|counter_value[14]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Clock_gen|counter_value[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~65_sumout ),
	.cout(\VGA_Clock_gen|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~65 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Clock_gen|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N43
dffeas \VGA_Clock_gen|counter_value[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[14]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N45
cyclonev_lcell_comb \VGA_Clock_gen|Add0~69 (
// Equation(s):
// \VGA_Clock_gen|Add0~69_sumout  = SUM(( \VGA_Clock_gen|counter_value [15] ) + ( GND ) + ( \VGA_Clock_gen|Add0~66  ))
// \VGA_Clock_gen|Add0~70  = CARRY(( \VGA_Clock_gen|counter_value [15] ) + ( GND ) + ( \VGA_Clock_gen|Add0~66  ))

	.dataa(gnd),
	.datab(!\VGA_Clock_gen|counter_value [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~69_sumout ),
	.cout(\VGA_Clock_gen|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~69 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Clock_gen|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N47
dffeas \VGA_Clock_gen|counter_value[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[15] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N48
cyclonev_lcell_comb \VGA_Clock_gen|Add0~73 (
// Equation(s):
// \VGA_Clock_gen|Add0~73_sumout  = SUM(( \VGA_Clock_gen|counter_value[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~70  ))
// \VGA_Clock_gen|Add0~74  = CARRY(( \VGA_Clock_gen|counter_value[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Clock_gen|counter_value[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~73_sumout ),
	.cout(\VGA_Clock_gen|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~73 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Clock_gen|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N49
dffeas \VGA_Clock_gen|counter_value[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[16]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N51
cyclonev_lcell_comb \VGA_Clock_gen|Add0~77 (
// Equation(s):
// \VGA_Clock_gen|Add0~77_sumout  = SUM(( \VGA_Clock_gen|counter_value [17] ) + ( GND ) + ( \VGA_Clock_gen|Add0~74  ))
// \VGA_Clock_gen|Add0~78  = CARRY(( \VGA_Clock_gen|counter_value [17] ) + ( GND ) + ( \VGA_Clock_gen|Add0~74  ))

	.dataa(!\VGA_Clock_gen|counter_value [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~77_sumout ),
	.cout(\VGA_Clock_gen|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~77 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N53
dffeas \VGA_Clock_gen|counter_value[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[17] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N54
cyclonev_lcell_comb \VGA_Clock_gen|Add0~33 (
// Equation(s):
// \VGA_Clock_gen|Add0~33_sumout  = SUM(( \VGA_Clock_gen|counter_value [18] ) + ( GND ) + ( \VGA_Clock_gen|Add0~78  ))
// \VGA_Clock_gen|Add0~34  = CARRY(( \VGA_Clock_gen|counter_value [18] ) + ( GND ) + ( \VGA_Clock_gen|Add0~78  ))

	.dataa(!\VGA_Clock_gen|counter_value [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~33_sumout ),
	.cout(\VGA_Clock_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~33 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N56
dffeas \VGA_Clock_gen|counter_value[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[18] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y27_N57
cyclonev_lcell_comb \VGA_Clock_gen|Add0~37 (
// Equation(s):
// \VGA_Clock_gen|Add0~37_sumout  = SUM(( \VGA_Clock_gen|counter_value [19] ) + ( GND ) + ( \VGA_Clock_gen|Add0~34  ))
// \VGA_Clock_gen|Add0~38  = CARRY(( \VGA_Clock_gen|counter_value [19] ) + ( GND ) + ( \VGA_Clock_gen|Add0~34  ))

	.dataa(gnd),
	.datab(!\VGA_Clock_gen|counter_value [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~37_sumout ),
	.cout(\VGA_Clock_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~37 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Clock_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N59
dffeas \VGA_Clock_gen|counter_value[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[19] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N0
cyclonev_lcell_comb \VGA_Clock_gen|Add0~41 (
// Equation(s):
// \VGA_Clock_gen|Add0~41_sumout  = SUM(( \VGA_Clock_gen|counter_value [20] ) + ( GND ) + ( \VGA_Clock_gen|Add0~38  ))
// \VGA_Clock_gen|Add0~42  = CARRY(( \VGA_Clock_gen|counter_value [20] ) + ( GND ) + ( \VGA_Clock_gen|Add0~38  ))

	.dataa(!\VGA_Clock_gen|counter_value [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~41_sumout ),
	.cout(\VGA_Clock_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~41 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N2
dffeas \VGA_Clock_gen|counter_value[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[20] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N3
cyclonev_lcell_comb \VGA_Clock_gen|Add0~45 (
// Equation(s):
// \VGA_Clock_gen|Add0~45_sumout  = SUM(( \VGA_Clock_gen|counter_value[21]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~42  ))
// \VGA_Clock_gen|Add0~46  = CARRY(( \VGA_Clock_gen|counter_value[21]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Clock_gen|counter_value[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~45_sumout ),
	.cout(\VGA_Clock_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~45 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Clock_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N5
dffeas \VGA_Clock_gen|counter_value[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[21] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N6
cyclonev_lcell_comb \VGA_Clock_gen|Add0~49 (
// Equation(s):
// \VGA_Clock_gen|Add0~49_sumout  = SUM(( \VGA_Clock_gen|counter_value[22]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~46  ))
// \VGA_Clock_gen|Add0~50  = CARRY(( \VGA_Clock_gen|counter_value[22]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~49_sumout ),
	.cout(\VGA_Clock_gen|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~49 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Clock_gen|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N7
dffeas \VGA_Clock_gen|counter_value[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[22]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N9
cyclonev_lcell_comb \VGA_Clock_gen|Add0~53 (
// Equation(s):
// \VGA_Clock_gen|Add0~53_sumout  = SUM(( \VGA_Clock_gen|counter_value [23] ) + ( GND ) + ( \VGA_Clock_gen|Add0~50  ))
// \VGA_Clock_gen|Add0~54  = CARRY(( \VGA_Clock_gen|counter_value [23] ) + ( GND ) + ( \VGA_Clock_gen|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~53_sumout ),
	.cout(\VGA_Clock_gen|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~53 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Clock_gen|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N11
dffeas \VGA_Clock_gen|counter_value[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[23] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N8
dffeas \VGA_Clock_gen|counter_value[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[22] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N58
dffeas \VGA_Clock_gen|counter_value[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[19]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N36
cyclonev_lcell_comb \VGA_Clock_gen|Equal0~2 (
// Equation(s):
// \VGA_Clock_gen|Equal0~2_combout  = ( !\VGA_Clock_gen|counter_value[19]~DUPLICATE_q  & ( !\VGA_Clock_gen|counter_value [18] & ( (!\VGA_Clock_gen|counter_value [21] & (!\VGA_Clock_gen|counter_value [23] & (!\VGA_Clock_gen|counter_value [20] & 
// !\VGA_Clock_gen|counter_value [22]))) ) ) )

	.dataa(!\VGA_Clock_gen|counter_value [21]),
	.datab(!\VGA_Clock_gen|counter_value [23]),
	.datac(!\VGA_Clock_gen|counter_value [20]),
	.datad(!\VGA_Clock_gen|counter_value [22]),
	.datae(!\VGA_Clock_gen|counter_value[19]~DUPLICATE_q ),
	.dataf(!\VGA_Clock_gen|counter_value [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Clock_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Equal0~2 .extended_lut = "off";
defparam \VGA_Clock_gen|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \VGA_Clock_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N12
cyclonev_lcell_comb \VGA_Clock_gen|Add0~9 (
// Equation(s):
// \VGA_Clock_gen|Add0~9_sumout  = SUM(( \VGA_Clock_gen|counter_value [24] ) + ( GND ) + ( \VGA_Clock_gen|Add0~54  ))
// \VGA_Clock_gen|Add0~10  = CARRY(( \VGA_Clock_gen|counter_value [24] ) + ( GND ) + ( \VGA_Clock_gen|Add0~54  ))

	.dataa(gnd),
	.datab(!\VGA_Clock_gen|counter_value [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~9_sumout ),
	.cout(\VGA_Clock_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~9 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Clock_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N14
dffeas \VGA_Clock_gen|counter_value[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[24] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N15
cyclonev_lcell_comb \VGA_Clock_gen|Add0~13 (
// Equation(s):
// \VGA_Clock_gen|Add0~13_sumout  = SUM(( \VGA_Clock_gen|counter_value [25] ) + ( GND ) + ( \VGA_Clock_gen|Add0~10  ))
// \VGA_Clock_gen|Add0~14  = CARRY(( \VGA_Clock_gen|counter_value [25] ) + ( GND ) + ( \VGA_Clock_gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Clock_gen|counter_value [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~13_sumout ),
	.cout(\VGA_Clock_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~13 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Clock_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N16
dffeas \VGA_Clock_gen|counter_value[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[25] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N18
cyclonev_lcell_comb \VGA_Clock_gen|Add0~17 (
// Equation(s):
// \VGA_Clock_gen|Add0~17_sumout  = SUM(( \VGA_Clock_gen|counter_value [26] ) + ( GND ) + ( \VGA_Clock_gen|Add0~14  ))
// \VGA_Clock_gen|Add0~18  = CARRY(( \VGA_Clock_gen|counter_value [26] ) + ( GND ) + ( \VGA_Clock_gen|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA_Clock_gen|counter_value [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~17_sumout ),
	.cout(\VGA_Clock_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~17 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Clock_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \VGA_Clock_gen|counter_value[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[26] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N21
cyclonev_lcell_comb \VGA_Clock_gen|Add0~21 (
// Equation(s):
// \VGA_Clock_gen|Add0~21_sumout  = SUM(( \VGA_Clock_gen|counter_value [27] ) + ( GND ) + ( \VGA_Clock_gen|Add0~18  ))
// \VGA_Clock_gen|Add0~22  = CARRY(( \VGA_Clock_gen|counter_value [27] ) + ( GND ) + ( \VGA_Clock_gen|Add0~18  ))

	.dataa(!\VGA_Clock_gen|counter_value [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~21_sumout ),
	.cout(\VGA_Clock_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~21 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N23
dffeas \VGA_Clock_gen|counter_value[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[27] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N24
cyclonev_lcell_comb \VGA_Clock_gen|Add0~25 (
// Equation(s):
// \VGA_Clock_gen|Add0~25_sumout  = SUM(( \VGA_Clock_gen|counter_value[28]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~22  ))
// \VGA_Clock_gen|Add0~26  = CARRY(( \VGA_Clock_gen|counter_value[28]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Clock_gen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~25_sumout ),
	.cout(\VGA_Clock_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~25 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Clock_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \VGA_Clock_gen|counter_value[28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[28]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N27
cyclonev_lcell_comb \VGA_Clock_gen|Add0~29 (
// Equation(s):
// \VGA_Clock_gen|Add0~29_sumout  = SUM(( \VGA_Clock_gen|counter_value [29] ) + ( GND ) + ( \VGA_Clock_gen|Add0~26  ))
// \VGA_Clock_gen|Add0~30  = CARRY(( \VGA_Clock_gen|counter_value [29] ) + ( GND ) + ( \VGA_Clock_gen|Add0~26  ))

	.dataa(!\VGA_Clock_gen|counter_value [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~29_sumout ),
	.cout(\VGA_Clock_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~29 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \VGA_Clock_gen|counter_value[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[29] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N26
dffeas \VGA_Clock_gen|counter_value[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[28] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N42
cyclonev_lcell_comb \VGA_Clock_gen|Equal0~1 (
// Equation(s):
// \VGA_Clock_gen|Equal0~1_combout  = ( !\VGA_Clock_gen|counter_value [25] & ( !\VGA_Clock_gen|counter_value [28] & ( (!\VGA_Clock_gen|counter_value [27] & (!\VGA_Clock_gen|counter_value [26] & (!\VGA_Clock_gen|counter_value [29] & 
// !\VGA_Clock_gen|counter_value [24]))) ) ) )

	.dataa(!\VGA_Clock_gen|counter_value [27]),
	.datab(!\VGA_Clock_gen|counter_value [26]),
	.datac(!\VGA_Clock_gen|counter_value [29]),
	.datad(!\VGA_Clock_gen|counter_value [24]),
	.datae(!\VGA_Clock_gen|counter_value [25]),
	.dataf(!\VGA_Clock_gen|counter_value [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Clock_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Equal0~1 .extended_lut = "off";
defparam \VGA_Clock_gen|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \VGA_Clock_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N41
dffeas \VGA_Clock_gen|counter_value[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[13] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N50
dffeas \VGA_Clock_gen|counter_value[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[16] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N44
dffeas \VGA_Clock_gen|counter_value[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[14] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N12
cyclonev_lcell_comb \VGA_Clock_gen|Equal0~3 (
// Equation(s):
// \VGA_Clock_gen|Equal0~3_combout  = ( !\VGA_Clock_gen|counter_value [14] & ( !\VGA_Clock_gen|counter_value [17] & ( (!\VGA_Clock_gen|counter_value [15] & (!\VGA_Clock_gen|counter_value [12] & (!\VGA_Clock_gen|counter_value [13] & 
// !\VGA_Clock_gen|counter_value [16]))) ) ) )

	.dataa(!\VGA_Clock_gen|counter_value [15]),
	.datab(!\VGA_Clock_gen|counter_value [12]),
	.datac(!\VGA_Clock_gen|counter_value [13]),
	.datad(!\VGA_Clock_gen|counter_value [16]),
	.datae(!\VGA_Clock_gen|counter_value [14]),
	.dataf(!\VGA_Clock_gen|counter_value [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Clock_gen|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Equal0~3 .extended_lut = "off";
defparam \VGA_Clock_gen|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \VGA_Clock_gen|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N30
cyclonev_lcell_comb \VGA_Clock_gen|Add0~1 (
// Equation(s):
// \VGA_Clock_gen|Add0~1_sumout  = SUM(( \VGA_Clock_gen|counter_value [30] ) + ( GND ) + ( \VGA_Clock_gen|Add0~30  ))
// \VGA_Clock_gen|Add0~2  = CARRY(( \VGA_Clock_gen|counter_value [30] ) + ( GND ) + ( \VGA_Clock_gen|Add0~30  ))

	.dataa(gnd),
	.datab(!\VGA_Clock_gen|counter_value [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~1_sumout ),
	.cout(\VGA_Clock_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~1 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Clock_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N32
dffeas \VGA_Clock_gen|counter_value[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[30] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N33
cyclonev_lcell_comb \VGA_Clock_gen|Add0~5 (
// Equation(s):
// \VGA_Clock_gen|Add0~5_sumout  = SUM(( \VGA_Clock_gen|counter_value [31] ) + ( GND ) + ( \VGA_Clock_gen|Add0~2  ))

	.dataa(!\VGA_Clock_gen|counter_value [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Clock_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Clock_gen|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Add0~5 .extended_lut = "off";
defparam \VGA_Clock_gen|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Clock_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N35
dffeas \VGA_Clock_gen|counter_value[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[31] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N51
cyclonev_lcell_comb \VGA_Clock_gen|Equal0~0 (
// Equation(s):
// \VGA_Clock_gen|Equal0~0_combout  = ( !\VGA_Clock_gen|counter_value [31] & ( !\VGA_Clock_gen|counter_value [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Clock_gen|counter_value [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Clock_gen|counter_value [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Clock_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Equal0~0 .extended_lut = "off";
defparam \VGA_Clock_gen|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \VGA_Clock_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N4
dffeas \VGA_Clock_gen|counter_value[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[1] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N13
dffeas \VGA_Clock_gen|counter_value[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[4] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N0
cyclonev_lcell_comb \VGA_Clock_gen|Equal0~4 (
// Equation(s):
// \VGA_Clock_gen|Equal0~4_combout  = ( \VGA_Clock_gen|counter_value [0] & ( !\VGA_Clock_gen|counter_value [5] & ( (!\VGA_Clock_gen|counter_value [2] & (!\VGA_Clock_gen|counter_value [1] & (!\VGA_Clock_gen|counter_value [4] & !\VGA_Clock_gen|counter_value 
// [3]))) ) ) )

	.dataa(!\VGA_Clock_gen|counter_value [2]),
	.datab(!\VGA_Clock_gen|counter_value [1]),
	.datac(!\VGA_Clock_gen|counter_value [4]),
	.datad(!\VGA_Clock_gen|counter_value [3]),
	.datae(!\VGA_Clock_gen|counter_value [0]),
	.dataf(!\VGA_Clock_gen|counter_value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Clock_gen|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Equal0~4 .extended_lut = "off";
defparam \VGA_Clock_gen|Equal0~4 .lut_mask = 64'h0000800000000000;
defparam \VGA_Clock_gen|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N23
dffeas \VGA_Clock_gen|counter_value[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[7] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N20
dffeas \VGA_Clock_gen|counter_value[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[6] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N26
dffeas \VGA_Clock_gen|counter_value[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[8] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N32
dffeas \VGA_Clock_gen|counter_value[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|counter_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|counter_value[10] .is_wysiwyg = "true";
defparam \VGA_Clock_gen|counter_value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N45
cyclonev_lcell_comb \VGA_Clock_gen|Equal0~5 (
// Equation(s):
// \VGA_Clock_gen|Equal0~5_combout  = ( !\VGA_Clock_gen|counter_value [9] & ( !\VGA_Clock_gen|counter_value [11] & ( (!\VGA_Clock_gen|counter_value [7] & (!\VGA_Clock_gen|counter_value [6] & (!\VGA_Clock_gen|counter_value [8] & !\VGA_Clock_gen|counter_value 
// [10]))) ) ) )

	.dataa(!\VGA_Clock_gen|counter_value [7]),
	.datab(!\VGA_Clock_gen|counter_value [6]),
	.datac(!\VGA_Clock_gen|counter_value [8]),
	.datad(!\VGA_Clock_gen|counter_value [10]),
	.datae(!\VGA_Clock_gen|counter_value [9]),
	.dataf(!\VGA_Clock_gen|counter_value [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Clock_gen|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Equal0~5 .extended_lut = "off";
defparam \VGA_Clock_gen|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \VGA_Clock_gen|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N54
cyclonev_lcell_comb \VGA_Clock_gen|Equal0~6 (
// Equation(s):
// \VGA_Clock_gen|Equal0~6_combout  = ( \VGA_Clock_gen|Equal0~4_combout  & ( \VGA_Clock_gen|Equal0~5_combout  & ( (\VGA_Clock_gen|Equal0~2_combout  & (\VGA_Clock_gen|Equal0~1_combout  & (\VGA_Clock_gen|Equal0~3_combout  & \VGA_Clock_gen|Equal0~0_combout ))) 
// ) ) )

	.dataa(!\VGA_Clock_gen|Equal0~2_combout ),
	.datab(!\VGA_Clock_gen|Equal0~1_combout ),
	.datac(!\VGA_Clock_gen|Equal0~3_combout ),
	.datad(!\VGA_Clock_gen|Equal0~0_combout ),
	.datae(!\VGA_Clock_gen|Equal0~4_combout ),
	.dataf(!\VGA_Clock_gen|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Clock_gen|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|Equal0~6 .extended_lut = "off";
defparam \VGA_Clock_gen|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \VGA_Clock_gen|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N6
cyclonev_lcell_comb \VGA_Clock_gen|divided_clk~0 (
// Equation(s):
// \VGA_Clock_gen|divided_clk~0_combout  = ( !\VGA_Clock_gen|Equal0~6_combout  & ( \VGA_Clock_gen|divided_clk~q  ) ) # ( \VGA_Clock_gen|Equal0~6_combout  & ( !\VGA_Clock_gen|divided_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Clock_gen|Equal0~6_combout ),
	.dataf(!\VGA_Clock_gen|divided_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Clock_gen|divided_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|divided_clk~0 .extended_lut = "off";
defparam \VGA_Clock_gen|divided_clk~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \VGA_Clock_gen|divided_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N27
cyclonev_lcell_comb \VGA_Clock_gen|divided_clk~feeder (
// Equation(s):
// \VGA_Clock_gen|divided_clk~feeder_combout  = ( \VGA_Clock_gen|divided_clk~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Clock_gen|divided_clk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Clock_gen|divided_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Clock_gen|divided_clk~feeder .extended_lut = "off";
defparam \VGA_Clock_gen|divided_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_Clock_gen|divided_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N29
dffeas \VGA_Clock_gen|divided_clk (
	.clk(\clk~input_o ),
	.d(\VGA_Clock_gen|divided_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Clock_gen|divided_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Clock_gen|divided_clk .is_wysiwyg = "true";
defparam \VGA_Clock_gen|divided_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N0
cyclonev_lcell_comb \VGA_Horizontal|Add0~61 (
// Equation(s):
// \VGA_Horizontal|Add0~61_sumout  = SUM(( \VGA_Horizontal|h_Count_Value[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \VGA_Horizontal|Add0~62  = CARRY(( \VGA_Horizontal|h_Count_Value[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\VGA_Horizontal|h_Count_Value[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~61_sumout ),
	.cout(\VGA_Horizontal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~61 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \VGA_Horizontal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N5
dffeas \VGA_Horizontal|h_Count_Value[1] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y65_N8
dffeas \VGA_Horizontal|h_Count_Value[2] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y65_N11
dffeas \VGA_Horizontal|h_Count_Value[3] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y65_N2
dffeas \VGA_Horizontal|h_Count_Value[0] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y65_N14
dffeas \VGA_Horizontal|h_Count_Value[4]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N54
cyclonev_lcell_comb \VGA_Horizontal|LessThan0~2 (
// Equation(s):
// \VGA_Horizontal|LessThan0~2_combout  = ( \VGA_Horizontal|h_Count_Value [0] & ( \VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q  & ( (!\VGA_Horizontal|h_Count_Value [7] & ((!\VGA_Horizontal|h_Count_Value [1]) # ((!\VGA_Horizontal|h_Count_Value [2]) # 
// (!\VGA_Horizontal|h_Count_Value [3])))) ) ) ) # ( !\VGA_Horizontal|h_Count_Value [0] & ( \VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q  & ( !\VGA_Horizontal|h_Count_Value [7] ) ) ) # ( \VGA_Horizontal|h_Count_Value [0] & ( 
// !\VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q  & ( !\VGA_Horizontal|h_Count_Value [7] ) ) ) # ( !\VGA_Horizontal|h_Count_Value [0] & ( !\VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q  & ( !\VGA_Horizontal|h_Count_Value [7] ) ) )

	.dataa(!\VGA_Horizontal|h_Count_Value [1]),
	.datab(!\VGA_Horizontal|h_Count_Value [2]),
	.datac(!\VGA_Horizontal|h_Count_Value [7]),
	.datad(!\VGA_Horizontal|h_Count_Value [3]),
	.datae(!\VGA_Horizontal|h_Count_Value [0]),
	.dataf(!\VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Horizontal|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|LessThan0~2 .extended_lut = "off";
defparam \VGA_Horizontal|LessThan0~2 .lut_mask = 64'hF0F0F0F0F0F0F0E0;
defparam \VGA_Horizontal|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N17
dffeas \VGA_Horizontal|h_Count_Value[5] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N48
cyclonev_lcell_comb \VGA_Horizontal|LessThan0~1 (
// Equation(s):
// \VGA_Horizontal|LessThan0~1_combout  = ( \VGA_Horizontal|LessThan0~0_combout  & ( \VGA_Horizontal|h_Count_Value [8] & ( (\VGA_Horizontal|h_Count_Value[9]~DUPLICATE_q  & (((!\VGA_Horizontal|LessThan0~2_combout ) # (\VGA_Horizontal|h_Count_Value [5])) # 
// (\VGA_Horizontal|h_Count_Value [6]))) ) ) ) # ( !\VGA_Horizontal|LessThan0~0_combout  & ( \VGA_Horizontal|h_Count_Value [8] ) ) # ( !\VGA_Horizontal|LessThan0~0_combout  & ( !\VGA_Horizontal|h_Count_Value [8] ) )

	.dataa(!\VGA_Horizontal|h_Count_Value[9]~DUPLICATE_q ),
	.datab(!\VGA_Horizontal|h_Count_Value [6]),
	.datac(!\VGA_Horizontal|LessThan0~2_combout ),
	.datad(!\VGA_Horizontal|h_Count_Value [5]),
	.datae(!\VGA_Horizontal|LessThan0~0_combout ),
	.dataf(!\VGA_Horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Horizontal|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|LessThan0~1 .extended_lut = "off";
defparam \VGA_Horizontal|LessThan0~1 .lut_mask = 64'hFFFF0000FFFF5155;
defparam \VGA_Horizontal|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N1
dffeas \VGA_Horizontal|h_Count_Value[0]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N3
cyclonev_lcell_comb \VGA_Horizontal|Add0~57 (
// Equation(s):
// \VGA_Horizontal|Add0~57_sumout  = SUM(( \VGA_Horizontal|h_Count_Value[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~62  ))
// \VGA_Horizontal|Add0~58  = CARRY(( \VGA_Horizontal|h_Count_Value[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Horizontal|h_Count_Value[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~57_sumout ),
	.cout(\VGA_Horizontal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~57 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Horizontal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N4
dffeas \VGA_Horizontal|h_Count_Value[1]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N6
cyclonev_lcell_comb \VGA_Horizontal|Add0~53 (
// Equation(s):
// \VGA_Horizontal|Add0~53_sumout  = SUM(( \VGA_Horizontal|h_Count_Value[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~58  ))
// \VGA_Horizontal|Add0~54  = CARRY(( \VGA_Horizontal|h_Count_Value[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~58  ))

	.dataa(!\VGA_Horizontal|h_Count_Value[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~53_sumout ),
	.cout(\VGA_Horizontal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~53 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Horizontal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N7
dffeas \VGA_Horizontal|h_Count_Value[2]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N9
cyclonev_lcell_comb \VGA_Horizontal|Add0~49 (
// Equation(s):
// \VGA_Horizontal|Add0~49_sumout  = SUM(( \VGA_Horizontal|h_Count_Value[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~54  ))
// \VGA_Horizontal|Add0~50  = CARRY(( \VGA_Horizontal|h_Count_Value[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Horizontal|h_Count_Value[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~49_sumout ),
	.cout(\VGA_Horizontal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~49 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Horizontal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N10
dffeas \VGA_Horizontal|h_Count_Value[3]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N12
cyclonev_lcell_comb \VGA_Horizontal|Add0~45 (
// Equation(s):
// \VGA_Horizontal|Add0~45_sumout  = SUM(( \VGA_Horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA_Horizontal|Add0~50  ))
// \VGA_Horizontal|Add0~46  = CARRY(( \VGA_Horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA_Horizontal|Add0~50  ))

	.dataa(gnd),
	.datab(!\VGA_Horizontal|h_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~45_sumout ),
	.cout(\VGA_Horizontal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~45 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Horizontal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N13
dffeas \VGA_Horizontal|h_Count_Value[4] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N15
cyclonev_lcell_comb \VGA_Horizontal|Add0~1 (
// Equation(s):
// \VGA_Horizontal|Add0~1_sumout  = SUM(( \VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~46  ))
// \VGA_Horizontal|Add0~2  = CARRY(( \VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~1_sumout ),
	.cout(\VGA_Horizontal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~1 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Horizontal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N16
dffeas \VGA_Horizontal|h_Count_Value[5]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N18
cyclonev_lcell_comb \VGA_Horizontal|Add0~5 (
// Equation(s):
// \VGA_Horizontal|Add0~5_sumout  = SUM(( \VGA_Horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA_Horizontal|Add0~2  ))
// \VGA_Horizontal|Add0~6  = CARRY(( \VGA_Horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA_Horizontal|Add0~2  ))

	.dataa(gnd),
	.datab(!\VGA_Horizontal|h_Count_Value [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~5_sumout ),
	.cout(\VGA_Horizontal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~5 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Horizontal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N19
dffeas \VGA_Horizontal|h_Count_Value[6] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N21
cyclonev_lcell_comb \VGA_Horizontal|Add0~9 (
// Equation(s):
// \VGA_Horizontal|Add0~9_sumout  = SUM(( \VGA_Horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA_Horizontal|Add0~6  ))
// \VGA_Horizontal|Add0~10  = CARRY(( \VGA_Horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA_Horizontal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Horizontal|h_Count_Value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~9_sumout ),
	.cout(\VGA_Horizontal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~9 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Horizontal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N23
dffeas \VGA_Horizontal|h_Count_Value[7] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N24
cyclonev_lcell_comb \VGA_Horizontal|Add0~17 (
// Equation(s):
// \VGA_Horizontal|Add0~17_sumout  = SUM(( \VGA_Horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA_Horizontal|Add0~10  ))
// \VGA_Horizontal|Add0~18  = CARRY(( \VGA_Horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA_Horizontal|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA_Horizontal|h_Count_Value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~17_sumout ),
	.cout(\VGA_Horizontal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~17 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Horizontal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N25
dffeas \VGA_Horizontal|h_Count_Value[8] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N27
cyclonev_lcell_comb \VGA_Horizontal|Add0~13 (
// Equation(s):
// \VGA_Horizontal|Add0~13_sumout  = SUM(( \VGA_Horizontal|h_Count_Value[9]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~18  ))
// \VGA_Horizontal|Add0~14  = CARRY(( \VGA_Horizontal|h_Count_Value[9]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Horizontal|h_Count_Value[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~13_sumout ),
	.cout(\VGA_Horizontal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~13 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Horizontal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N29
dffeas \VGA_Horizontal|h_Count_Value[9]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N30
cyclonev_lcell_comb \VGA_Horizontal|Add0~41 (
// Equation(s):
// \VGA_Horizontal|Add0~41_sumout  = SUM(( \VGA_Horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA_Horizontal|Add0~14  ))
// \VGA_Horizontal|Add0~42  = CARRY(( \VGA_Horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA_Horizontal|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA_Horizontal|h_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~41_sumout ),
	.cout(\VGA_Horizontal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~41 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Horizontal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N31
dffeas \VGA_Horizontal|h_Count_Value[10] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N33
cyclonev_lcell_comb \VGA_Horizontal|Add0~37 (
// Equation(s):
// \VGA_Horizontal|Add0~37_sumout  = SUM(( \VGA_Horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA_Horizontal|Add0~42  ))
// \VGA_Horizontal|Add0~38  = CARRY(( \VGA_Horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA_Horizontal|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Horizontal|h_Count_Value [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~37_sumout ),
	.cout(\VGA_Horizontal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~37 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Horizontal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N34
dffeas \VGA_Horizontal|h_Count_Value[11] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N36
cyclonev_lcell_comb \VGA_Horizontal|Add0~33 (
// Equation(s):
// \VGA_Horizontal|Add0~33_sumout  = SUM(( \VGA_Horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA_Horizontal|Add0~38  ))
// \VGA_Horizontal|Add0~34  = CARRY(( \VGA_Horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA_Horizontal|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Horizontal|h_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~33_sumout ),
	.cout(\VGA_Horizontal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~33 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Horizontal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N37
dffeas \VGA_Horizontal|h_Count_Value[12] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N39
cyclonev_lcell_comb \VGA_Horizontal|Add0~29 (
// Equation(s):
// \VGA_Horizontal|Add0~29_sumout  = SUM(( \VGA_Horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA_Horizontal|Add0~34  ))
// \VGA_Horizontal|Add0~30  = CARRY(( \VGA_Horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA_Horizontal|Add0~34  ))

	.dataa(!\VGA_Horizontal|h_Count_Value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~29_sumout ),
	.cout(\VGA_Horizontal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~29 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Horizontal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N40
dffeas \VGA_Horizontal|h_Count_Value[13] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N42
cyclonev_lcell_comb \VGA_Horizontal|Add0~25 (
// Equation(s):
// \VGA_Horizontal|Add0~25_sumout  = SUM(( \VGA_Horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA_Horizontal|Add0~30  ))
// \VGA_Horizontal|Add0~26  = CARRY(( \VGA_Horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA_Horizontal|Add0~30  ))

	.dataa(gnd),
	.datab(!\VGA_Horizontal|h_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~25_sumout ),
	.cout(\VGA_Horizontal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~25 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Horizontal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N43
dffeas \VGA_Horizontal|h_Count_Value[14] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y65_N47
dffeas \VGA_Horizontal|h_Count_Value[15]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[15]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y65_N45
cyclonev_lcell_comb \VGA_Horizontal|Add0~21 (
// Equation(s):
// \VGA_Horizontal|Add0~21_sumout  = SUM(( \VGA_Horizontal|h_Count_Value[15]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Horizontal|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Horizontal|h_Count_Value[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Horizontal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Horizontal|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|Add0~21 .extended_lut = "off";
defparam \VGA_Horizontal|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Horizontal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N46
dffeas \VGA_Horizontal|h_Count_Value[15] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y65_N36
cyclonev_lcell_comb \VGA_Horizontal|LessThan0~0 (
// Equation(s):
// \VGA_Horizontal|LessThan0~0_combout  = ( !\VGA_Horizontal|h_Count_Value [13] & ( !\VGA_Horizontal|h_Count_Value [15] & ( (!\VGA_Horizontal|h_Count_Value [12] & (!\VGA_Horizontal|h_Count_Value [11] & (!\VGA_Horizontal|h_Count_Value [10] & 
// !\VGA_Horizontal|h_Count_Value [14]))) ) ) )

	.dataa(!\VGA_Horizontal|h_Count_Value [12]),
	.datab(!\VGA_Horizontal|h_Count_Value [11]),
	.datac(!\VGA_Horizontal|h_Count_Value [10]),
	.datad(!\VGA_Horizontal|h_Count_Value [14]),
	.datae(!\VGA_Horizontal|h_Count_Value [13]),
	.dataf(!\VGA_Horizontal|h_Count_Value [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Horizontal|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Horizontal|LessThan0~0 .extended_lut = "off";
defparam \VGA_Horizontal|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA_Horizontal|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N28
dffeas \VGA_Horizontal|h_Count_Value[9] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Horizontal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Horizontal|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|h_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|h_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA_Horizontal|h_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y65_N30
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( !\VGA_Horizontal|h_Count_Value [9] & ( !\VGA_Horizontal|h_Count_Value [8] & ( (\VGA_Horizontal|LessThan0~0_combout  & (!\VGA_Horizontal|h_Count_Value [7] & ((!\VGA_Horizontal|h_Count_Value [6]) # 
// (!\VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\VGA_Horizontal|LessThan0~0_combout ),
	.datab(!\VGA_Horizontal|h_Count_Value [6]),
	.datac(!\VGA_Horizontal|h_Count_Value [7]),
	.datad(!\VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q ),
	.datae(!\VGA_Horizontal|h_Count_Value [9]),
	.dataf(!\VGA_Horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h5040000000000000;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y65_N42
cyclonev_lcell_comb \VGA_R~0 (
// Equation(s):
// \VGA_R~0_combout  = ( \VGA_Horizontal|h_Count_Value [9] & ( \VGA_Horizontal|h_Count_Value [8] & ( (((\VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q ) # (\VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q )) # (\VGA_Horizontal|h_Count_Value [6])) # 
// (\VGA_Horizontal|h_Count_Value [7]) ) ) ) # ( !\VGA_Horizontal|h_Count_Value [9] & ( !\VGA_Horizontal|h_Count_Value [8] & ( (!\VGA_Horizontal|h_Count_Value [7]) # ((!\VGA_Horizontal|h_Count_Value [6] & (!\VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q  & 
// !\VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA_Horizontal|h_Count_Value [7]),
	.datab(!\VGA_Horizontal|h_Count_Value [6]),
	.datac(!\VGA_Horizontal|h_Count_Value[4]~DUPLICATE_q ),
	.datad(!\VGA_Horizontal|h_Count_Value[5]~DUPLICATE_q ),
	.datae(!\VGA_Horizontal|h_Count_Value [9]),
	.dataf(!\VGA_Horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~0 .extended_lut = "off";
defparam \VGA_R~0 .lut_mask = 64'hEAAA000000007FFF;
defparam \VGA_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N0
cyclonev_lcell_comb \VGA_Vertical|Add0~25 (
// Equation(s):
// \VGA_Vertical|Add0~25_sumout  = SUM(( \VGA_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA_Vertical|Add0~26  = CARRY(( \VGA_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\VGA_Vertical|v_Count_Value [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~25_sumout ),
	.cout(\VGA_Vertical|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~25 .extended_lut = "off";
defparam \VGA_Vertical|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \VGA_Vertical|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y65_N52
dffeas \VGA_Horizontal|enable_V_Counter (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(gnd),
	.asdata(\VGA_Horizontal|LessThan0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Horizontal|enable_V_Counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Horizontal|enable_V_Counter .is_wysiwyg = "true";
defparam \VGA_Horizontal|enable_V_Counter .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N1
dffeas \VGA_Vertical|v_Count_Value[0] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N3
cyclonev_lcell_comb \VGA_Vertical|Add0~21 (
// Equation(s):
// \VGA_Vertical|Add0~21_sumout  = SUM(( \VGA_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA_Vertical|Add0~26  ))
// \VGA_Vertical|Add0~22  = CARRY(( \VGA_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA_Vertical|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Vertical|v_Count_Value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~21_sumout ),
	.cout(\VGA_Vertical|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~21 .extended_lut = "off";
defparam \VGA_Vertical|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Vertical|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N4
dffeas \VGA_Vertical|v_Count_Value[1] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N6
cyclonev_lcell_comb \VGA_Vertical|Add0~33 (
// Equation(s):
// \VGA_Vertical|Add0~33_sumout  = SUM(( \VGA_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA_Vertical|Add0~22  ))
// \VGA_Vertical|Add0~34  = CARRY(( \VGA_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA_Vertical|Add0~22  ))

	.dataa(!\VGA_Vertical|v_Count_Value [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~33_sumout ),
	.cout(\VGA_Vertical|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~33 .extended_lut = "off";
defparam \VGA_Vertical|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Vertical|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N7
dffeas \VGA_Vertical|v_Count_Value[2] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N9
cyclonev_lcell_comb \VGA_Vertical|Add0~29 (
// Equation(s):
// \VGA_Vertical|Add0~29_sumout  = SUM(( \VGA_Vertical|v_Count_Value[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~34  ))
// \VGA_Vertical|Add0~30  = CARRY(( \VGA_Vertical|v_Count_Value[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Vertical|v_Count_Value[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~29_sumout ),
	.cout(\VGA_Vertical|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~29 .extended_lut = "off";
defparam \VGA_Vertical|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Vertical|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N10
dffeas \VGA_Vertical|v_Count_Value[3]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N12
cyclonev_lcell_comb \VGA_Vertical|Add0~5 (
// Equation(s):
// \VGA_Vertical|Add0~5_sumout  = SUM(( \VGA_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA_Vertical|Add0~30  ))
// \VGA_Vertical|Add0~6  = CARRY(( \VGA_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA_Vertical|Add0~30  ))

	.dataa(gnd),
	.datab(!\VGA_Vertical|v_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~5_sumout ),
	.cout(\VGA_Vertical|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~5 .extended_lut = "off";
defparam \VGA_Vertical|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Vertical|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N13
dffeas \VGA_Vertical|v_Count_Value[4] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N15
cyclonev_lcell_comb \VGA_Vertical|Add0~1 (
// Equation(s):
// \VGA_Vertical|Add0~1_sumout  = SUM(( \VGA_Vertical|v_Count_Value[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~6  ))
// \VGA_Vertical|Add0~2  = CARRY(( \VGA_Vertical|v_Count_Value[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Vertical|v_Count_Value[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~1_sumout ),
	.cout(\VGA_Vertical|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~1 .extended_lut = "off";
defparam \VGA_Vertical|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Vertical|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N16
dffeas \VGA_Vertical|v_Count_Value[5]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N18
cyclonev_lcell_comb \VGA_Vertical|Add0~17 (
// Equation(s):
// \VGA_Vertical|Add0~17_sumout  = SUM(( \VGA_Vertical|v_Count_Value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~2  ))
// \VGA_Vertical|Add0~18  = CARRY(( \VGA_Vertical|v_Count_Value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~2  ))

	.dataa(gnd),
	.datab(!\VGA_Vertical|v_Count_Value[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~17_sumout ),
	.cout(\VGA_Vertical|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~17 .extended_lut = "off";
defparam \VGA_Vertical|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Vertical|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N19
dffeas \VGA_Vertical|v_Count_Value[6]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N21
cyclonev_lcell_comb \VGA_Vertical|Add0~13 (
// Equation(s):
// \VGA_Vertical|Add0~13_sumout  = SUM(( \VGA_Vertical|v_Count_Value[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~18  ))
// \VGA_Vertical|Add0~14  = CARRY(( \VGA_Vertical|v_Count_Value[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Vertical|v_Count_Value[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~13_sumout ),
	.cout(\VGA_Vertical|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~13 .extended_lut = "off";
defparam \VGA_Vertical|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Vertical|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N22
dffeas \VGA_Vertical|v_Count_Value[7]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N24
cyclonev_lcell_comb \VGA_Vertical|Add0~9 (
// Equation(s):
// \VGA_Vertical|Add0~9_sumout  = SUM(( \VGA_Vertical|v_Count_Value[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~14  ))
// \VGA_Vertical|Add0~10  = CARRY(( \VGA_Vertical|v_Count_Value[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA_Vertical|v_Count_Value[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~9_sumout ),
	.cout(\VGA_Vertical|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~9 .extended_lut = "off";
defparam \VGA_Vertical|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Vertical|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N25
dffeas \VGA_Vertical|v_Count_Value[8]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N27
cyclonev_lcell_comb \VGA_Vertical|Add0~37 (
// Equation(s):
// \VGA_Vertical|Add0~37_sumout  = SUM(( \VGA_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA_Vertical|Add0~10  ))
// \VGA_Vertical|Add0~38  = CARRY(( \VGA_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA_Vertical|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Vertical|v_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~37_sumout ),
	.cout(\VGA_Vertical|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~37 .extended_lut = "off";
defparam \VGA_Vertical|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Vertical|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N29
dffeas \VGA_Vertical|v_Count_Value[9] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N11
dffeas \VGA_Vertical|v_Count_Value[3] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N20
dffeas \VGA_Vertical|v_Count_Value[6] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N23
dffeas \VGA_Vertical|v_Count_Value[7] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N26
dffeas \VGA_Vertical|v_Count_Value[8] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N17
dffeas \VGA_Vertical|v_Count_Value[5] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N14
dffeas \VGA_Vertical|v_Count_Value[4]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y65_N6
cyclonev_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ( !\VGA_Vertical|v_Count_Value [5] & ( !\VGA_Vertical|v_Count_Value[4]~DUPLICATE_q  & ( (!\VGA_Vertical|v_Count_Value [6] & (!\VGA_Vertical|v_Count_Value [7] & !\VGA_Vertical|v_Count_Value [8])) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Vertical|v_Count_Value [6]),
	.datac(!\VGA_Vertical|v_Count_Value [7]),
	.datad(!\VGA_Vertical|v_Count_Value [8]),
	.datae(!\VGA_Vertical|v_Count_Value [5]),
	.dataf(!\VGA_Vertical|v_Count_Value[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~1 .extended_lut = "off";
defparam \LessThan3~1 .lut_mask = 64'hC000000000000000;
defparam \LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N8
dffeas \VGA_Vertical|v_Count_Value[2]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N48
cyclonev_lcell_comb \VGA_Vertical|LessThan0~1 (
// Equation(s):
// \VGA_Vertical|LessThan0~1_combout  = ( \VGA_Vertical|v_Count_Value[2]~DUPLICATE_q  & ( (!\VGA_Vertical|LessThan0~0_combout ) # ((\VGA_Vertical|v_Count_Value [9] & ((!\LessThan3~1_combout ) # (\VGA_Vertical|v_Count_Value [3])))) ) ) # ( 
// !\VGA_Vertical|v_Count_Value[2]~DUPLICATE_q  & ( (!\VGA_Vertical|LessThan0~0_combout ) # ((\VGA_Vertical|v_Count_Value [9] & !\LessThan3~1_combout )) ) )

	.dataa(!\VGA_Vertical|v_Count_Value [9]),
	.datab(!\VGA_Vertical|v_Count_Value [3]),
	.datac(!\VGA_Vertical|LessThan0~0_combout ),
	.datad(!\LessThan3~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_Vertical|v_Count_Value[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Vertical|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|LessThan0~1 .extended_lut = "off";
defparam \VGA_Vertical|LessThan0~1 .lut_mask = 64'hF5F0F5F0F5F1F5F1;
defparam \VGA_Vertical|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N37
dffeas \VGA_Vertical|v_Count_Value[12]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[12]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N30
cyclonev_lcell_comb \VGA_Vertical|Add0~61 (
// Equation(s):
// \VGA_Vertical|Add0~61_sumout  = SUM(( \VGA_Vertical|v_Count_Value[10]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~38  ))
// \VGA_Vertical|Add0~62  = CARRY(( \VGA_Vertical|v_Count_Value[10]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Vertical|v_Count_Value[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~61_sumout ),
	.cout(\VGA_Vertical|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~61 .extended_lut = "off";
defparam \VGA_Vertical|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Vertical|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N31
dffeas \VGA_Vertical|v_Count_Value[10]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[10]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N33
cyclonev_lcell_comb \VGA_Vertical|Add0~57 (
// Equation(s):
// \VGA_Vertical|Add0~57_sumout  = SUM(( \VGA_Vertical|v_Count_Value[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~62  ))
// \VGA_Vertical|Add0~58  = CARRY(( \VGA_Vertical|v_Count_Value[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Vertical|v_Count_Value[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~57_sumout ),
	.cout(\VGA_Vertical|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~57 .extended_lut = "off";
defparam \VGA_Vertical|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Vertical|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N34
dffeas \VGA_Vertical|v_Count_Value[11]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[11]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N36
cyclonev_lcell_comb \VGA_Vertical|Add0~53 (
// Equation(s):
// \VGA_Vertical|Add0~53_sumout  = SUM(( \VGA_Vertical|v_Count_Value[12]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~58  ))
// \VGA_Vertical|Add0~54  = CARRY(( \VGA_Vertical|v_Count_Value[12]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Vertical|v_Count_Value[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~53_sumout ),
	.cout(\VGA_Vertical|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~53 .extended_lut = "off";
defparam \VGA_Vertical|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Vertical|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N38
dffeas \VGA_Vertical|v_Count_Value[12] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N40
dffeas \VGA_Vertical|v_Count_Value[13]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[13]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N39
cyclonev_lcell_comb \VGA_Vertical|Add0~49 (
// Equation(s):
// \VGA_Vertical|Add0~49_sumout  = SUM(( \VGA_Vertical|v_Count_Value[13]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~54  ))
// \VGA_Vertical|Add0~50  = CARRY(( \VGA_Vertical|v_Count_Value[13]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~54  ))

	.dataa(gnd),
	.datab(!\VGA_Vertical|v_Count_Value[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~49_sumout ),
	.cout(\VGA_Vertical|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~49 .extended_lut = "off";
defparam \VGA_Vertical|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Vertical|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N41
dffeas \VGA_Vertical|v_Count_Value[13] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N35
dffeas \VGA_Vertical|v_Count_Value[11] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N43
dffeas \VGA_Vertical|v_Count_Value[14]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[14]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N42
cyclonev_lcell_comb \VGA_Vertical|Add0~45 (
// Equation(s):
// \VGA_Vertical|Add0~45_sumout  = SUM(( \VGA_Vertical|v_Count_Value[14]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~50  ))
// \VGA_Vertical|Add0~46  = CARRY(( \VGA_Vertical|v_Count_Value[14]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Vertical|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Vertical|v_Count_Value[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~45_sumout ),
	.cout(\VGA_Vertical|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~45 .extended_lut = "off";
defparam \VGA_Vertical|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Vertical|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N44
dffeas \VGA_Vertical|v_Count_Value[14] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N45
cyclonev_lcell_comb \VGA_Vertical|Add0~41 (
// Equation(s):
// \VGA_Vertical|Add0~41_sumout  = SUM(( \VGA_Vertical|v_Count_Value [15] ) + ( GND ) + ( \VGA_Vertical|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Vertical|v_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Vertical|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Vertical|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|Add0~41 .extended_lut = "off";
defparam \VGA_Vertical|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Vertical|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N47
dffeas \VGA_Vertical|v_Count_Value[15] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N32
dffeas \VGA_Vertical|v_Count_Value[10] (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N54
cyclonev_lcell_comb \VGA_Vertical|LessThan0~0 (
// Equation(s):
// \VGA_Vertical|LessThan0~0_combout  = ( !\VGA_Vertical|v_Count_Value [15] & ( !\VGA_Vertical|v_Count_Value [10] & ( (!\VGA_Vertical|v_Count_Value [12] & (!\VGA_Vertical|v_Count_Value [13] & (!\VGA_Vertical|v_Count_Value [11] & !\VGA_Vertical|v_Count_Value 
// [14]))) ) ) )

	.dataa(!\VGA_Vertical|v_Count_Value [12]),
	.datab(!\VGA_Vertical|v_Count_Value [13]),
	.datac(!\VGA_Vertical|v_Count_Value [11]),
	.datad(!\VGA_Vertical|v_Count_Value [14]),
	.datae(!\VGA_Vertical|v_Count_Value [15]),
	.dataf(!\VGA_Vertical|v_Count_Value [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Vertical|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Vertical|LessThan0~0 .extended_lut = "off";
defparam \VGA_Vertical|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA_Vertical|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y65_N48
cyclonev_lcell_comb \VGA_R~1 (
// Equation(s):
// \VGA_R~1_combout  = (!\VGA_R~0_combout  & (\VGA_Horizontal|LessThan0~0_combout  & \VGA_Vertical|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(!\VGA_R~0_combout ),
	.datac(!\VGA_Horizontal|LessThan0~0_combout ),
	.datad(!\VGA_Vertical|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~1 .extended_lut = "off";
defparam \VGA_R~1 .lut_mask = 64'h000C000C000C000C;
defparam \VGA_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y65_N51
cyclonev_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = ( !\VGA_Vertical|v_Count_Value[6]~DUPLICATE_q  & ( (!\VGA_Vertical|v_Count_Value [7] & !\VGA_Vertical|v_Count_Value [8]) ) )

	.dataa(!\VGA_Vertical|v_Count_Value [7]),
	.datab(gnd),
	.datac(!\VGA_Vertical|v_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Vertical|v_Count_Value[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~0 .extended_lut = "off";
defparam \LessThan4~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y65_N28
dffeas \VGA_Vertical|v_Count_Value[9]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y65_N2
dffeas \VGA_Vertical|v_Count_Value[0]~DUPLICATE (
	.clk(\VGA_Clock_gen|divided_clk~q ),
	.d(\VGA_Vertical|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_Horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Vertical|v_Count_Value[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Vertical|v_Count_Value[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Vertical|v_Count_Value[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y65_N51
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( !\VGA_Vertical|v_Count_Value[2]~DUPLICATE_q  & ( (!\VGA_Vertical|v_Count_Value [3] & ((!\VGA_Vertical|v_Count_Value [1]) # (!\VGA_Vertical|v_Count_Value[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\VGA_Vertical|v_Count_Value [3]),
	.datac(!\VGA_Vertical|v_Count_Value [1]),
	.datad(!\VGA_Vertical|v_Count_Value[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA_Vertical|v_Count_Value[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'hCCC0CCC000000000;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y65_N24
cyclonev_lcell_comb \VGA_R~2 (
// Equation(s):
// \VGA_R~2_combout  = ( \VGA_Vertical|v_Count_Value[9]~DUPLICATE_q  & ( \LessThan3~0_combout  & ( (\VGA_R~1_combout  & (!\VGA_Vertical|v_Count_Value[5]~DUPLICATE_q  & (\LessThan4~0_combout  & !\VGA_Vertical|v_Count_Value[4]~DUPLICATE_q ))) ) ) ) # ( 
// !\VGA_Vertical|v_Count_Value[9]~DUPLICATE_q  & ( \LessThan3~0_combout  & ( (\VGA_R~1_combout  & ((!\LessThan4~0_combout ) # ((\VGA_Vertical|v_Count_Value[5]~DUPLICATE_q  & \VGA_Vertical|v_Count_Value[4]~DUPLICATE_q )))) ) ) ) # ( 
// !\VGA_Vertical|v_Count_Value[9]~DUPLICATE_q  & ( !\LessThan3~0_combout  & ( (\VGA_R~1_combout  & ((!\LessThan4~0_combout ) # (\VGA_Vertical|v_Count_Value[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA_R~1_combout ),
	.datab(!\VGA_Vertical|v_Count_Value[5]~DUPLICATE_q ),
	.datac(!\LessThan4~0_combout ),
	.datad(!\VGA_Vertical|v_Count_Value[4]~DUPLICATE_q ),
	.datae(!\VGA_Vertical|v_Count_Value[9]~DUPLICATE_q ),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~2 .extended_lut = "off";
defparam \VGA_R~2 .lut_mask = 64'h5151000050510400;
defparam \VGA_R~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
