Release 14.5 - par P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
<<<<<<< HEAD
Mon Nov 14 14:34:36 2016
=======
Mon Nov 14 13:31:22 2016
>>>>>>> 988aeba246de826efd3d1090b1372bd49169783c
=======
Fri Nov 11 17:37:04 2016
>>>>>>> parent of 3b78908... Updated deserializer

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   GPIO1_IBUF
   GPIO2_IBUF
   SPI_ADC_MISO_IBUF


