EDA Netlist Writer report for add4
Mon Mar 06 09:02:19 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Mon Mar 06 09:02:19 2023 ;
; Revision Name             ; add4                                  ;
; Top-level Entity Name     ; add4                                  ;
; Family                    ; Cyclone III                           ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate netlist for functional simulation only                                                   ; Off                       ;
; Time scale                                                                                        ; 1 ps                      ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+
; C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/add4_6_1200mv_85c_slow.vo     ;
; C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/add4_6_1200mv_0c_slow.vo      ;
; C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/add4_min_1200mv_0c_fast.vo    ;
; C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/add4.vo                       ;
; C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/add4_6_1200mv_85c_v_slow.sdo  ;
; C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/add4_6_1200mv_0c_v_slow.sdo   ;
; C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/add4_min_1200mv_0c_v_fast.sdo ;
; C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/add4_v.sdo                    ;
+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Mar 06 09:02:18 2023
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off add4 -c add4
Info: Generated file add4_6_1200mv_85c_slow.vo in folder "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/" for EDA simulation tool
Info: Generated file add4_6_1200mv_0c_slow.vo in folder "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/" for EDA simulation tool
Info: Generated file add4_min_1200mv_0c_fast.vo in folder "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/" for EDA simulation tool
Info: Generated file add4.vo in folder "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/" for EDA simulation tool
Info: Generated file add4_6_1200mv_85c_v_slow.sdo in folder "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/" for EDA simulation tool
Info: Generated file add4_6_1200mv_0c_v_slow.sdo in folder "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/" for EDA simulation tool
Info: Generated file add4_min_1200mv_0c_v_fast.sdo in folder "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/" for EDA simulation tool
Info: Generated file add4_v.sdo in folder "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab3/add4/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Mon Mar 06 09:02:19 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


