
*** Running vivado
    with args -log system_pwm_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_pwm_gen_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_pwm_gen_0_0.tcl -notrace
Command: synth_design -top system_pwm_gen_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 344.348 ; gain = 101.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_pwm_gen_0_0' [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ip/system_pwm_gen_0_0/synth/system_pwm_gen_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pwm_gen_v2_0' [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/hdl/pwm_gen_v2_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm_gen_v2_0_S00_AXI' [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/hdl/pwm_gen_v2_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/hdl/pwm_gen_v2_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/hdl/pwm_gen_v2_0_S00_AXI.v:374]
INFO: [Synth 8-638] synthesizing module 'pwm_gen' [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/src/pwm_gen.v:3]
INFO: [Synth 8-256] done synthesizing module 'pwm_gen' (1#1) [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/src/pwm_gen.v:3]
INFO: [Synth 8-256] done synthesizing module 'pwm_gen_v2_0_S00_AXI' (2#1) [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/hdl/pwm_gen_v2_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'pwm_gen_v2_0' (3#1) [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/hdl/pwm_gen_v2_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_pwm_gen_0_0' (4#1) [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ip/system_pwm_gen_0_0/synth/system_pwm_gen_0_0.v:57]
WARNING: [Synth 8-3331] design pwm_gen_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pwm_gen_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pwm_gen_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pwm_gen_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pwm_gen_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pwm_gen_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 397.000 ; gain = 153.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 397.000 ; gain = 153.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 743.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 743.816 ; gain = 500.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 743.816 ; gain = 500.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 743.816 ; gain = 500.695
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pwm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element pwm_cnt_reg was removed.  [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/src/pwm_gen.v:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 743.816 ; gain = 500.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pwm_gen_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/pwm_gen_v2_0_S00_AXI_inst/PG2/pwm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/pwm_gen_v2_0_S00_AXI_inst/PG2/pwm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element inst/pwm_gen_v2_0_S00_AXI_inst/PG2/pwm_cnt_reg was removed.  [c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ipshared/b657/src/pwm_gen.v:16]
WARNING: [Synth 8-3331] design system_pwm_gen_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_pwm_gen_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_pwm_gen_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_pwm_gen_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_pwm_gen_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_pwm_gen_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/pwm_gen_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/pwm_gen_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pwm_gen_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/pwm_gen_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/pwm_gen_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pwm_gen_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/pwm_gen_v2_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_pwm_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pwm_gen_v2_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_pwm_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pwm_gen_v2_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_pwm_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pwm_gen_v2_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_pwm_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pwm_gen_v2_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_pwm_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pwm_gen_v2_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_pwm_gen_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 743.816 ; gain = 500.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 747.824 ; gain = 504.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 748.125 ; gain = 505.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 769.441 ; gain = 526.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 769.441 ; gain = 526.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 769.441 ; gain = 526.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 769.441 ; gain = 526.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 769.441 ; gain = 526.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 769.441 ; gain = 526.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 769.441 ; gain = 526.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |    33|
|3     |LUT2   |    34|
|4     |LUT3   |     1|
|5     |LUT4   |    28|
|6     |LUT5   |     4|
|7     |LUT6   |    57|
|8     |FDCE   |    32|
|9     |FDPE   |     1|
|10    |FDRE   |   169|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   382|
|2     |  inst                        |pwm_gen_v2_0         |   382|
|3     |    pwm_gen_v2_0_S00_AXI_inst |pwm_gen_v2_0_S00_AXI |   382|
|4     |      PG2                     |pwm_gen              |   151|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 769.441 ; gain = 526.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 769.441 ; gain = 179.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 769.441 ; gain = 526.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 769.441 ; gain = 537.793
INFO: [Common 17-1381] The checkpoint 'C:/2014104101/pwm_test_4/pwm_test_4.runs/system_pwm_gen_0_0_synth_1/system_pwm_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/2014104101/pwm_test_4/pwm_test_4.srcs/sources_1/bd/system/ip/system_pwm_gen_0_0/system_pwm_gen_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/2014104101/pwm_test_4/pwm_test_4.runs/system_pwm_gen_0_0_synth_1/system_pwm_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_pwm_gen_0_0_utilization_synth.rpt -pb system_pwm_gen_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 769.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 18:37:13 2019...
