
Test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005668  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08005818  08005818  00015818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aa0  08005aa0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005aa0  08005aa0  00015aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005aa8  08005aa8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005aa8  08005aa8  00015aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005aac  08005aac  00015aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005ab0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000007ec  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000085c  2000085c  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011107  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021d1  00000000  00000000  000311a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d38  00000000  00000000  00033378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c60  00000000  00000000  000340b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026180  00000000  00000000  00034d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f1ff  00000000  00000000  0005ae90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3fd5  00000000  00000000  0006a08f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014e064  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000043ac  00000000  00000000  0014e0b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005800 	.word	0x08005800

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08005800 	.word	0x08005800

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08a      	sub	sp, #40	; 0x28
 8000598:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	char time[14];
	//char date[30];
	bool timeset = false;
 800059a:	2300      	movs	r3, #0
 800059c:	77fb      	strb	r3, [r7, #31]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059e:	f000 fdd7 	bl	8001150 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a2:	f000 f861 	bl	8000668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a6:	f000 f9cb 	bl	8000940 <MX_GPIO_Init>
  MX_ETH_Init();
 80005aa:	f000 f8c9 	bl	8000740 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80005ae:	f000 f96f 	bl	8000890 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005b2:	f000 f997 	bl	80008e4 <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 80005b6:	f000 f911 	bl	80007dc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  while(!timeset){
 80005ba:	e01b      	b.n	80005f4 <main+0x60>
	  if (HAL_UART_Receive(&huart3, (uint8_t *) currentTime, sizeof(currentTime), 1000) == HAL_OK){
 80005bc:	1d39      	adds	r1, r7, #4
 80005be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005c2:	2209      	movs	r2, #9
 80005c4:	4821      	ldr	r0, [pc, #132]	; (800064c <main+0xb8>)
 80005c6:	f002 ff98 	bl	80034fa <HAL_UART_Receive>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d111      	bne.n	80005f4 <main+0x60>
		  if (currentTime[8]=='*'){
 80005d0:	7b3b      	ldrb	r3, [r7, #12]
 80005d2:	2b2a      	cmp	r3, #42	; 0x2a
 80005d4:	d10e      	bne.n	80005f4 <main+0x60>
			  //Time Correctly recorded
			  currentTime[8]='\0';
 80005d6:	2300      	movs	r3, #0
 80005d8:	733b      	strb	r3, [r7, #12]
			  setRTCTime(currentTime);
 80005da:	1d3b      	adds	r3, r7, #4
 80005dc:	4618      	mov	r0, r3
 80005de:	f000 fa5d 	bl	8000a9c <setRTCTime>
			  HAL_UART_Transmit(&huart3, (uint8_t *)"set\n", sizeof((uint8_t *)"set"), 100);
 80005e2:	2364      	movs	r3, #100	; 0x64
 80005e4:	2204      	movs	r2, #4
 80005e6:	491a      	ldr	r1, [pc, #104]	; (8000650 <main+0xbc>)
 80005e8:	4818      	ldr	r0, [pc, #96]	; (800064c <main+0xb8>)
 80005ea:	f002 fef4 	bl	80033d6 <HAL_UART_Transmit>
			  timeset = true;
 80005ee:	2301      	movs	r3, #1
 80005f0:	77fb      	strb	r3, [r7, #31]
			  break;
 80005f2:	e002      	b.n	80005fa <main+0x66>
  while(!timeset){
 80005f4:	7ffb      	ldrb	r3, [r7, #31]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0e0      	beq.n	80005bc <main+0x28>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //NEED TO GET BOTH DATE AND TIME,
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80005fa:	2200      	movs	r2, #0
 80005fc:	4915      	ldr	r1, [pc, #84]	; (8000654 <main+0xc0>)
 80005fe:	4816      	ldr	r0, [pc, #88]	; (8000658 <main+0xc4>)
 8000600:	f002 fcae 	bl	8002f60 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000604:	2200      	movs	r2, #0
 8000606:	4915      	ldr	r1, [pc, #84]	; (800065c <main+0xc8>)
 8000608:	4813      	ldr	r0, [pc, #76]	; (8000658 <main+0xc4>)
 800060a:	f002 fd8b 	bl	8003124 <HAL_RTC_GetDate>

	  sprintf(time, "Time:%02d:%02d:%02d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 800060e:	4b11      	ldr	r3, [pc, #68]	; (8000654 <main+0xc0>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	461a      	mov	r2, r3
 8000614:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <main+0xc0>)
 8000616:	785b      	ldrb	r3, [r3, #1]
 8000618:	4619      	mov	r1, r3
 800061a:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <main+0xc0>)
 800061c:	789b      	ldrb	r3, [r3, #2]
 800061e:	f107 0010 	add.w	r0, r7, #16
 8000622:	9300      	str	r3, [sp, #0]
 8000624:	460b      	mov	r3, r1
 8000626:	490e      	ldr	r1, [pc, #56]	; (8000660 <main+0xcc>)
 8000628:	f003 fe24 	bl	8004274 <siprintf>

	  HAL_UART_Transmit(&huart3, (uint8_t *) time, sizeof(time), 100);
 800062c:	f107 0110 	add.w	r1, r7, #16
 8000630:	2364      	movs	r3, #100	; 0x64
 8000632:	220e      	movs	r2, #14
 8000634:	4805      	ldr	r0, [pc, #20]	; (800064c <main+0xb8>)
 8000636:	f002 fece 	bl	80033d6 <HAL_UART_Transmit>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 800063a:	2180      	movs	r1, #128	; 0x80
 800063c:	4809      	ldr	r0, [pc, #36]	; (8000664 <main+0xd0>)
 800063e:	f001 fbf0 	bl	8001e22 <HAL_GPIO_TogglePin>
	 HAL_Delay(2000);
 8000642:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000646:	f000 fdf5 	bl	8001234 <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800064a:	e7d6      	b.n	80005fa <main+0x66>
 800064c:	200002d4 	.word	0x200002d4
 8000650:	08005818 	.word	0x08005818
 8000654:	20000824 	.word	0x20000824
 8000658:	200002b4 	.word	0x200002b4
 800065c:	20000838 	.word	0x20000838
 8000660:	08005820 	.word	0x08005820
 8000664:	40020400 	.word	0x40020400

08000668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b094      	sub	sp, #80	; 0x50
 800066c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066e:	f107 0320 	add.w	r3, r7, #32
 8000672:	2230      	movs	r2, #48	; 0x30
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f003 fdf4 	bl	8004264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067c:	f107 030c 	add.w	r3, r7, #12
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
 800068a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800068c:	2300      	movs	r3, #0
 800068e:	60bb      	str	r3, [r7, #8]
 8000690:	4b29      	ldr	r3, [pc, #164]	; (8000738 <SystemClock_Config+0xd0>)
 8000692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000694:	4a28      	ldr	r2, [pc, #160]	; (8000738 <SystemClock_Config+0xd0>)
 8000696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800069a:	6413      	str	r3, [r2, #64]	; 0x40
 800069c:	4b26      	ldr	r3, [pc, #152]	; (8000738 <SystemClock_Config+0xd0>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006a4:	60bb      	str	r3, [r7, #8]
 80006a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a8:	2300      	movs	r3, #0
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	4b23      	ldr	r3, [pc, #140]	; (800073c <SystemClock_Config+0xd4>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a22      	ldr	r2, [pc, #136]	; (800073c <SystemClock_Config+0xd4>)
 80006b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006b6:	6013      	str	r3, [r2, #0]
 80006b8:	4b20      	ldr	r3, [pc, #128]	; (800073c <SystemClock_Config+0xd4>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80006c4:	2305      	movs	r3, #5
 80006c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006c8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006ce:	2301      	movs	r3, #1
 80006d0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d2:	2302      	movs	r3, #2
 80006d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006dc:	2304      	movs	r3, #4
 80006de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006e0:	23a8      	movs	r3, #168	; 0xa8
 80006e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e4:	2302      	movs	r3, #2
 80006e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006e8:	2307      	movs	r3, #7
 80006ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ec:	f107 0320 	add.w	r3, r7, #32
 80006f0:	4618      	mov	r0, r3
 80006f2:	f001 fccd 	bl	8002090 <HAL_RCC_OscConfig>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006fc:	f000 fa3c 	bl	8000b78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000700:	230f      	movs	r3, #15
 8000702:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000704:	2302      	movs	r3, #2
 8000706:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800070c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000710:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000712:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000716:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000718:	f107 030c 	add.w	r3, r7, #12
 800071c:	2105      	movs	r1, #5
 800071e:	4618      	mov	r0, r3
 8000720:	f001 ff2e 	bl	8002580 <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800072a:	f000 fa25 	bl	8000b78 <Error_Handler>
  }
}
 800072e:	bf00      	nop
 8000730:	3750      	adds	r7, #80	; 0x50
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800
 800073c:	40007000 	.word	0x40007000

08000740 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000744:	4b1f      	ldr	r3, [pc, #124]	; (80007c4 <MX_ETH_Init+0x84>)
 8000746:	4a20      	ldr	r2, [pc, #128]	; (80007c8 <MX_ETH_Init+0x88>)
 8000748:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800074a:	4b20      	ldr	r3, [pc, #128]	; (80007cc <MX_ETH_Init+0x8c>)
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000750:	4b1e      	ldr	r3, [pc, #120]	; (80007cc <MX_ETH_Init+0x8c>)
 8000752:	2280      	movs	r2, #128	; 0x80
 8000754:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000756:	4b1d      	ldr	r3, [pc, #116]	; (80007cc <MX_ETH_Init+0x8c>)
 8000758:	22e1      	movs	r2, #225	; 0xe1
 800075a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800075c:	4b1b      	ldr	r3, [pc, #108]	; (80007cc <MX_ETH_Init+0x8c>)
 800075e:	2200      	movs	r2, #0
 8000760:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000762:	4b1a      	ldr	r3, [pc, #104]	; (80007cc <MX_ETH_Init+0x8c>)
 8000764:	2200      	movs	r2, #0
 8000766:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000768:	4b18      	ldr	r3, [pc, #96]	; (80007cc <MX_ETH_Init+0x8c>)
 800076a:	2200      	movs	r2, #0
 800076c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800076e:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <MX_ETH_Init+0x84>)
 8000770:	4a16      	ldr	r2, [pc, #88]	; (80007cc <MX_ETH_Init+0x8c>)
 8000772:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000774:	4b13      	ldr	r3, [pc, #76]	; (80007c4 <MX_ETH_Init+0x84>)
 8000776:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800077a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800077c:	4b11      	ldr	r3, [pc, #68]	; (80007c4 <MX_ETH_Init+0x84>)
 800077e:	4a14      	ldr	r2, [pc, #80]	; (80007d0 <MX_ETH_Init+0x90>)
 8000780:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000782:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <MX_ETH_Init+0x84>)
 8000784:	4a13      	ldr	r2, [pc, #76]	; (80007d4 <MX_ETH_Init+0x94>)
 8000786:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000788:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <MX_ETH_Init+0x84>)
 800078a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800078e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000790:	480c      	ldr	r0, [pc, #48]	; (80007c4 <MX_ETH_Init+0x84>)
 8000792:	f000 fe59 	bl	8001448 <HAL_ETH_Init>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800079c:	f000 f9ec 	bl	8000b78 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80007a0:	2238      	movs	r2, #56	; 0x38
 80007a2:	2100      	movs	r1, #0
 80007a4:	480c      	ldr	r0, [pc, #48]	; (80007d8 <MX_ETH_Init+0x98>)
 80007a6:	f003 fd5d 	bl	8004264 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80007aa:	4b0b      	ldr	r3, [pc, #44]	; (80007d8 <MX_ETH_Init+0x98>)
 80007ac:	2221      	movs	r2, #33	; 0x21
 80007ae:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80007b0:	4b09      	ldr	r3, [pc, #36]	; (80007d8 <MX_ETH_Init+0x98>)
 80007b2:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80007b6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80007b8:	4b07      	ldr	r3, [pc, #28]	; (80007d8 <MX_ETH_Init+0x98>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	20000204 	.word	0x20000204
 80007c8:	40028000 	.word	0x40028000
 80007cc:	2000083c 	.word	0x2000083c
 80007d0:	20000164 	.word	0x20000164
 80007d4:	200000c4 	.word	0x200000c4
 80007d8:	2000008c 	.word	0x2000008c

080007dc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
 80007ee:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80007f0:	2300      	movs	r3, #0
 80007f2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80007f4:	4b24      	ldr	r3, [pc, #144]	; (8000888 <MX_RTC_Init+0xac>)
 80007f6:	4a25      	ldr	r2, [pc, #148]	; (800088c <MX_RTC_Init+0xb0>)
 80007f8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80007fa:	4b23      	ldr	r3, [pc, #140]	; (8000888 <MX_RTC_Init+0xac>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000800:	4b21      	ldr	r3, [pc, #132]	; (8000888 <MX_RTC_Init+0xac>)
 8000802:	227f      	movs	r2, #127	; 0x7f
 8000804:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000806:	4b20      	ldr	r3, [pc, #128]	; (8000888 <MX_RTC_Init+0xac>)
 8000808:	22ff      	movs	r2, #255	; 0xff
 800080a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800080c:	4b1e      	ldr	r3, [pc, #120]	; (8000888 <MX_RTC_Init+0xac>)
 800080e:	2200      	movs	r2, #0
 8000810:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000812:	4b1d      	ldr	r3, [pc, #116]	; (8000888 <MX_RTC_Init+0xac>)
 8000814:	2200      	movs	r2, #0
 8000816:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000818:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <MX_RTC_Init+0xac>)
 800081a:	2200      	movs	r2, #0
 800081c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800081e:	481a      	ldr	r0, [pc, #104]	; (8000888 <MX_RTC_Init+0xac>)
 8000820:	f002 fa8e 	bl	8002d40 <HAL_RTC_Init>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800082a:	f000 f9a5 	bl	8000b78 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800082e:	2300      	movs	r3, #0
 8000830:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000832:	2300      	movs	r3, #0
 8000834:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000836:	2300      	movs	r3, #0
 8000838:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800083e:	2300      	movs	r3, #0
 8000840:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	2201      	movs	r2, #1
 8000846:	4619      	mov	r1, r3
 8000848:	480f      	ldr	r0, [pc, #60]	; (8000888 <MX_RTC_Init+0xac>)
 800084a:	f002 faef 	bl	8002e2c <HAL_RTC_SetTime>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000854:	f000 f990 	bl	8000b78 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000858:	2301      	movs	r3, #1
 800085a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800085c:	2301      	movs	r3, #1
 800085e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000860:	2301      	movs	r3, #1
 8000862:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000864:	2300      	movs	r3, #0
 8000866:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000868:	463b      	mov	r3, r7
 800086a:	2201      	movs	r2, #1
 800086c:	4619      	mov	r1, r3
 800086e:	4806      	ldr	r0, [pc, #24]	; (8000888 <MX_RTC_Init+0xac>)
 8000870:	f002 fbd4 	bl	800301c <HAL_RTC_SetDate>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800087a:	f000 f97d 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	3718      	adds	r7, #24
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200002b4 	.word	0x200002b4
 800088c:	40002800 	.word	0x40002800

08000890 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000894:	4b11      	ldr	r3, [pc, #68]	; (80008dc <MX_USART3_UART_Init+0x4c>)
 8000896:	4a12      	ldr	r2, [pc, #72]	; (80008e0 <MX_USART3_UART_Init+0x50>)
 8000898:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800089a:	4b10      	ldr	r3, [pc, #64]	; (80008dc <MX_USART3_UART_Init+0x4c>)
 800089c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80008a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	; (80008dc <MX_USART3_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	; (80008dc <MX_USART3_UART_Init+0x4c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	; (80008dc <MX_USART3_UART_Init+0x4c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008b4:	4b09      	ldr	r3, [pc, #36]	; (80008dc <MX_USART3_UART_Init+0x4c>)
 80008b6:	220c      	movs	r2, #12
 80008b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ba:	4b08      	ldr	r3, [pc, #32]	; (80008dc <MX_USART3_UART_Init+0x4c>)
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c0:	4b06      	ldr	r3, [pc, #24]	; (80008dc <MX_USART3_UART_Init+0x4c>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008c6:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_USART3_UART_Init+0x4c>)
 80008c8:	f002 fd38 	bl	800333c <HAL_UART_Init>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80008d2:	f000 f951 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	200002d4 	.word	0x200002d4
 80008e0:	40004800 	.word	0x40004800

080008e4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80008e8:	4b14      	ldr	r3, [pc, #80]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80008ee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008f2:	2204      	movs	r2, #4
 80008f4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008f6:	4b11      	ldr	r3, [pc, #68]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008f8:	2202      	movs	r2, #2
 80008fa:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80008fc:	4b0f      	ldr	r3, [pc, #60]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000902:	4b0e      	ldr	r3, [pc, #56]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000904:	2202      	movs	r2, #2
 8000906:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000908:	4b0c      	ldr	r3, [pc, #48]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800090a:	2201      	movs	r2, #1
 800090c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800090e:	4b0b      	ldr	r3, [pc, #44]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000910:	2200      	movs	r2, #0
 8000912:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000914:	4b09      	ldr	r3, [pc, #36]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000916:	2200      	movs	r2, #0
 8000918:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800091a:	4b08      	ldr	r3, [pc, #32]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800091c:	2201      	movs	r2, #1
 800091e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000920:	4b06      	ldr	r3, [pc, #24]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000922:	2200      	movs	r2, #0
 8000924:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000926:	4805      	ldr	r0, [pc, #20]	; (800093c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000928:	f001 fa95 	bl	8001e56 <HAL_PCD_Init>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000932:	f000 f921 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000318 	.word	0x20000318

08000940 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08c      	sub	sp, #48	; 0x30
 8000944:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000946:	f107 031c 	add.w	r3, r7, #28
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]
 8000952:	60da      	str	r2, [r3, #12]
 8000954:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	61bb      	str	r3, [r7, #24]
 800095a:	4b4c      	ldr	r3, [pc, #304]	; (8000a8c <MX_GPIO_Init+0x14c>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	4a4b      	ldr	r2, [pc, #300]	; (8000a8c <MX_GPIO_Init+0x14c>)
 8000960:	f043 0304 	orr.w	r3, r3, #4
 8000964:	6313      	str	r3, [r2, #48]	; 0x30
 8000966:	4b49      	ldr	r3, [pc, #292]	; (8000a8c <MX_GPIO_Init+0x14c>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	f003 0304 	and.w	r3, r3, #4
 800096e:	61bb      	str	r3, [r7, #24]
 8000970:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]
 8000976:	4b45      	ldr	r3, [pc, #276]	; (8000a8c <MX_GPIO_Init+0x14c>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a44      	ldr	r2, [pc, #272]	; (8000a8c <MX_GPIO_Init+0x14c>)
 800097c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b42      	ldr	r3, [pc, #264]	; (8000a8c <MX_GPIO_Init+0x14c>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800098a:	617b      	str	r3, [r7, #20]
 800098c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	613b      	str	r3, [r7, #16]
 8000992:	4b3e      	ldr	r3, [pc, #248]	; (8000a8c <MX_GPIO_Init+0x14c>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a3d      	ldr	r2, [pc, #244]	; (8000a8c <MX_GPIO_Init+0x14c>)
 8000998:	f043 0301 	orr.w	r3, r3, #1
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b3b      	ldr	r3, [pc, #236]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	4b37      	ldr	r3, [pc, #220]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a36      	ldr	r2, [pc, #216]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b34      	ldr	r3, [pc, #208]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0302 	and.w	r3, r3, #2
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	4b30      	ldr	r3, [pc, #192]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a2f      	ldr	r2, [pc, #188]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009d0:	f043 0308 	orr.w	r3, r3, #8
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b2d      	ldr	r3, [pc, #180]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0308 	and.w	r3, r3, #8
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	4b29      	ldr	r3, [pc, #164]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	4a28      	ldr	r2, [pc, #160]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009f0:	6313      	str	r3, [r2, #48]	; 0x30
 80009f2:	4b26      	ldr	r3, [pc, #152]	; (8000a8c <MX_GPIO_Init+0x14c>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	f244 0181 	movw	r1, #16513	; 0x4081
 8000a04:	4822      	ldr	r0, [pc, #136]	; (8000a90 <MX_GPIO_Init+0x150>)
 8000a06:	f001 f9f3 	bl	8001df0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	2140      	movs	r1, #64	; 0x40
 8000a0e:	4821      	ldr	r0, [pc, #132]	; (8000a94 <MX_GPIO_Init+0x154>)
 8000a10:	f001 f9ee 	bl	8001df0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a1a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a24:	f107 031c 	add.w	r3, r7, #28
 8000a28:	4619      	mov	r1, r3
 8000a2a:	481b      	ldr	r0, [pc, #108]	; (8000a98 <MX_GPIO_Init+0x158>)
 8000a2c:	f001 f834 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a30:	f244 0381 	movw	r3, #16513	; 0x4081
 8000a34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a36:	2301      	movs	r3, #1
 8000a38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a42:	f107 031c 	add.w	r3, r7, #28
 8000a46:	4619      	mov	r1, r3
 8000a48:	4811      	ldr	r0, [pc, #68]	; (8000a90 <MX_GPIO_Init+0x150>)
 8000a4a:	f001 f825 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a4e:	2340      	movs	r3, #64	; 0x40
 8000a50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a52:	2301      	movs	r3, #1
 8000a54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	2300      	movs	r3, #0
 8000a58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a5e:	f107 031c 	add.w	r3, r7, #28
 8000a62:	4619      	mov	r1, r3
 8000a64:	480b      	ldr	r0, [pc, #44]	; (8000a94 <MX_GPIO_Init+0x154>)
 8000a66:	f001 f817 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a6a:	2380      	movs	r3, #128	; 0x80
 8000a6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a76:	f107 031c 	add.w	r3, r7, #28
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4805      	ldr	r0, [pc, #20]	; (8000a94 <MX_GPIO_Init+0x154>)
 8000a7e:	f001 f80b 	bl	8001a98 <HAL_GPIO_Init>

}
 8000a82:	bf00      	nop
 8000a84:	3730      	adds	r7, #48	; 0x30
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	40020400 	.word	0x40020400
 8000a94:	40021800 	.word	0x40021800
 8000a98:	40020800 	.word	0x40020800

08000a9c <setRTCTime>:
 * @brief Set Initial RTC Values
 * @retval None
 */

static void setRTCTime(char* inputTime)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b088      	sub	sp, #32
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	char *delim = ":";
 8000aa4:	4b30      	ldr	r3, [pc, #192]	; (8000b68 <setRTCTime+0xcc>)
 8000aa6:	61fb      	str	r3, [r7, #28]
	char hours[] ="00";
 8000aa8:	4a30      	ldr	r2, [pc, #192]	; (8000b6c <setRTCTime+0xd0>)
 8000aaa:	f107 0314 	add.w	r3, r7, #20
 8000aae:	6812      	ldr	r2, [r2, #0]
 8000ab0:	4611      	mov	r1, r2
 8000ab2:	8019      	strh	r1, [r3, #0]
 8000ab4:	3302      	adds	r3, #2
 8000ab6:	0c12      	lsrs	r2, r2, #16
 8000ab8:	701a      	strb	r2, [r3, #0]
	char minutes[]="00";
 8000aba:	4a2c      	ldr	r2, [pc, #176]	; (8000b6c <setRTCTime+0xd0>)
 8000abc:	f107 0310 	add.w	r3, r7, #16
 8000ac0:	6812      	ldr	r2, [r2, #0]
 8000ac2:	4611      	mov	r1, r2
 8000ac4:	8019      	strh	r1, [r3, #0]
 8000ac6:	3302      	adds	r3, #2
 8000ac8:	0c12      	lsrs	r2, r2, #16
 8000aca:	701a      	strb	r2, [r3, #0]
	char seconds[]="00";
 8000acc:	4a27      	ldr	r2, [pc, #156]	; (8000b6c <setRTCTime+0xd0>)
 8000ace:	f107 030c 	add.w	r3, r7, #12
 8000ad2:	6812      	ldr	r2, [r2, #0]
 8000ad4:	4611      	mov	r1, r2
 8000ad6:	8019      	strh	r1, [r3, #0]
 8000ad8:	3302      	adds	r3, #2
 8000ada:	0c12      	lsrs	r2, r2, #16
 8000adc:	701a      	strb	r2, [r3, #0]

	char *token = strtok(inputTime, delim);
 8000ade:	69f9      	ldr	r1, [r7, #28]
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f003 fbef 	bl	80042c4 <strtok>
 8000ae6:	61b8      	str	r0, [r7, #24]
	strcpy(hours, token);
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	69b9      	ldr	r1, [r7, #24]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f003 fbe0 	bl	80042b4 <strcpy>
	token = strtok(NULL, delim);
 8000af4:	69f9      	ldr	r1, [r7, #28]
 8000af6:	2000      	movs	r0, #0
 8000af8:	f003 fbe4 	bl	80042c4 <strtok>
 8000afc:	61b8      	str	r0, [r7, #24]
	strcpy(minutes, token);
 8000afe:	f107 0310 	add.w	r3, r7, #16
 8000b02:	69b9      	ldr	r1, [r7, #24]
 8000b04:	4618      	mov	r0, r3
 8000b06:	f003 fbd5 	bl	80042b4 <strcpy>
	token = strtok(NULL, delim);
 8000b0a:	69f9      	ldr	r1, [r7, #28]
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	f003 fbd9 	bl	80042c4 <strtok>
 8000b12:	61b8      	str	r0, [r7, #24]
	strcpy(seconds, token);
 8000b14:	f107 030c 	add.w	r3, r7, #12
 8000b18:	69b9      	ldr	r1, [r7, #24]
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f003 fbca 	bl	80042b4 <strcpy>
	sTime.Hours = (uint8_t)atoi(hours);
 8000b20:	f107 0314 	add.w	r3, r7, #20
 8000b24:	4618      	mov	r0, r3
 8000b26:	f003 fb6f 	bl	8004208 <atoi>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	b2da      	uxtb	r2, r3
 8000b2e:	4b10      	ldr	r3, [pc, #64]	; (8000b70 <setRTCTime+0xd4>)
 8000b30:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = (uint8_t)(uint8_t)atoi(minutes);
 8000b32:	f107 0310 	add.w	r3, r7, #16
 8000b36:	4618      	mov	r0, r3
 8000b38:	f003 fb66 	bl	8004208 <atoi>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <setRTCTime+0xd4>)
 8000b42:	705a      	strb	r2, [r3, #1]
	sTime.Seconds = (uint8_t)(uint8_t)atoi(seconds);
 8000b44:	f107 030c 	add.w	r3, r7, #12
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f003 fb5d 	bl	8004208 <atoi>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	b2da      	uxtb	r2, r3
 8000b52:	4b07      	ldr	r3, [pc, #28]	; (8000b70 <setRTCTime+0xd4>)
 8000b54:	709a      	strb	r2, [r3, #2]
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000b56:	2200      	movs	r2, #0
 8000b58:	4905      	ldr	r1, [pc, #20]	; (8000b70 <setRTCTime+0xd4>)
 8000b5a:	4806      	ldr	r0, [pc, #24]	; (8000b74 <setRTCTime+0xd8>)
 8000b5c:	f002 f966 	bl	8002e2c <HAL_RTC_SetTime>

}
 8000b60:	bf00      	nop
 8000b62:	3720      	adds	r7, #32
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	08005838 	.word	0x08005838
 8000b6c:	0800583c 	.word	0x0800583c
 8000b70:	20000824 	.word	0x20000824
 8000b74:	200002b4 	.word	0x200002b4

08000b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b7c:	b672      	cpsid	i
}
 8000b7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <Error_Handler+0x8>
	...

08000b84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	607b      	str	r3, [r7, #4]
 8000b8e:	4b10      	ldr	r3, [pc, #64]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b92:	4a0f      	ldr	r2, [pc, #60]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000b94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b98:	6453      	str	r3, [r2, #68]	; 0x44
 8000b9a:	4b0d      	ldr	r3, [pc, #52]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	603b      	str	r3, [r7, #0]
 8000baa:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bae:	4a08      	ldr	r2, [pc, #32]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000bb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bb4:	6413      	str	r3, [r2, #64]	; 0x40
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bbe:	603b      	str	r3, [r7, #0]
 8000bc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	40023800 	.word	0x40023800

08000bd4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08e      	sub	sp, #56	; 0x38
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a55      	ldr	r2, [pc, #340]	; (8000d48 <HAL_ETH_MspInit+0x174>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	f040 80a4 	bne.w	8000d40 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	623b      	str	r3, [r7, #32]
 8000bfc:	4b53      	ldr	r3, [pc, #332]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c00:	4a52      	ldr	r2, [pc, #328]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c06:	6313      	str	r3, [r2, #48]	; 0x30
 8000c08:	4b50      	ldr	r3, [pc, #320]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c10:	623b      	str	r3, [r7, #32]
 8000c12:	6a3b      	ldr	r3, [r7, #32]
 8000c14:	2300      	movs	r3, #0
 8000c16:	61fb      	str	r3, [r7, #28]
 8000c18:	4b4c      	ldr	r3, [pc, #304]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1c:	4a4b      	ldr	r2, [pc, #300]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c1e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c22:	6313      	str	r3, [r2, #48]	; 0x30
 8000c24:	4b49      	ldr	r3, [pc, #292]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c2c:	61fb      	str	r3, [r7, #28]
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	2300      	movs	r3, #0
 8000c32:	61bb      	str	r3, [r7, #24]
 8000c34:	4b45      	ldr	r3, [pc, #276]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c38:	4a44      	ldr	r2, [pc, #272]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000c3e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c40:	4b42      	ldr	r3, [pc, #264]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c48:	61bb      	str	r3, [r7, #24]
 8000c4a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	617b      	str	r3, [r7, #20]
 8000c50:	4b3e      	ldr	r3, [pc, #248]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c54:	4a3d      	ldr	r2, [pc, #244]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c56:	f043 0304 	orr.w	r3, r3, #4
 8000c5a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5c:	4b3b      	ldr	r3, [pc, #236]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c60:	f003 0304 	and.w	r3, r3, #4
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c68:	2300      	movs	r3, #0
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	4b37      	ldr	r3, [pc, #220]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c70:	4a36      	ldr	r2, [pc, #216]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c72:	f043 0301 	orr.w	r3, r3, #1
 8000c76:	6313      	str	r3, [r2, #48]	; 0x30
 8000c78:	4b34      	ldr	r3, [pc, #208]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7c:	f003 0301 	and.w	r3, r3, #1
 8000c80:	613b      	str	r3, [r7, #16]
 8000c82:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	4b30      	ldr	r3, [pc, #192]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8c:	4a2f      	ldr	r2, [pc, #188]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c8e:	f043 0302 	orr.w	r3, r3, #2
 8000c92:	6313      	str	r3, [r2, #48]	; 0x30
 8000c94:	4b2d      	ldr	r3, [pc, #180]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c98:	f003 0302 	and.w	r3, r3, #2
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60bb      	str	r3, [r7, #8]
 8000ca4:	4b29      	ldr	r3, [pc, #164]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca8:	4a28      	ldr	r2, [pc, #160]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000caa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cae:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb0:	4b26      	ldr	r3, [pc, #152]	; (8000d4c <HAL_ETH_MspInit+0x178>)
 8000cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cb8:	60bb      	str	r3, [r7, #8]
 8000cba:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000cbc:	2332      	movs	r3, #50	; 0x32
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc8:	2303      	movs	r3, #3
 8000cca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ccc:	230b      	movs	r3, #11
 8000cce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	481e      	ldr	r0, [pc, #120]	; (8000d50 <HAL_ETH_MspInit+0x17c>)
 8000cd8:	f000 fede 	bl	8001a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000cdc:	2386      	movs	r3, #134	; 0x86
 8000cde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cec:	230b      	movs	r3, #11
 8000cee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4817      	ldr	r0, [pc, #92]	; (8000d54 <HAL_ETH_MspInit+0x180>)
 8000cf8:	f000 fece 	bl	8001a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000cfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d02:	2302      	movs	r3, #2
 8000d04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d0e:	230b      	movs	r3, #11
 8000d10:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d16:	4619      	mov	r1, r3
 8000d18:	480f      	ldr	r0, [pc, #60]	; (8000d58 <HAL_ETH_MspInit+0x184>)
 8000d1a:	f000 febd 	bl	8001a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000d1e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d24:	2302      	movs	r3, #2
 8000d26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d30:	230b      	movs	r3, #11
 8000d32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4808      	ldr	r0, [pc, #32]	; (8000d5c <HAL_ETH_MspInit+0x188>)
 8000d3c:	f000 feac 	bl	8001a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000d40:	bf00      	nop
 8000d42:	3738      	adds	r7, #56	; 0x38
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40028000 	.word	0x40028000
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40020800 	.word	0x40020800
 8000d54:	40020000 	.word	0x40020000
 8000d58:	40020400 	.word	0x40020400
 8000d5c:	40021800 	.word	0x40021800

08000d60 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08e      	sub	sp, #56	; 0x38
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d68:	f107 0308 	add.w	r3, r7, #8
 8000d6c:	2230      	movs	r2, #48	; 0x30
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4618      	mov	r0, r3
 8000d72:	f003 fa77 	bl	8004264 <memset>
  if(hrtc->Instance==RTC)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a0c      	ldr	r2, [pc, #48]	; (8000dac <HAL_RTC_MspInit+0x4c>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d111      	bne.n	8000da4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d80:	2320      	movs	r3, #32
 8000d82:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000d84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d88:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d8a:	f107 0308 	add.w	r3, r7, #8
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f001 fe16 	bl	80029c0 <HAL_RCCEx_PeriphCLKConfig>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000d9a:	f7ff feed 	bl	8000b78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d9e:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <HAL_RTC_MspInit+0x50>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000da4:	bf00      	nop
 8000da6:	3738      	adds	r7, #56	; 0x38
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40002800 	.word	0x40002800
 8000db0:	42470e3c 	.word	0x42470e3c

08000db4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a19      	ldr	r2, [pc, #100]	; (8000e38 <HAL_UART_MspInit+0x84>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d12c      	bne.n	8000e30 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	613b      	str	r3, [r7, #16]
 8000dda:	4b18      	ldr	r3, [pc, #96]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dde:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000de0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000de4:	6413      	str	r3, [r2, #64]	; 0x40
 8000de6:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	4a10      	ldr	r2, [pc, #64]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000dfc:	f043 0308 	orr.w	r3, r3, #8
 8000e00:	6313      	str	r3, [r2, #48]	; 0x30
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <HAL_UART_MspInit+0x88>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	f003 0308 	and.w	r3, r3, #8
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000e0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e20:	2307      	movs	r3, #7
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4805      	ldr	r0, [pc, #20]	; (8000e40 <HAL_UART_MspInit+0x8c>)
 8000e2c:	f000 fe34 	bl	8001a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e30:	bf00      	nop
 8000e32:	3728      	adds	r7, #40	; 0x28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40004800 	.word	0x40004800
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	40020c00 	.word	0x40020c00

08000e44 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08a      	sub	sp, #40	; 0x28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e64:	d13f      	bne.n	8000ee6 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]
 8000e6a:	4b21      	ldr	r3, [pc, #132]	; (8000ef0 <HAL_PCD_MspInit+0xac>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6e:	4a20      	ldr	r2, [pc, #128]	; (8000ef0 <HAL_PCD_MspInit+0xac>)
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	6313      	str	r3, [r2, #48]	; 0x30
 8000e76:	4b1e      	ldr	r3, [pc, #120]	; (8000ef0 <HAL_PCD_MspInit+0xac>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	613b      	str	r3, [r7, #16]
 8000e80:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000e82:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000e86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e90:	2303      	movs	r3, #3
 8000e92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e94:	230a      	movs	r3, #10
 8000e96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4815      	ldr	r0, [pc, #84]	; (8000ef4 <HAL_PCD_MspInit+0xb0>)
 8000ea0:	f000 fdfa 	bl	8001a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000ea4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000eb2:	f107 0314 	add.w	r3, r7, #20
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	480e      	ldr	r0, [pc, #56]	; (8000ef4 <HAL_PCD_MspInit+0xb0>)
 8000eba:	f000 fded 	bl	8001a98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <HAL_PCD_MspInit+0xac>)
 8000ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec2:	4a0b      	ldr	r2, [pc, #44]	; (8000ef0 <HAL_PCD_MspInit+0xac>)
 8000ec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ec8:	6353      	str	r3, [r2, #52]	; 0x34
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	4b08      	ldr	r3, [pc, #32]	; (8000ef0 <HAL_PCD_MspInit+0xac>)
 8000ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed2:	4a07      	ldr	r2, [pc, #28]	; (8000ef0 <HAL_PCD_MspInit+0xac>)
 8000ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eda:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <HAL_PCD_MspInit+0xac>)
 8000edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000ee6:	bf00      	nop
 8000ee8:	3728      	adds	r7, #40	; 0x28
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40020000 	.word	0x40020000

08000ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000efc:	e7fe      	b.n	8000efc <NMI_Handler+0x4>

08000efe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f02:	e7fe      	b.n	8000f02 <HardFault_Handler+0x4>

08000f04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f08:	e7fe      	b.n	8000f08 <MemManage_Handler+0x4>

08000f0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f0e:	e7fe      	b.n	8000f0e <BusFault_Handler+0x4>

08000f10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f14:	e7fe      	b.n	8000f14 <UsageFault_Handler+0x4>

08000f16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f16:	b480      	push	{r7}
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f44:	f000 f956 	bl	80011f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f48:	bf00      	nop
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  return 1;
 8000f50:	2301      	movs	r3, #1
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <_kill>:

int _kill(int pid, int sig)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f66:	f003 f953 	bl	8004210 <__errno>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2216      	movs	r2, #22
 8000f6e:	601a      	str	r2, [r3, #0]
  return -1;
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <_exit>:

void _exit (int status)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f84:	f04f 31ff 	mov.w	r1, #4294967295
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff ffe7 	bl	8000f5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f8e:	e7fe      	b.n	8000f8e <_exit+0x12>

08000f90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	e00a      	b.n	8000fb8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fa2:	f3af 8000 	nop.w
 8000fa6:	4601      	mov	r1, r0
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	1c5a      	adds	r2, r3, #1
 8000fac:	60ba      	str	r2, [r7, #8]
 8000fae:	b2ca      	uxtb	r2, r1
 8000fb0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	617b      	str	r3, [r7, #20]
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	dbf0      	blt.n	8000fa2 <_read+0x12>
  }

  return len;
 8000fc0:	687b      	ldr	r3, [r7, #4]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3718      	adds	r7, #24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b086      	sub	sp, #24
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	60f8      	str	r0, [r7, #12]
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]
 8000fda:	e009      	b.n	8000ff0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	1c5a      	adds	r2, r3, #1
 8000fe0:	60ba      	str	r2, [r7, #8]
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	3301      	adds	r3, #1
 8000fee:	617b      	str	r3, [r7, #20]
 8000ff0:	697a      	ldr	r2, [r7, #20]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	dbf1      	blt.n	8000fdc <_write+0x12>
  }
  return len;
 8000ff8:	687b      	ldr	r3, [r7, #4]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <_close>:

int _close(int file)
{
 8001002:	b480      	push	{r7}
 8001004:	b083      	sub	sp, #12
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800100a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800100e:	4618      	mov	r0, r3
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
 8001022:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800102a:	605a      	str	r2, [r3, #4]
  return 0;
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr

0800103a <_isatty>:

int _isatty(int file)
{
 800103a:	b480      	push	{r7}
 800103c:	b083      	sub	sp, #12
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001042:	2301      	movs	r3, #1
}
 8001044:	4618      	mov	r0, r3
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800105c:	2300      	movs	r3, #0
}
 800105e:	4618      	mov	r0, r3
 8001060:	3714      	adds	r7, #20
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
	...

0800106c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001074:	4a14      	ldr	r2, [pc, #80]	; (80010c8 <_sbrk+0x5c>)
 8001076:	4b15      	ldr	r3, [pc, #84]	; (80010cc <_sbrk+0x60>)
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001080:	4b13      	ldr	r3, [pc, #76]	; (80010d0 <_sbrk+0x64>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d102      	bne.n	800108e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001088:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <_sbrk+0x64>)
 800108a:	4a12      	ldr	r2, [pc, #72]	; (80010d4 <_sbrk+0x68>)
 800108c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800108e:	4b10      	ldr	r3, [pc, #64]	; (80010d0 <_sbrk+0x64>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4413      	add	r3, r2
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	429a      	cmp	r2, r3
 800109a:	d207      	bcs.n	80010ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800109c:	f003 f8b8 	bl	8004210 <__errno>
 80010a0:	4603      	mov	r3, r0
 80010a2:	220c      	movs	r2, #12
 80010a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
 80010aa:	e009      	b.n	80010c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010ac:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <_sbrk+0x64>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <_sbrk+0x64>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	4a05      	ldr	r2, [pc, #20]	; (80010d0 <_sbrk+0x64>)
 80010bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010be:	68fb      	ldr	r3, [r7, #12]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3718      	adds	r7, #24
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20030000 	.word	0x20030000
 80010cc:	00000400 	.word	0x00000400
 80010d0:	20000844 	.word	0x20000844
 80010d4:	20000860 	.word	0x20000860

080010d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <SystemInit+0x20>)
 80010de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010e2:	4a05      	ldr	r2, [pc, #20]	; (80010f8 <SystemInit+0x20>)
 80010e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80010fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001134 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001100:	480d      	ldr	r0, [pc, #52]	; (8001138 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001102:	490e      	ldr	r1, [pc, #56]	; (800113c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001104:	4a0e      	ldr	r2, [pc, #56]	; (8001140 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001108:	e002      	b.n	8001110 <LoopCopyDataInit>

0800110a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800110c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110e:	3304      	adds	r3, #4

08001110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001114:	d3f9      	bcc.n	800110a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001116:	4a0b      	ldr	r2, [pc, #44]	; (8001144 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001118:	4c0b      	ldr	r4, [pc, #44]	; (8001148 <LoopFillZerobss+0x26>)
  movs r3, #0
 800111a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800111c:	e001      	b.n	8001122 <LoopFillZerobss>

0800111e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001120:	3204      	adds	r2, #4

08001122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001124:	d3fb      	bcc.n	800111e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001126:	f7ff ffd7 	bl	80010d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800112a:	f003 f877 	bl	800421c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800112e:	f7ff fa31 	bl	8000594 <main>
  bx  lr    
 8001132:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001134:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800113c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001140:	08005ab0 	.word	0x08005ab0
  ldr r2, =_sbss
 8001144:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001148:	2000085c 	.word	0x2000085c

0800114c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800114c:	e7fe      	b.n	800114c <ADC_IRQHandler>
	...

08001150 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001154:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <HAL_Init+0x40>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a0d      	ldr	r2, [pc, #52]	; (8001190 <HAL_Init+0x40>)
 800115a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800115e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001160:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <HAL_Init+0x40>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a0a      	ldr	r2, [pc, #40]	; (8001190 <HAL_Init+0x40>)
 8001166:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800116a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <HAL_Init+0x40>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a07      	ldr	r2, [pc, #28]	; (8001190 <HAL_Init+0x40>)
 8001172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001176:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001178:	2003      	movs	r0, #3
 800117a:	f000 f931 	bl	80013e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800117e:	2000      	movs	r0, #0
 8001180:	f000 f808 	bl	8001194 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001184:	f7ff fcfe 	bl	8000b84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40023c00 	.word	0x40023c00

08001194 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <HAL_InitTick+0x54>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	4b12      	ldr	r3, [pc, #72]	; (80011ec <HAL_InitTick+0x58>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	4619      	mov	r1, r3
 80011a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f93b 	bl	800142e <HAL_SYSTICK_Config>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e00e      	b.n	80011e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b0f      	cmp	r3, #15
 80011c6:	d80a      	bhi.n	80011de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c8:	2200      	movs	r2, #0
 80011ca:	6879      	ldr	r1, [r7, #4]
 80011cc:	f04f 30ff 	mov.w	r0, #4294967295
 80011d0:	f000 f911 	bl	80013f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d4:	4a06      	ldr	r2, [pc, #24]	; (80011f0 <HAL_InitTick+0x5c>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011da:	2300      	movs	r3, #0
 80011dc:	e000      	b.n	80011e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000000 	.word	0x20000000
 80011ec:	20000008 	.word	0x20000008
 80011f0:	20000004 	.word	0x20000004

080011f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <HAL_IncTick+0x20>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <HAL_IncTick+0x24>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4413      	add	r3, r2
 8001204:	4a04      	ldr	r2, [pc, #16]	; (8001218 <HAL_IncTick+0x24>)
 8001206:	6013      	str	r3, [r2, #0]
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	20000008 	.word	0x20000008
 8001218:	20000848 	.word	0x20000848

0800121c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  return uwTick;
 8001220:	4b03      	ldr	r3, [pc, #12]	; (8001230 <HAL_GetTick+0x14>)
 8001222:	681b      	ldr	r3, [r3, #0]
}
 8001224:	4618      	mov	r0, r3
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	20000848 	.word	0x20000848

08001234 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800123c:	f7ff ffee 	bl	800121c <HAL_GetTick>
 8001240:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800124c:	d005      	beq.n	800125a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800124e:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <HAL_Delay+0x44>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	461a      	mov	r2, r3
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	4413      	add	r3, r2
 8001258:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800125a:	bf00      	nop
 800125c:	f7ff ffde 	bl	800121c <HAL_GetTick>
 8001260:	4602      	mov	r2, r0
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	68fa      	ldr	r2, [r7, #12]
 8001268:	429a      	cmp	r2, r3
 800126a:	d8f7      	bhi.n	800125c <HAL_Delay+0x28>
  {
  }
}
 800126c:	bf00      	nop
 800126e:	bf00      	nop
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000008 	.word	0x20000008

0800127c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800127c:	b480      	push	{r7}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800128c:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <__NVIC_SetPriorityGrouping+0x44>)
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001292:	68ba      	ldr	r2, [r7, #8]
 8001294:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001298:	4013      	ands	r3, r2
 800129a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ae:	4a04      	ldr	r2, [pc, #16]	; (80012c0 <__NVIC_SetPriorityGrouping+0x44>)
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	60d3      	str	r3, [r2, #12]
}
 80012b4:	bf00      	nop
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012c8:	4b04      	ldr	r3, [pc, #16]	; (80012dc <__NVIC_GetPriorityGrouping+0x18>)
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	0a1b      	lsrs	r3, r3, #8
 80012ce:	f003 0307 	and.w	r3, r3, #7
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr
 80012dc:	e000ed00 	.word	0xe000ed00

080012e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	6039      	str	r1, [r7, #0]
 80012ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	db0a      	blt.n	800130a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	b2da      	uxtb	r2, r3
 80012f8:	490c      	ldr	r1, [pc, #48]	; (800132c <__NVIC_SetPriority+0x4c>)
 80012fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fe:	0112      	lsls	r2, r2, #4
 8001300:	b2d2      	uxtb	r2, r2
 8001302:	440b      	add	r3, r1
 8001304:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001308:	e00a      	b.n	8001320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	b2da      	uxtb	r2, r3
 800130e:	4908      	ldr	r1, [pc, #32]	; (8001330 <__NVIC_SetPriority+0x50>)
 8001310:	79fb      	ldrb	r3, [r7, #7]
 8001312:	f003 030f 	and.w	r3, r3, #15
 8001316:	3b04      	subs	r3, #4
 8001318:	0112      	lsls	r2, r2, #4
 800131a:	b2d2      	uxtb	r2, r2
 800131c:	440b      	add	r3, r1
 800131e:	761a      	strb	r2, [r3, #24]
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	e000e100 	.word	0xe000e100
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001334:	b480      	push	{r7}
 8001336:	b089      	sub	sp, #36	; 0x24
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	f003 0307 	and.w	r3, r3, #7
 8001346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	f1c3 0307 	rsb	r3, r3, #7
 800134e:	2b04      	cmp	r3, #4
 8001350:	bf28      	it	cs
 8001352:	2304      	movcs	r3, #4
 8001354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	3304      	adds	r3, #4
 800135a:	2b06      	cmp	r3, #6
 800135c:	d902      	bls.n	8001364 <NVIC_EncodePriority+0x30>
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3b03      	subs	r3, #3
 8001362:	e000      	b.n	8001366 <NVIC_EncodePriority+0x32>
 8001364:	2300      	movs	r3, #0
 8001366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001368:	f04f 32ff 	mov.w	r2, #4294967295
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	fa02 f303 	lsl.w	r3, r2, r3
 8001372:	43da      	mvns	r2, r3
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	401a      	ands	r2, r3
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800137c:	f04f 31ff 	mov.w	r1, #4294967295
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	fa01 f303 	lsl.w	r3, r1, r3
 8001386:	43d9      	mvns	r1, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800138c:	4313      	orrs	r3, r2
         );
}
 800138e:	4618      	mov	r0, r3
 8001390:	3724      	adds	r7, #36	; 0x24
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
	...

0800139c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3b01      	subs	r3, #1
 80013a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013ac:	d301      	bcc.n	80013b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ae:	2301      	movs	r3, #1
 80013b0:	e00f      	b.n	80013d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013b2:	4a0a      	ldr	r2, [pc, #40]	; (80013dc <SysTick_Config+0x40>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013ba:	210f      	movs	r1, #15
 80013bc:	f04f 30ff 	mov.w	r0, #4294967295
 80013c0:	f7ff ff8e 	bl	80012e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013c4:	4b05      	ldr	r3, [pc, #20]	; (80013dc <SysTick_Config+0x40>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ca:	4b04      	ldr	r3, [pc, #16]	; (80013dc <SysTick_Config+0x40>)
 80013cc:	2207      	movs	r2, #7
 80013ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	e000e010 	.word	0xe000e010

080013e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f7ff ff47 	bl	800127c <__NVIC_SetPriorityGrouping>
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b086      	sub	sp, #24
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	4603      	mov	r3, r0
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	607a      	str	r2, [r7, #4]
 8001402:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001404:	2300      	movs	r3, #0
 8001406:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001408:	f7ff ff5c 	bl	80012c4 <__NVIC_GetPriorityGrouping>
 800140c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	68b9      	ldr	r1, [r7, #8]
 8001412:	6978      	ldr	r0, [r7, #20]
 8001414:	f7ff ff8e 	bl	8001334 <NVIC_EncodePriority>
 8001418:	4602      	mov	r2, r0
 800141a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800141e:	4611      	mov	r1, r2
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff ff5d 	bl	80012e0 <__NVIC_SetPriority>
}
 8001426:	bf00      	nop
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b082      	sub	sp, #8
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f7ff ffb0 	bl	800139c <SysTick_Config>
 800143c:	4603      	mov	r3, r0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e06c      	b.n	8001534 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001460:	2b00      	cmp	r3, #0
 8001462:	d106      	bne.n	8001472 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2223      	movs	r2, #35	; 0x23
 8001468:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff fbb1 	bl	8000bd4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	60bb      	str	r3, [r7, #8]
 8001476:	4b31      	ldr	r3, [pc, #196]	; (800153c <HAL_ETH_Init+0xf4>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147a:	4a30      	ldr	r2, [pc, #192]	; (800153c <HAL_ETH_Init+0xf4>)
 800147c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001480:	6453      	str	r3, [r2, #68]	; 0x44
 8001482:	4b2e      	ldr	r3, [pc, #184]	; (800153c <HAL_ETH_Init+0xf4>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800148a:	60bb      	str	r3, [r7, #8]
 800148c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800148e:	4b2c      	ldr	r3, [pc, #176]	; (8001540 <HAL_ETH_Init+0xf8>)
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	4a2b      	ldr	r2, [pc, #172]	; (8001540 <HAL_ETH_Init+0xf8>)
 8001494:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001498:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800149a:	4b29      	ldr	r3, [pc, #164]	; (8001540 <HAL_ETH_Init+0xf8>)
 800149c:	685a      	ldr	r2, [r3, #4]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	4927      	ldr	r1, [pc, #156]	; (8001540 <HAL_ETH_Init+0xf8>)
 80014a4:	4313      	orrs	r3, r2
 80014a6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80014a8:	4b25      	ldr	r3, [pc, #148]	; (8001540 <HAL_ETH_Init+0xf8>)
 80014aa:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	6812      	ldr	r2, [r2, #0]
 80014ba:	f043 0301 	orr.w	r3, r3, #1
 80014be:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014c2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014c4:	f7ff feaa 	bl	800121c <HAL_GetTick>
 80014c8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80014ca:	e011      	b.n	80014f0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80014cc:	f7ff fea6 	bl	800121c <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80014da:	d909      	bls.n	80014f0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2204      	movs	r2, #4
 80014e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	22e0      	movs	r2, #224	; 0xe0
 80014e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e021      	b.n	8001534 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1e4      	bne.n	80014cc <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f000 f958 	bl	80017b8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f000 f9ff 	bl	800190c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 fa55 	bl	80019be <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	461a      	mov	r2, r3
 800151a:	2100      	movs	r1, #0
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 f9bd 	bl	800189c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2210      	movs	r2, #16
 800152e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800
 8001540:	40013800 	.word	0x40013800

08001544 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	4b51      	ldr	r3, [pc, #324]	; (80016a0 <ETH_SetMACConfig+0x15c>)
 800155a:	4013      	ands	r3, r2
 800155c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	7c1b      	ldrb	r3, [r3, #16]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d102      	bne.n	800156c <ETH_SetMACConfig+0x28>
 8001566:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800156a:	e000      	b.n	800156e <ETH_SetMACConfig+0x2a>
 800156c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	7c5b      	ldrb	r3, [r3, #17]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d102      	bne.n	800157c <ETH_SetMACConfig+0x38>
 8001576:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800157a:	e000      	b.n	800157e <ETH_SetMACConfig+0x3a>
 800157c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800157e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001584:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	7fdb      	ldrb	r3, [r3, #31]
 800158a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800158c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001592:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	7f92      	ldrb	r2, [r2, #30]
 8001598:	2a00      	cmp	r2, #0
 800159a:	d102      	bne.n	80015a2 <ETH_SetMACConfig+0x5e>
 800159c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015a0:	e000      	b.n	80015a4 <ETH_SetMACConfig+0x60>
 80015a2:	2200      	movs	r2, #0
                        macconf->Speed |
 80015a4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	7f1b      	ldrb	r3, [r3, #28]
 80015aa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80015ac:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80015b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	791b      	ldrb	r3, [r3, #4]
 80015b8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80015ba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80015bc:	683a      	ldr	r2, [r7, #0]
 80015be:	f892 2020 	ldrb.w	r2, [r2, #32]
 80015c2:	2a00      	cmp	r2, #0
 80015c4:	d102      	bne.n	80015cc <ETH_SetMACConfig+0x88>
 80015c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015ca:	e000      	b.n	80015ce <ETH_SetMACConfig+0x8a>
 80015cc:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80015ce:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	7bdb      	ldrb	r3, [r3, #15]
 80015d4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80015d6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80015dc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80015e4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80015e6:	4313      	orrs	r3, r2
 80015e8:	68fa      	ldr	r2, [r7, #12]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80015fe:	2001      	movs	r0, #1
 8001600:	f7ff fe18 	bl	8001234 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	699b      	ldr	r3, [r3, #24]
 8001612:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	f64f 7341 	movw	r3, #65345	; 0xff41
 800161a:	4013      	ands	r3, r2
 800161c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001622:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800162a:	2a00      	cmp	r2, #0
 800162c:	d101      	bne.n	8001632 <ETH_SetMACConfig+0xee>
 800162e:	2280      	movs	r2, #128	; 0x80
 8001630:	e000      	b.n	8001634 <ETH_SetMACConfig+0xf0>
 8001632:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001634:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800163a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800163c:	683a      	ldr	r2, [r7, #0]
 800163e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001642:	2a01      	cmp	r2, #1
 8001644:	d101      	bne.n	800164a <ETH_SetMACConfig+0x106>
 8001646:	2208      	movs	r2, #8
 8001648:	e000      	b.n	800164c <ETH_SetMACConfig+0x108>
 800164a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800164c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001654:	2a01      	cmp	r2, #1
 8001656:	d101      	bne.n	800165c <ETH_SetMACConfig+0x118>
 8001658:	2204      	movs	r2, #4
 800165a:	e000      	b.n	800165e <ETH_SetMACConfig+0x11a>
 800165c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800165e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001666:	2a01      	cmp	r2, #1
 8001668:	d101      	bne.n	800166e <ETH_SetMACConfig+0x12a>
 800166a:	2202      	movs	r2, #2
 800166c:	e000      	b.n	8001670 <ETH_SetMACConfig+0x12c>
 800166e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001670:	4313      	orrs	r3, r2
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	4313      	orrs	r3, r2
 8001676:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001688:	2001      	movs	r0, #1
 800168a:	f7ff fdd3 	bl	8001234 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	619a      	str	r2, [r3, #24]
}
 8001696:	bf00      	nop
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	ff20810f 	.word	0xff20810f

080016a4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	4b3d      	ldr	r3, [pc, #244]	; (80017b4 <ETH_SetDMAConfig+0x110>)
 80016be:	4013      	ands	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	7b1b      	ldrb	r3, [r3, #12]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d102      	bne.n	80016d0 <ETH_SetDMAConfig+0x2c>
 80016ca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80016ce:	e000      	b.n	80016d2 <ETH_SetDMAConfig+0x2e>
 80016d0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	7b5b      	ldrb	r3, [r3, #13]
 80016d6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80016d8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	7f52      	ldrb	r2, [r2, #29]
 80016de:	2a00      	cmp	r2, #0
 80016e0:	d102      	bne.n	80016e8 <ETH_SetDMAConfig+0x44>
 80016e2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80016e6:	e000      	b.n	80016ea <ETH_SetDMAConfig+0x46>
 80016e8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80016ea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	7b9b      	ldrb	r3, [r3, #14]
 80016f0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80016f2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80016f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	7f1b      	ldrb	r3, [r3, #28]
 80016fe:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001700:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	7f9b      	ldrb	r3, [r3, #30]
 8001706:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001708:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800170e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001716:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001718:	4313      	orrs	r3, r2
 800171a:	68fa      	ldr	r2, [r7, #12]
 800171c:	4313      	orrs	r3, r2
 800171e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001728:	461a      	mov	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800173a:	2001      	movs	r0, #1
 800173c:	f7ff fd7a 	bl	8001234 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001748:	461a      	mov	r2, r3
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	791b      	ldrb	r3, [r3, #4]
 8001752:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001758:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800175e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001764:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800176c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800176e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001774:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001776:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800177c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001786:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800178a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001798:	2001      	movs	r0, #1
 800179a:	f7ff fd4b 	bl	8001234 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017a6:	461a      	mov	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6013      	str	r3, [r2, #0]
}
 80017ac:	bf00      	nop
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	f8de3f23 	.word	0xf8de3f23

080017b8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b0a6      	sub	sp, #152	; 0x98
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80017c0:	2301      	movs	r3, #1
 80017c2:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80017c6:	2301      	movs	r3, #1
 80017c8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80017cc:	2300      	movs	r3, #0
 80017ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80017d6:	2301      	movs	r3, #1
 80017d8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80017dc:	2300      	movs	r3, #0
 80017de:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80017e2:	2301      	movs	r3, #1
 80017e4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80017e8:	2300      	movs	r3, #0
 80017ea:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80017f4:	2300      	movs	r3, #0
 80017f6:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80017fe:	2300      	movs	r3, #0
 8001800:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001802:	2300      	movs	r3, #0
 8001804:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001808:	2300      	movs	r3, #0
 800180a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800180e:	2300      	movs	r3, #0
 8001810:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001814:	2300      	movs	r3, #0
 8001816:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800181a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800181e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001820:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001824:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001826:	2300      	movs	r3, #0
 8001828:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800182c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001830:	4619      	mov	r1, r3
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff fe86 	bl	8001544 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001838:	2301      	movs	r3, #1
 800183a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800183c:	2301      	movs	r3, #1
 800183e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001840:	2301      	movs	r3, #1
 8001842:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001846:	2301      	movs	r3, #1
 8001848:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800184e:	2300      	movs	r3, #0
 8001850:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800185a:	2300      	movs	r3, #0
 800185c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800185e:	2301      	movs	r3, #1
 8001860:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001864:	2301      	movs	r3, #1
 8001866:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001868:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800186c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800186e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001872:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001874:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001878:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800187a:	2301      	movs	r3, #1
 800187c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001880:	2300      	movs	r3, #0
 8001882:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001884:	2300      	movs	r3, #0
 8001886:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001888:	f107 0308 	add.w	r3, r7, #8
 800188c:	4619      	mov	r1, r3
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff ff08 	bl	80016a4 <ETH_SetDMAConfig>
}
 8001894:	bf00      	nop
 8001896:	3798      	adds	r7, #152	; 0x98
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800189c:	b480      	push	{r7}
 800189e:	b087      	sub	sp, #28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3305      	adds	r3, #5
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	021b      	lsls	r3, r3, #8
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	3204      	adds	r2, #4
 80018b4:	7812      	ldrb	r2, [r2, #0]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80018ba:	68ba      	ldr	r2, [r7, #8]
 80018bc:	4b11      	ldr	r3, [pc, #68]	; (8001904 <ETH_MACAddressConfig+0x68>)
 80018be:	4413      	add	r3, r2
 80018c0:	461a      	mov	r2, r3
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	3303      	adds	r3, #3
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	061a      	lsls	r2, r3, #24
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3302      	adds	r3, #2
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	041b      	lsls	r3, r3, #16
 80018d6:	431a      	orrs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3301      	adds	r3, #1
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	021b      	lsls	r3, r3, #8
 80018e0:	4313      	orrs	r3, r2
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	7812      	ldrb	r2, [r2, #0]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	4b06      	ldr	r3, [pc, #24]	; (8001908 <ETH_MACAddressConfig+0x6c>)
 80018ee:	4413      	add	r3, r2
 80018f0:	461a      	mov	r2, r3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	6013      	str	r3, [r2, #0]
}
 80018f6:	bf00      	nop
 80018f8:	371c      	adds	r7, #28
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	40028040 	.word	0x40028040
 8001908:	40028044 	.word	0x40028044

0800190c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	e03e      	b.n	8001998 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	68d9      	ldr	r1, [r3, #12]
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	4613      	mov	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4413      	add	r3, r2
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	440b      	add	r3, r1
 800192a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	2200      	movs	r2, #0
 8001936:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	2200      	movs	r2, #0
 800193c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	2200      	movs	r2, #0
 8001942:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001944:	68b9      	ldr	r1, [r7, #8]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	68fa      	ldr	r2, [r7, #12]
 800194a:	3206      	adds	r2, #6
 800194c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2b02      	cmp	r3, #2
 8001960:	d80c      	bhi.n	800197c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	68d9      	ldr	r1, [r3, #12]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	1c5a      	adds	r2, r3, #1
 800196a:	4613      	mov	r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	4413      	add	r3, r2
 8001970:	00db      	lsls	r3, r3, #3
 8001972:	440b      	add	r3, r1
 8001974:	461a      	mov	r2, r3
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	e004      	b.n	8001986 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	461a      	mov	r2, r3
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	3301      	adds	r3, #1
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2b03      	cmp	r3, #3
 800199c:	d9bd      	bls.n	800191a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68da      	ldr	r2, [r3, #12]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019b0:	611a      	str	r2, [r3, #16]
}
 80019b2:	bf00      	nop
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80019be:	b480      	push	{r7}
 80019c0:	b085      	sub	sp, #20
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	e046      	b.n	8001a5a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6919      	ldr	r1, [r3, #16]
 80019d0:	68fa      	ldr	r2, [r7, #12]
 80019d2:	4613      	mov	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4413      	add	r3, r2
 80019d8:	00db      	lsls	r3, r3, #3
 80019da:	440b      	add	r3, r1
 80019dc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	2200      	movs	r2, #0
 80019e8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	2200      	movs	r2, #0
 80019ee:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	2200      	movs	r2, #0
 80019f4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	2200      	movs	r2, #0
 80019fa:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	2200      	movs	r2, #0
 8001a00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001a08:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8001a10:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001a1e:	68b9      	ldr	r1, [r7, #8]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	3212      	adds	r2, #18
 8001a26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d80c      	bhi.n	8001a4a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6919      	ldr	r1, [r3, #16]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	1c5a      	adds	r2, r3, #1
 8001a38:	4613      	mov	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	4413      	add	r3, r2
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	440b      	add	r3, r1
 8001a42:	461a      	mov	r2, r3
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	60da      	str	r2, [r3, #12]
 8001a48:	e004      	b.n	8001a54 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	3301      	adds	r3, #1
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2b03      	cmp	r3, #3
 8001a5e:	d9b5      	bls.n	80019cc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	691a      	ldr	r2, [r3, #16]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a8a:	60da      	str	r2, [r3, #12]
}
 8001a8c:	bf00      	nop
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b089      	sub	sp, #36	; 0x24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
 8001ab2:	e177      	b.n	8001da4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	f040 8166 	bne.w	8001d9e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f003 0303 	and.w	r3, r3, #3
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d005      	beq.n	8001aea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d130      	bne.n	8001b4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	2203      	movs	r2, #3
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43db      	mvns	r3, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4013      	ands	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	68da      	ldr	r2, [r3, #12]
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b20:	2201      	movs	r2, #1
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	091b      	lsrs	r3, r3, #4
 8001b36:	f003 0201 	and.w	r2, r3, #1
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 0303 	and.w	r3, r3, #3
 8001b54:	2b03      	cmp	r3, #3
 8001b56:	d017      	beq.n	8001b88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	2203      	movs	r2, #3
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	689a      	ldr	r2, [r3, #8]
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f003 0303 	and.w	r3, r3, #3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d123      	bne.n	8001bdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	08da      	lsrs	r2, r3, #3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3208      	adds	r2, #8
 8001b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	f003 0307 	and.w	r3, r3, #7
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	220f      	movs	r2, #15
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	691a      	ldr	r2, [r3, #16]
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	08da      	lsrs	r2, r3, #3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	3208      	adds	r2, #8
 8001bd6:	69b9      	ldr	r1, [r7, #24]
 8001bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	2203      	movs	r2, #3
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f003 0203 	and.w	r2, r3, #3
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f000 80c0 	beq.w	8001d9e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	4b66      	ldr	r3, [pc, #408]	; (8001dbc <HAL_GPIO_Init+0x324>)
 8001c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c26:	4a65      	ldr	r2, [pc, #404]	; (8001dbc <HAL_GPIO_Init+0x324>)
 8001c28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c2e:	4b63      	ldr	r3, [pc, #396]	; (8001dbc <HAL_GPIO_Init+0x324>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c3a:	4a61      	ldr	r2, [pc, #388]	; (8001dc0 <HAL_GPIO_Init+0x328>)
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	089b      	lsrs	r3, r3, #2
 8001c40:	3302      	adds	r3, #2
 8001c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	f003 0303 	and.w	r3, r3, #3
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	220f      	movs	r2, #15
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43db      	mvns	r3, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a58      	ldr	r2, [pc, #352]	; (8001dc4 <HAL_GPIO_Init+0x32c>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d037      	beq.n	8001cd6 <HAL_GPIO_Init+0x23e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a57      	ldr	r2, [pc, #348]	; (8001dc8 <HAL_GPIO_Init+0x330>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d031      	beq.n	8001cd2 <HAL_GPIO_Init+0x23a>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a56      	ldr	r2, [pc, #344]	; (8001dcc <HAL_GPIO_Init+0x334>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d02b      	beq.n	8001cce <HAL_GPIO_Init+0x236>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a55      	ldr	r2, [pc, #340]	; (8001dd0 <HAL_GPIO_Init+0x338>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d025      	beq.n	8001cca <HAL_GPIO_Init+0x232>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a54      	ldr	r2, [pc, #336]	; (8001dd4 <HAL_GPIO_Init+0x33c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d01f      	beq.n	8001cc6 <HAL_GPIO_Init+0x22e>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a53      	ldr	r2, [pc, #332]	; (8001dd8 <HAL_GPIO_Init+0x340>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d019      	beq.n	8001cc2 <HAL_GPIO_Init+0x22a>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a52      	ldr	r2, [pc, #328]	; (8001ddc <HAL_GPIO_Init+0x344>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d013      	beq.n	8001cbe <HAL_GPIO_Init+0x226>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a51      	ldr	r2, [pc, #324]	; (8001de0 <HAL_GPIO_Init+0x348>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d00d      	beq.n	8001cba <HAL_GPIO_Init+0x222>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a50      	ldr	r2, [pc, #320]	; (8001de4 <HAL_GPIO_Init+0x34c>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d007      	beq.n	8001cb6 <HAL_GPIO_Init+0x21e>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a4f      	ldr	r2, [pc, #316]	; (8001de8 <HAL_GPIO_Init+0x350>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d101      	bne.n	8001cb2 <HAL_GPIO_Init+0x21a>
 8001cae:	2309      	movs	r3, #9
 8001cb0:	e012      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cb2:	230a      	movs	r3, #10
 8001cb4:	e010      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cb6:	2308      	movs	r3, #8
 8001cb8:	e00e      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cba:	2307      	movs	r3, #7
 8001cbc:	e00c      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cbe:	2306      	movs	r3, #6
 8001cc0:	e00a      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cc2:	2305      	movs	r3, #5
 8001cc4:	e008      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	e006      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e004      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cce:	2302      	movs	r3, #2
 8001cd0:	e002      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e000      	b.n	8001cd8 <HAL_GPIO_Init+0x240>
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	69fa      	ldr	r2, [r7, #28]
 8001cda:	f002 0203 	and.w	r2, r2, #3
 8001cde:	0092      	lsls	r2, r2, #2
 8001ce0:	4093      	lsls	r3, r2
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ce8:	4935      	ldr	r1, [pc, #212]	; (8001dc0 <HAL_GPIO_Init+0x328>)
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	089b      	lsrs	r3, r3, #2
 8001cee:	3302      	adds	r3, #2
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cf6:	4b3d      	ldr	r3, [pc, #244]	; (8001dec <HAL_GPIO_Init+0x354>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	4013      	ands	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d1a:	4a34      	ldr	r2, [pc, #208]	; (8001dec <HAL_GPIO_Init+0x354>)
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d20:	4b32      	ldr	r3, [pc, #200]	; (8001dec <HAL_GPIO_Init+0x354>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d44:	4a29      	ldr	r2, [pc, #164]	; (8001dec <HAL_GPIO_Init+0x354>)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d4a:	4b28      	ldr	r3, [pc, #160]	; (8001dec <HAL_GPIO_Init+0x354>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	43db      	mvns	r3, r3
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	4013      	ands	r3, r2
 8001d58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d6e:	4a1f      	ldr	r2, [pc, #124]	; (8001dec <HAL_GPIO_Init+0x354>)
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d74:	4b1d      	ldr	r3, [pc, #116]	; (8001dec <HAL_GPIO_Init+0x354>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4013      	ands	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d003      	beq.n	8001d98 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d98:	4a14      	ldr	r2, [pc, #80]	; (8001dec <HAL_GPIO_Init+0x354>)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	3301      	adds	r3, #1
 8001da2:	61fb      	str	r3, [r7, #28]
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	2b0f      	cmp	r3, #15
 8001da8:	f67f ae84 	bls.w	8001ab4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dac:	bf00      	nop
 8001dae:	bf00      	nop
 8001db0:	3724      	adds	r7, #36	; 0x24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40013800 	.word	0x40013800
 8001dc4:	40020000 	.word	0x40020000
 8001dc8:	40020400 	.word	0x40020400
 8001dcc:	40020800 	.word	0x40020800
 8001dd0:	40020c00 	.word	0x40020c00
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	40021400 	.word	0x40021400
 8001ddc:	40021800 	.word	0x40021800
 8001de0:	40021c00 	.word	0x40021c00
 8001de4:	40022000 	.word	0x40022000
 8001de8:	40022400 	.word	0x40022400
 8001dec:	40013c00 	.word	0x40013c00

08001df0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	460b      	mov	r3, r1
 8001dfa:	807b      	strh	r3, [r7, #2]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e00:	787b      	ldrb	r3, [r7, #1]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e06:	887a      	ldrh	r2, [r7, #2]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e0c:	e003      	b.n	8001e16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e0e:	887b      	ldrh	r3, [r7, #2]
 8001e10:	041a      	lsls	r2, r3, #16
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	619a      	str	r2, [r3, #24]
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b085      	sub	sp, #20
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e34:	887a      	ldrh	r2, [r7, #2]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	041a      	lsls	r2, r3, #16
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	43d9      	mvns	r1, r3
 8001e40:	887b      	ldrh	r3, [r7, #2]
 8001e42:	400b      	ands	r3, r1
 8001e44:	431a      	orrs	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	619a      	str	r2, [r3, #24]
}
 8001e4a:	bf00      	nop
 8001e4c:	3714      	adds	r7, #20
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e56:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e58:	b08f      	sub	sp, #60	; 0x3c
 8001e5a:	af0a      	add	r7, sp, #40	; 0x28
 8001e5c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d101      	bne.n	8001e68 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e10f      	b.n	8002088 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d106      	bne.n	8001e88 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f7fe ffde 	bl	8000e44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2203      	movs	r2, #3
 8001e8c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d102      	bne.n	8001ea2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f001 ff0d 	bl	8003cc6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	603b      	str	r3, [r7, #0]
 8001eb2:	687e      	ldr	r6, [r7, #4]
 8001eb4:	466d      	mov	r5, sp
 8001eb6:	f106 0410 	add.w	r4, r6, #16
 8001eba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ebc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ebe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ec0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ec2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ec6:	e885 0003 	stmia.w	r5, {r0, r1}
 8001eca:	1d33      	adds	r3, r6, #4
 8001ecc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ece:	6838      	ldr	r0, [r7, #0]
 8001ed0:	f001 fe98 	bl	8003c04 <USB_CoreInit>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d005      	beq.n	8001ee6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2202      	movs	r2, #2
 8001ede:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e0d0      	b.n	8002088 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2100      	movs	r1, #0
 8001eec:	4618      	mov	r0, r3
 8001eee:	f001 fefb 	bl	8003ce8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	73fb      	strb	r3, [r7, #15]
 8001ef6:	e04a      	b.n	8001f8e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001ef8:	7bfa      	ldrb	r2, [r7, #15]
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	4613      	mov	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	4413      	add	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	440b      	add	r3, r1
 8001f06:	333d      	adds	r3, #61	; 0x3d
 8001f08:	2201      	movs	r2, #1
 8001f0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f0c:	7bfa      	ldrb	r2, [r7, #15]
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	4613      	mov	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	4413      	add	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	333c      	adds	r3, #60	; 0x3c
 8001f1c:	7bfa      	ldrb	r2, [r7, #15]
 8001f1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f20:	7bfa      	ldrb	r2, [r7, #15]
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
 8001f24:	b298      	uxth	r0, r3
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	4613      	mov	r3, r2
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	440b      	add	r3, r1
 8001f32:	3344      	adds	r3, #68	; 0x44
 8001f34:	4602      	mov	r2, r0
 8001f36:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f38:	7bfa      	ldrb	r2, [r7, #15]
 8001f3a:	6879      	ldr	r1, [r7, #4]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4413      	add	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	440b      	add	r3, r1
 8001f46:	3340      	adds	r3, #64	; 0x40
 8001f48:	2200      	movs	r2, #0
 8001f4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f4c:	7bfa      	ldrb	r2, [r7, #15]
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	4613      	mov	r3, r2
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	4413      	add	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	440b      	add	r3, r1
 8001f5a:	3348      	adds	r3, #72	; 0x48
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f60:	7bfa      	ldrb	r2, [r7, #15]
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	4613      	mov	r3, r2
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	4413      	add	r3, r2
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	440b      	add	r3, r1
 8001f6e:	334c      	adds	r3, #76	; 0x4c
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f74:	7bfa      	ldrb	r2, [r7, #15]
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	440b      	add	r3, r1
 8001f82:	3354      	adds	r3, #84	; 0x54
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	73fb      	strb	r3, [r7, #15]
 8001f8e:	7bfa      	ldrb	r2, [r7, #15]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d3af      	bcc.n	8001ef8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f98:	2300      	movs	r3, #0
 8001f9a:	73fb      	strb	r3, [r7, #15]
 8001f9c:	e044      	b.n	8002028 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001f9e:	7bfa      	ldrb	r2, [r7, #15]
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	00db      	lsls	r3, r3, #3
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001fb4:	7bfa      	ldrb	r2, [r7, #15]
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001fc6:	7bfa      	ldrb	r2, [r7, #15]
 8001fc8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001fca:	7bfa      	ldrb	r2, [r7, #15]
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	4413      	add	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001fdc:	2200      	movs	r2, #0
 8001fde:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001fe0:	7bfa      	ldrb	r2, [r7, #15]
 8001fe2:	6879      	ldr	r1, [r7, #4]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	4413      	add	r3, r2
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	440b      	add	r3, r1
 8001fee:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ff6:	7bfa      	ldrb	r2, [r7, #15]
 8001ff8:	6879      	ldr	r1, [r7, #4]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	4413      	add	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	440b      	add	r3, r1
 8002004:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800200c:	7bfa      	ldrb	r2, [r7, #15]
 800200e:	6879      	ldr	r1, [r7, #4]
 8002010:	4613      	mov	r3, r2
 8002012:	00db      	lsls	r3, r3, #3
 8002014:	4413      	add	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	440b      	add	r3, r1
 800201a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002022:	7bfb      	ldrb	r3, [r7, #15]
 8002024:	3301      	adds	r3, #1
 8002026:	73fb      	strb	r3, [r7, #15]
 8002028:	7bfa      	ldrb	r2, [r7, #15]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	429a      	cmp	r2, r3
 8002030:	d3b5      	bcc.n	8001f9e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	687e      	ldr	r6, [r7, #4]
 800203a:	466d      	mov	r5, sp
 800203c:	f106 0410 	add.w	r4, r6, #16
 8002040:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002042:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002044:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002046:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002048:	e894 0003 	ldmia.w	r4, {r0, r1}
 800204c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002050:	1d33      	adds	r3, r6, #4
 8002052:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002054:	6838      	ldr	r0, [r7, #0]
 8002056:	f001 fe93 	bl	8003d80 <USB_DevInit>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d005      	beq.n	800206c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2202      	movs	r2, #2
 8002064:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e00d      	b.n	8002088 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4618      	mov	r0, r3
 8002082:	f002 f85e 	bl	8004142 <USB_DevDisconnect>

  return HAL_OK;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002090 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e267      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d075      	beq.n	800219a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020ae:	4b88      	ldr	r3, [pc, #544]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f003 030c 	and.w	r3, r3, #12
 80020b6:	2b04      	cmp	r3, #4
 80020b8:	d00c      	beq.n	80020d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020ba:	4b85      	ldr	r3, [pc, #532]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020c2:	2b08      	cmp	r3, #8
 80020c4:	d112      	bne.n	80020ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020c6:	4b82      	ldr	r3, [pc, #520]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020d2:	d10b      	bne.n	80020ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d4:	4b7e      	ldr	r3, [pc, #504]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d05b      	beq.n	8002198 <HAL_RCC_OscConfig+0x108>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d157      	bne.n	8002198 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e242      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020f4:	d106      	bne.n	8002104 <HAL_RCC_OscConfig+0x74>
 80020f6:	4b76      	ldr	r3, [pc, #472]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a75      	ldr	r2, [pc, #468]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80020fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002100:	6013      	str	r3, [r2, #0]
 8002102:	e01d      	b.n	8002140 <HAL_RCC_OscConfig+0xb0>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800210c:	d10c      	bne.n	8002128 <HAL_RCC_OscConfig+0x98>
 800210e:	4b70      	ldr	r3, [pc, #448]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a6f      	ldr	r2, [pc, #444]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 8002114:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002118:	6013      	str	r3, [r2, #0]
 800211a:	4b6d      	ldr	r3, [pc, #436]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a6c      	ldr	r2, [pc, #432]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 8002120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002124:	6013      	str	r3, [r2, #0]
 8002126:	e00b      	b.n	8002140 <HAL_RCC_OscConfig+0xb0>
 8002128:	4b69      	ldr	r3, [pc, #420]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a68      	ldr	r2, [pc, #416]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 800212e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002132:	6013      	str	r3, [r2, #0]
 8002134:	4b66      	ldr	r3, [pc, #408]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a65      	ldr	r2, [pc, #404]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 800213a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800213e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d013      	beq.n	8002170 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002148:	f7ff f868 	bl	800121c <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800214e:	e008      	b.n	8002162 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002150:	f7ff f864 	bl	800121c <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b64      	cmp	r3, #100	; 0x64
 800215c:	d901      	bls.n	8002162 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e207      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002162:	4b5b      	ldr	r3, [pc, #364]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d0f0      	beq.n	8002150 <HAL_RCC_OscConfig+0xc0>
 800216e:	e014      	b.n	800219a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002170:	f7ff f854 	bl	800121c <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002178:	f7ff f850 	bl	800121c <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b64      	cmp	r3, #100	; 0x64
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e1f3      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800218a:	4b51      	ldr	r3, [pc, #324]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1f0      	bne.n	8002178 <HAL_RCC_OscConfig+0xe8>
 8002196:	e000      	b.n	800219a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d063      	beq.n	800226e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021a6:	4b4a      	ldr	r3, [pc, #296]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 030c 	and.w	r3, r3, #12
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d00b      	beq.n	80021ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021b2:	4b47      	ldr	r3, [pc, #284]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021ba:	2b08      	cmp	r3, #8
 80021bc:	d11c      	bne.n	80021f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021be:	4b44      	ldr	r3, [pc, #272]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d116      	bne.n	80021f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ca:	4b41      	ldr	r3, [pc, #260]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0302 	and.w	r3, r3, #2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d005      	beq.n	80021e2 <HAL_RCC_OscConfig+0x152>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d001      	beq.n	80021e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e1c7      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e2:	4b3b      	ldr	r3, [pc, #236]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	4937      	ldr	r1, [pc, #220]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80021f2:	4313      	orrs	r3, r2
 80021f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021f6:	e03a      	b.n	800226e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d020      	beq.n	8002242 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002200:	4b34      	ldr	r3, [pc, #208]	; (80022d4 <HAL_RCC_OscConfig+0x244>)
 8002202:	2201      	movs	r2, #1
 8002204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002206:	f7ff f809 	bl	800121c <HAL_GetTick>
 800220a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800220e:	f7ff f805 	bl	800121c <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e1a8      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002220:	4b2b      	ldr	r3, [pc, #172]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d0f0      	beq.n	800220e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800222c:	4b28      	ldr	r3, [pc, #160]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	00db      	lsls	r3, r3, #3
 800223a:	4925      	ldr	r1, [pc, #148]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 800223c:	4313      	orrs	r3, r2
 800223e:	600b      	str	r3, [r1, #0]
 8002240:	e015      	b.n	800226e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002242:	4b24      	ldr	r3, [pc, #144]	; (80022d4 <HAL_RCC_OscConfig+0x244>)
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002248:	f7fe ffe8 	bl	800121c <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002250:	f7fe ffe4 	bl	800121c <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e187      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002262:	4b1b      	ldr	r3, [pc, #108]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0308 	and.w	r3, r3, #8
 8002276:	2b00      	cmp	r3, #0
 8002278:	d036      	beq.n	80022e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d016      	beq.n	80022b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002282:	4b15      	ldr	r3, [pc, #84]	; (80022d8 <HAL_RCC_OscConfig+0x248>)
 8002284:	2201      	movs	r2, #1
 8002286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002288:	f7fe ffc8 	bl	800121c <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002290:	f7fe ffc4 	bl	800121c <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e167      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022a2:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <HAL_RCC_OscConfig+0x240>)
 80022a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d0f0      	beq.n	8002290 <HAL_RCC_OscConfig+0x200>
 80022ae:	e01b      	b.n	80022e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022b0:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <HAL_RCC_OscConfig+0x248>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022b6:	f7fe ffb1 	bl	800121c <HAL_GetTick>
 80022ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022bc:	e00e      	b.n	80022dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022be:	f7fe ffad 	bl	800121c <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d907      	bls.n	80022dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e150      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
 80022d0:	40023800 	.word	0x40023800
 80022d4:	42470000 	.word	0x42470000
 80022d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022dc:	4b88      	ldr	r3, [pc, #544]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 80022de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1ea      	bne.n	80022be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	f000 8097 	beq.w	8002424 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022f6:	2300      	movs	r3, #0
 80022f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022fa:	4b81      	ldr	r3, [pc, #516]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10f      	bne.n	8002326 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	60bb      	str	r3, [r7, #8]
 800230a:	4b7d      	ldr	r3, [pc, #500]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	4a7c      	ldr	r2, [pc, #496]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002314:	6413      	str	r3, [r2, #64]	; 0x40
 8002316:	4b7a      	ldr	r3, [pc, #488]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800231e:	60bb      	str	r3, [r7, #8]
 8002320:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002322:	2301      	movs	r3, #1
 8002324:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002326:	4b77      	ldr	r3, [pc, #476]	; (8002504 <HAL_RCC_OscConfig+0x474>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232e:	2b00      	cmp	r3, #0
 8002330:	d118      	bne.n	8002364 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002332:	4b74      	ldr	r3, [pc, #464]	; (8002504 <HAL_RCC_OscConfig+0x474>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a73      	ldr	r2, [pc, #460]	; (8002504 <HAL_RCC_OscConfig+0x474>)
 8002338:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800233c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800233e:	f7fe ff6d 	bl	800121c <HAL_GetTick>
 8002342:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002346:	f7fe ff69 	bl	800121c <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e10c      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002358:	4b6a      	ldr	r3, [pc, #424]	; (8002504 <HAL_RCC_OscConfig+0x474>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0f0      	beq.n	8002346 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d106      	bne.n	800237a <HAL_RCC_OscConfig+0x2ea>
 800236c:	4b64      	ldr	r3, [pc, #400]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 800236e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002370:	4a63      	ldr	r2, [pc, #396]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	6713      	str	r3, [r2, #112]	; 0x70
 8002378:	e01c      	b.n	80023b4 <HAL_RCC_OscConfig+0x324>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	2b05      	cmp	r3, #5
 8002380:	d10c      	bne.n	800239c <HAL_RCC_OscConfig+0x30c>
 8002382:	4b5f      	ldr	r3, [pc, #380]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002386:	4a5e      	ldr	r2, [pc, #376]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002388:	f043 0304 	orr.w	r3, r3, #4
 800238c:	6713      	str	r3, [r2, #112]	; 0x70
 800238e:	4b5c      	ldr	r3, [pc, #368]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002392:	4a5b      	ldr	r2, [pc, #364]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	6713      	str	r3, [r2, #112]	; 0x70
 800239a:	e00b      	b.n	80023b4 <HAL_RCC_OscConfig+0x324>
 800239c:	4b58      	ldr	r3, [pc, #352]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 800239e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023a0:	4a57      	ldr	r2, [pc, #348]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 80023a2:	f023 0301 	bic.w	r3, r3, #1
 80023a6:	6713      	str	r3, [r2, #112]	; 0x70
 80023a8:	4b55      	ldr	r3, [pc, #340]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 80023aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ac:	4a54      	ldr	r2, [pc, #336]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 80023ae:	f023 0304 	bic.w	r3, r3, #4
 80023b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d015      	beq.n	80023e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023bc:	f7fe ff2e 	bl	800121c <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c2:	e00a      	b.n	80023da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023c4:	f7fe ff2a 	bl	800121c <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e0cb      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023da:	4b49      	ldr	r3, [pc, #292]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 80023dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0ee      	beq.n	80023c4 <HAL_RCC_OscConfig+0x334>
 80023e6:	e014      	b.n	8002412 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e8:	f7fe ff18 	bl	800121c <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ee:	e00a      	b.n	8002406 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023f0:	f7fe ff14 	bl	800121c <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80023fe:	4293      	cmp	r3, r2
 8002400:	d901      	bls.n	8002406 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	e0b5      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002406:	4b3e      	ldr	r3, [pc, #248]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240a:	f003 0302 	and.w	r3, r3, #2
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1ee      	bne.n	80023f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002412:	7dfb      	ldrb	r3, [r7, #23]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d105      	bne.n	8002424 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002418:	4b39      	ldr	r3, [pc, #228]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	4a38      	ldr	r2, [pc, #224]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 800241e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002422:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 80a1 	beq.w	8002570 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800242e:	4b34      	ldr	r3, [pc, #208]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 030c 	and.w	r3, r3, #12
 8002436:	2b08      	cmp	r3, #8
 8002438:	d05c      	beq.n	80024f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	2b02      	cmp	r3, #2
 8002440:	d141      	bne.n	80024c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002442:	4b31      	ldr	r3, [pc, #196]	; (8002508 <HAL_RCC_OscConfig+0x478>)
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002448:	f7fe fee8 	bl	800121c <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002450:	f7fe fee4 	bl	800121c <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e087      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002462:	4b27      	ldr	r3, [pc, #156]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f0      	bne.n	8002450 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69da      	ldr	r2, [r3, #28]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247c:	019b      	lsls	r3, r3, #6
 800247e:	431a      	orrs	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002484:	085b      	lsrs	r3, r3, #1
 8002486:	3b01      	subs	r3, #1
 8002488:	041b      	lsls	r3, r3, #16
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002490:	061b      	lsls	r3, r3, #24
 8002492:	491b      	ldr	r1, [pc, #108]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 8002494:	4313      	orrs	r3, r2
 8002496:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002498:	4b1b      	ldr	r3, [pc, #108]	; (8002508 <HAL_RCC_OscConfig+0x478>)
 800249a:	2201      	movs	r2, #1
 800249c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249e:	f7fe febd 	bl	800121c <HAL_GetTick>
 80024a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a4:	e008      	b.n	80024b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024a6:	f7fe feb9 	bl	800121c <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d901      	bls.n	80024b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	e05c      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024b8:	4b11      	ldr	r3, [pc, #68]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d0f0      	beq.n	80024a6 <HAL_RCC_OscConfig+0x416>
 80024c4:	e054      	b.n	8002570 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024c6:	4b10      	ldr	r3, [pc, #64]	; (8002508 <HAL_RCC_OscConfig+0x478>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024cc:	f7fe fea6 	bl	800121c <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024d4:	f7fe fea2 	bl	800121c <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e045      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024e6:	4b06      	ldr	r3, [pc, #24]	; (8002500 <HAL_RCC_OscConfig+0x470>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1f0      	bne.n	80024d4 <HAL_RCC_OscConfig+0x444>
 80024f2:	e03d      	b.n	8002570 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d107      	bne.n	800250c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e038      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
 8002500:	40023800 	.word	0x40023800
 8002504:	40007000 	.word	0x40007000
 8002508:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800250c:	4b1b      	ldr	r3, [pc, #108]	; (800257c <HAL_RCC_OscConfig+0x4ec>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	699b      	ldr	r3, [r3, #24]
 8002516:	2b01      	cmp	r3, #1
 8002518:	d028      	beq.n	800256c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002524:	429a      	cmp	r2, r3
 8002526:	d121      	bne.n	800256c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002532:	429a      	cmp	r2, r3
 8002534:	d11a      	bne.n	800256c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800253c:	4013      	ands	r3, r2
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002542:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002544:	4293      	cmp	r3, r2
 8002546:	d111      	bne.n	800256c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002552:	085b      	lsrs	r3, r3, #1
 8002554:	3b01      	subs	r3, #1
 8002556:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002558:	429a      	cmp	r2, r3
 800255a:	d107      	bne.n	800256c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002566:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002568:	429a      	cmp	r2, r3
 800256a:	d001      	beq.n	8002570 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e000      	b.n	8002572 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40023800 	.word	0x40023800

08002580 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e0cc      	b.n	800272e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002594:	4b68      	ldr	r3, [pc, #416]	; (8002738 <HAL_RCC_ClockConfig+0x1b8>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 030f 	and.w	r3, r3, #15
 800259c:	683a      	ldr	r2, [r7, #0]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d90c      	bls.n	80025bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025a2:	4b65      	ldr	r3, [pc, #404]	; (8002738 <HAL_RCC_ClockConfig+0x1b8>)
 80025a4:	683a      	ldr	r2, [r7, #0]
 80025a6:	b2d2      	uxtb	r2, r2
 80025a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025aa:	4b63      	ldr	r3, [pc, #396]	; (8002738 <HAL_RCC_ClockConfig+0x1b8>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d001      	beq.n	80025bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e0b8      	b.n	800272e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d020      	beq.n	800260a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0304 	and.w	r3, r3, #4
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d005      	beq.n	80025e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025d4:	4b59      	ldr	r3, [pc, #356]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	4a58      	ldr	r2, [pc, #352]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 80025da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80025de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0308 	and.w	r3, r3, #8
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d005      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025ec:	4b53      	ldr	r3, [pc, #332]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	4a52      	ldr	r2, [pc, #328]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80025f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025f8:	4b50      	ldr	r3, [pc, #320]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	494d      	ldr	r1, [pc, #308]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 8002606:	4313      	orrs	r3, r2
 8002608:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b00      	cmp	r3, #0
 8002614:	d044      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d107      	bne.n	800262e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800261e:	4b47      	ldr	r3, [pc, #284]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d119      	bne.n	800265e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e07f      	b.n	800272e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2b02      	cmp	r3, #2
 8002634:	d003      	beq.n	800263e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800263a:	2b03      	cmp	r3, #3
 800263c:	d107      	bne.n	800264e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800263e:	4b3f      	ldr	r3, [pc, #252]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d109      	bne.n	800265e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e06f      	b.n	800272e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800264e:	4b3b      	ldr	r3, [pc, #236]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e067      	b.n	800272e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800265e:	4b37      	ldr	r3, [pc, #220]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f023 0203 	bic.w	r2, r3, #3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	4934      	ldr	r1, [pc, #208]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 800266c:	4313      	orrs	r3, r2
 800266e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002670:	f7fe fdd4 	bl	800121c <HAL_GetTick>
 8002674:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002676:	e00a      	b.n	800268e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002678:	f7fe fdd0 	bl	800121c <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	f241 3288 	movw	r2, #5000	; 0x1388
 8002686:	4293      	cmp	r3, r2
 8002688:	d901      	bls.n	800268e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e04f      	b.n	800272e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800268e:	4b2b      	ldr	r3, [pc, #172]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f003 020c 	and.w	r2, r3, #12
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	429a      	cmp	r2, r3
 800269e:	d1eb      	bne.n	8002678 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026a0:	4b25      	ldr	r3, [pc, #148]	; (8002738 <HAL_RCC_ClockConfig+0x1b8>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 030f 	and.w	r3, r3, #15
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d20c      	bcs.n	80026c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ae:	4b22      	ldr	r3, [pc, #136]	; (8002738 <HAL_RCC_ClockConfig+0x1b8>)
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b6:	4b20      	ldr	r3, [pc, #128]	; (8002738 <HAL_RCC_ClockConfig+0x1b8>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 030f 	and.w	r3, r3, #15
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d001      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e032      	b.n	800272e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d008      	beq.n	80026e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026d4:	4b19      	ldr	r3, [pc, #100]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	4916      	ldr	r1, [pc, #88]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d009      	beq.n	8002706 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026f2:	4b12      	ldr	r3, [pc, #72]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	00db      	lsls	r3, r3, #3
 8002700:	490e      	ldr	r1, [pc, #56]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 8002702:	4313      	orrs	r3, r2
 8002704:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002706:	f000 f821 	bl	800274c <HAL_RCC_GetSysClockFreq>
 800270a:	4602      	mov	r2, r0
 800270c:	4b0b      	ldr	r3, [pc, #44]	; (800273c <HAL_RCC_ClockConfig+0x1bc>)
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	091b      	lsrs	r3, r3, #4
 8002712:	f003 030f 	and.w	r3, r3, #15
 8002716:	490a      	ldr	r1, [pc, #40]	; (8002740 <HAL_RCC_ClockConfig+0x1c0>)
 8002718:	5ccb      	ldrb	r3, [r1, r3]
 800271a:	fa22 f303 	lsr.w	r3, r2, r3
 800271e:	4a09      	ldr	r2, [pc, #36]	; (8002744 <HAL_RCC_ClockConfig+0x1c4>)
 8002720:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002722:	4b09      	ldr	r3, [pc, #36]	; (8002748 <HAL_RCC_ClockConfig+0x1c8>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4618      	mov	r0, r3
 8002728:	f7fe fd34 	bl	8001194 <HAL_InitTick>

  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3710      	adds	r7, #16
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40023c00 	.word	0x40023c00
 800273c:	40023800 	.word	0x40023800
 8002740:	08005840 	.word	0x08005840
 8002744:	20000000 	.word	0x20000000
 8002748:	20000004 	.word	0x20000004

0800274c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800274c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002750:	b094      	sub	sp, #80	; 0x50
 8002752:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002754:	2300      	movs	r3, #0
 8002756:	647b      	str	r3, [r7, #68]	; 0x44
 8002758:	2300      	movs	r3, #0
 800275a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800275c:	2300      	movs	r3, #0
 800275e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002760:	2300      	movs	r3, #0
 8002762:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002764:	4b79      	ldr	r3, [pc, #484]	; (800294c <HAL_RCC_GetSysClockFreq+0x200>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 030c 	and.w	r3, r3, #12
 800276c:	2b08      	cmp	r3, #8
 800276e:	d00d      	beq.n	800278c <HAL_RCC_GetSysClockFreq+0x40>
 8002770:	2b08      	cmp	r3, #8
 8002772:	f200 80e1 	bhi.w	8002938 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002776:	2b00      	cmp	r3, #0
 8002778:	d002      	beq.n	8002780 <HAL_RCC_GetSysClockFreq+0x34>
 800277a:	2b04      	cmp	r3, #4
 800277c:	d003      	beq.n	8002786 <HAL_RCC_GetSysClockFreq+0x3a>
 800277e:	e0db      	b.n	8002938 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002780:	4b73      	ldr	r3, [pc, #460]	; (8002950 <HAL_RCC_GetSysClockFreq+0x204>)
 8002782:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002784:	e0db      	b.n	800293e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002786:	4b73      	ldr	r3, [pc, #460]	; (8002954 <HAL_RCC_GetSysClockFreq+0x208>)
 8002788:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800278a:	e0d8      	b.n	800293e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800278c:	4b6f      	ldr	r3, [pc, #444]	; (800294c <HAL_RCC_GetSysClockFreq+0x200>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002794:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002796:	4b6d      	ldr	r3, [pc, #436]	; (800294c <HAL_RCC_GetSysClockFreq+0x200>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d063      	beq.n	800286a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027a2:	4b6a      	ldr	r3, [pc, #424]	; (800294c <HAL_RCC_GetSysClockFreq+0x200>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	099b      	lsrs	r3, r3, #6
 80027a8:	2200      	movs	r2, #0
 80027aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80027ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80027ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027b4:	633b      	str	r3, [r7, #48]	; 0x30
 80027b6:	2300      	movs	r3, #0
 80027b8:	637b      	str	r3, [r7, #52]	; 0x34
 80027ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80027be:	4622      	mov	r2, r4
 80027c0:	462b      	mov	r3, r5
 80027c2:	f04f 0000 	mov.w	r0, #0
 80027c6:	f04f 0100 	mov.w	r1, #0
 80027ca:	0159      	lsls	r1, r3, #5
 80027cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027d0:	0150      	lsls	r0, r2, #5
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	4621      	mov	r1, r4
 80027d8:	1a51      	subs	r1, r2, r1
 80027da:	6139      	str	r1, [r7, #16]
 80027dc:	4629      	mov	r1, r5
 80027de:	eb63 0301 	sbc.w	r3, r3, r1
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	f04f 0200 	mov.w	r2, #0
 80027e8:	f04f 0300 	mov.w	r3, #0
 80027ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027f0:	4659      	mov	r1, fp
 80027f2:	018b      	lsls	r3, r1, #6
 80027f4:	4651      	mov	r1, sl
 80027f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027fa:	4651      	mov	r1, sl
 80027fc:	018a      	lsls	r2, r1, #6
 80027fe:	4651      	mov	r1, sl
 8002800:	ebb2 0801 	subs.w	r8, r2, r1
 8002804:	4659      	mov	r1, fp
 8002806:	eb63 0901 	sbc.w	r9, r3, r1
 800280a:	f04f 0200 	mov.w	r2, #0
 800280e:	f04f 0300 	mov.w	r3, #0
 8002812:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002816:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800281a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800281e:	4690      	mov	r8, r2
 8002820:	4699      	mov	r9, r3
 8002822:	4623      	mov	r3, r4
 8002824:	eb18 0303 	adds.w	r3, r8, r3
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	462b      	mov	r3, r5
 800282c:	eb49 0303 	adc.w	r3, r9, r3
 8002830:	60fb      	str	r3, [r7, #12]
 8002832:	f04f 0200 	mov.w	r2, #0
 8002836:	f04f 0300 	mov.w	r3, #0
 800283a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800283e:	4629      	mov	r1, r5
 8002840:	024b      	lsls	r3, r1, #9
 8002842:	4621      	mov	r1, r4
 8002844:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002848:	4621      	mov	r1, r4
 800284a:	024a      	lsls	r2, r1, #9
 800284c:	4610      	mov	r0, r2
 800284e:	4619      	mov	r1, r3
 8002850:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002852:	2200      	movs	r2, #0
 8002854:	62bb      	str	r3, [r7, #40]	; 0x28
 8002856:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002858:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800285c:	f7fd fd18 	bl	8000290 <__aeabi_uldivmod>
 8002860:	4602      	mov	r2, r0
 8002862:	460b      	mov	r3, r1
 8002864:	4613      	mov	r3, r2
 8002866:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002868:	e058      	b.n	800291c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800286a:	4b38      	ldr	r3, [pc, #224]	; (800294c <HAL_RCC_GetSysClockFreq+0x200>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	099b      	lsrs	r3, r3, #6
 8002870:	2200      	movs	r2, #0
 8002872:	4618      	mov	r0, r3
 8002874:	4611      	mov	r1, r2
 8002876:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800287a:	623b      	str	r3, [r7, #32]
 800287c:	2300      	movs	r3, #0
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
 8002880:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002884:	4642      	mov	r2, r8
 8002886:	464b      	mov	r3, r9
 8002888:	f04f 0000 	mov.w	r0, #0
 800288c:	f04f 0100 	mov.w	r1, #0
 8002890:	0159      	lsls	r1, r3, #5
 8002892:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002896:	0150      	lsls	r0, r2, #5
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4641      	mov	r1, r8
 800289e:	ebb2 0a01 	subs.w	sl, r2, r1
 80028a2:	4649      	mov	r1, r9
 80028a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	f04f 0300 	mov.w	r3, #0
 80028b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80028b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80028bc:	ebb2 040a 	subs.w	r4, r2, sl
 80028c0:	eb63 050b 	sbc.w	r5, r3, fp
 80028c4:	f04f 0200 	mov.w	r2, #0
 80028c8:	f04f 0300 	mov.w	r3, #0
 80028cc:	00eb      	lsls	r3, r5, #3
 80028ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028d2:	00e2      	lsls	r2, r4, #3
 80028d4:	4614      	mov	r4, r2
 80028d6:	461d      	mov	r5, r3
 80028d8:	4643      	mov	r3, r8
 80028da:	18e3      	adds	r3, r4, r3
 80028dc:	603b      	str	r3, [r7, #0]
 80028de:	464b      	mov	r3, r9
 80028e0:	eb45 0303 	adc.w	r3, r5, r3
 80028e4:	607b      	str	r3, [r7, #4]
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	f04f 0300 	mov.w	r3, #0
 80028ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028f2:	4629      	mov	r1, r5
 80028f4:	028b      	lsls	r3, r1, #10
 80028f6:	4621      	mov	r1, r4
 80028f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028fc:	4621      	mov	r1, r4
 80028fe:	028a      	lsls	r2, r1, #10
 8002900:	4610      	mov	r0, r2
 8002902:	4619      	mov	r1, r3
 8002904:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002906:	2200      	movs	r2, #0
 8002908:	61bb      	str	r3, [r7, #24]
 800290a:	61fa      	str	r2, [r7, #28]
 800290c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002910:	f7fd fcbe 	bl	8000290 <__aeabi_uldivmod>
 8002914:	4602      	mov	r2, r0
 8002916:	460b      	mov	r3, r1
 8002918:	4613      	mov	r3, r2
 800291a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800291c:	4b0b      	ldr	r3, [pc, #44]	; (800294c <HAL_RCC_GetSysClockFreq+0x200>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	0c1b      	lsrs	r3, r3, #16
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	3301      	adds	r3, #1
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800292c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800292e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002930:	fbb2 f3f3 	udiv	r3, r2, r3
 8002934:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002936:	e002      	b.n	800293e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002938:	4b05      	ldr	r3, [pc, #20]	; (8002950 <HAL_RCC_GetSysClockFreq+0x204>)
 800293a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800293c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800293e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002940:	4618      	mov	r0, r3
 8002942:	3750      	adds	r7, #80	; 0x50
 8002944:	46bd      	mov	sp, r7
 8002946:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800294a:	bf00      	nop
 800294c:	40023800 	.word	0x40023800
 8002950:	00f42400 	.word	0x00f42400
 8002954:	007a1200 	.word	0x007a1200

08002958 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800295c:	4b03      	ldr	r3, [pc, #12]	; (800296c <HAL_RCC_GetHCLKFreq+0x14>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	4618      	mov	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000000 	.word	0x20000000

08002970 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002974:	f7ff fff0 	bl	8002958 <HAL_RCC_GetHCLKFreq>
 8002978:	4602      	mov	r2, r0
 800297a:	4b05      	ldr	r3, [pc, #20]	; (8002990 <HAL_RCC_GetPCLK1Freq+0x20>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	0a9b      	lsrs	r3, r3, #10
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	4903      	ldr	r1, [pc, #12]	; (8002994 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002986:	5ccb      	ldrb	r3, [r1, r3]
 8002988:	fa22 f303 	lsr.w	r3, r2, r3
}
 800298c:	4618      	mov	r0, r3
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40023800 	.word	0x40023800
 8002994:	08005850 	.word	0x08005850

08002998 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800299c:	f7ff ffdc 	bl	8002958 <HAL_RCC_GetHCLKFreq>
 80029a0:	4602      	mov	r2, r0
 80029a2:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	0b5b      	lsrs	r3, r3, #13
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	4903      	ldr	r1, [pc, #12]	; (80029bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80029ae:	5ccb      	ldrb	r3, [r1, r3]
 80029b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40023800 	.word	0x40023800
 80029bc:	08005850 	.word	0x08005850

080029c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80029cc:	2300      	movs	r3, #0
 80029ce:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d10b      	bne.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d105      	bne.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d075      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80029f4:	4b91      	ldr	r3, [pc, #580]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80029fa:	f7fe fc0f 	bl	800121c <HAL_GetTick>
 80029fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a00:	e008      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002a02:	f7fe fc0b 	bl	800121c <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e189      	b.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a14:	4b8a      	ldr	r3, [pc, #552]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1f0      	bne.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d009      	beq.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	019a      	lsls	r2, r3, #6
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	071b      	lsls	r3, r3, #28
 8002a38:	4981      	ldr	r1, [pc, #516]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d01f      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a4c:	4b7c      	ldr	r3, [pc, #496]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002a4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a52:	0f1b      	lsrs	r3, r3, #28
 8002a54:	f003 0307 	and.w	r3, r3, #7
 8002a58:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	019a      	lsls	r2, r3, #6
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	061b      	lsls	r3, r3, #24
 8002a66:	431a      	orrs	r2, r3
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	071b      	lsls	r3, r3, #28
 8002a6c:	4974      	ldr	r1, [pc, #464]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002a74:	4b72      	ldr	r3, [pc, #456]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002a76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a7a:	f023 021f 	bic.w	r2, r3, #31
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	496e      	ldr	r1, [pc, #440]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00d      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	019a      	lsls	r2, r3, #6
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	061b      	lsls	r3, r3, #24
 8002aa4:	431a      	orrs	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	071b      	lsls	r3, r3, #28
 8002aac:	4964      	ldr	r1, [pc, #400]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002ab4:	4b61      	ldr	r3, [pc, #388]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002aba:	f7fe fbaf 	bl	800121c <HAL_GetTick>
 8002abe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002ac2:	f7fe fbab 	bl	800121c <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e129      	b.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ad4:	4b5a      	ldr	r3, [pc, #360]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0f0      	beq.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d105      	bne.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d079      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002af8:	4b52      	ldr	r3, [pc, #328]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002afe:	f7fe fb8d 	bl	800121c <HAL_GetTick>
 8002b02:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b04:	e008      	b.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002b06:	f7fe fb89 	bl	800121c <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d901      	bls.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e107      	b.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b18:	4b49      	ldr	r3, [pc, #292]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b24:	d0ef      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0304 	and.w	r3, r3, #4
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d020      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b32:	4b43      	ldr	r3, [pc, #268]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b38:	0f1b      	lsrs	r3, r3, #28
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	019a      	lsls	r2, r3, #6
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	061b      	lsls	r3, r3, #24
 8002b4c:	431a      	orrs	r2, r3
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	071b      	lsls	r3, r3, #28
 8002b52:	493b      	ldr	r1, [pc, #236]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002b5a:	4b39      	ldr	r3, [pc, #228]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b60:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	021b      	lsls	r3, r3, #8
 8002b6c:	4934      	ldr	r1, [pc, #208]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d01e      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002b80:	4b2f      	ldr	r3, [pc, #188]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b86:	0e1b      	lsrs	r3, r3, #24
 8002b88:	f003 030f 	and.w	r3, r3, #15
 8002b8c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	019a      	lsls	r2, r3, #6
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	061b      	lsls	r3, r3, #24
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	071b      	lsls	r3, r3, #28
 8002ba0:	4927      	ldr	r1, [pc, #156]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002ba8:	4b25      	ldr	r3, [pc, #148]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002baa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb6:	4922      	ldr	r1, [pc, #136]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002bbe:	4b21      	ldr	r3, [pc, #132]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002bc4:	f7fe fb2a 	bl	800121c <HAL_GetTick>
 8002bc8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002bcc:	f7fe fb26 	bl	800121c <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e0a4      	b.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002bde:	4b18      	ldr	r3, [pc, #96]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002be6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bea:	d1ef      	bne.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0320 	and.w	r3, r3, #32
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 808b 	beq.w	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
 8002bfe:	4b10      	ldr	r3, [pc, #64]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	4a0f      	ldr	r2, [pc, #60]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c08:	6413      	str	r3, [r2, #64]	; 0x40
 8002c0a:	4b0d      	ldr	r3, [pc, #52]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002c16:	4b0c      	ldr	r3, [pc, #48]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a0b      	ldr	r2, [pc, #44]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c20:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c22:	f7fe fafb 	bl	800121c <HAL_GetTick>
 8002c26:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002c28:	e010      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002c2a:	f7fe faf7 	bl	800121c <HAL_GetTick>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d909      	bls.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e075      	b.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002c3c:	42470068 	.word	0x42470068
 8002c40:	40023800 	.word	0x40023800
 8002c44:	42470070 	.word	0x42470070
 8002c48:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002c4c:	4b38      	ldr	r3, [pc, #224]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0e8      	beq.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c58:	4b36      	ldr	r3, [pc, #216]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c60:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d02f      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d028      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c76:	4b2f      	ldr	r3, [pc, #188]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c7e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c80:	4b2d      	ldr	r3, [pc, #180]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8002c82:	2201      	movs	r2, #1
 8002c84:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c86:	4b2c      	ldr	r3, [pc, #176]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002c8c:	4a29      	ldr	r2, [pc, #164]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c92:	4b28      	ldr	r3, [pc, #160]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d114      	bne.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002c9e:	f7fe fabd 	bl	800121c <HAL_GetTick>
 8002ca2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ca4:	e00a      	b.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ca6:	f7fe fab9 	bl	800121c <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e035      	b.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cbc:	4b1d      	ldr	r3, [pc, #116]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0ee      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ccc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cd0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002cd4:	d10d      	bne.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8002cd6:	4b17      	ldr	r3, [pc, #92]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002ce6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cea:	4912      	ldr	r1, [pc, #72]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	608b      	str	r3, [r1, #8]
 8002cf0:	e005      	b.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8002cf2:	4b10      	ldr	r3, [pc, #64]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	4a0f      	ldr	r2, [pc, #60]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002cf8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002cfc:	6093      	str	r3, [r2, #8]
 8002cfe:	4b0d      	ldr	r3, [pc, #52]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002d00:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d0a:	490a      	ldr	r1, [pc, #40]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0310 	and.w	r3, r3, #16
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d004      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8002d22:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8002d24:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3718      	adds	r7, #24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40007000 	.word	0x40007000
 8002d34:	40023800 	.word	0x40023800
 8002d38:	42470e40 	.word	0x42470e40
 8002d3c:	424711e0 	.word	0x424711e0

08002d40 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e066      	b.n	8002e24 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	7f5b      	ldrb	r3, [r3, #29]
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d105      	bne.n	8002d6c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7fd fffa 	bl	8000d60 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	22ca      	movs	r2, #202	; 0xca
 8002d78:	625a      	str	r2, [r3, #36]	; 0x24
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2253      	movs	r2, #83	; 0x53
 8002d80:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 fa45 	bl	8003212 <RTC_EnterInitMode>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d12c      	bne.n	8002dec <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002da0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002da4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6899      	ldr	r1, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685a      	ldr	r2, [r3, #4]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	68d2      	ldr	r2, [r2, #12]
 8002dcc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6919      	ldr	r1, [r3, #16]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	041a      	lsls	r2, r3, #16
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fa4c 	bl	8003280 <RTC_ExitInitMode>
 8002de8:	4603      	mov	r3, r0
 8002dea:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002dec:	7bfb      	ldrb	r3, [r7, #15]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d113      	bne.n	8002e1a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e00:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	699a      	ldr	r2, [r3, #24]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	22ff      	movs	r2, #255	; 0xff
 8002e20:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8002e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e2c:	b590      	push	{r4, r7, lr}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	7f1b      	ldrb	r3, [r3, #28]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d101      	bne.n	8002e48 <HAL_RTC_SetTime+0x1c>
 8002e44:	2302      	movs	r3, #2
 8002e46:	e087      	b.n	8002f58 <HAL_RTC_SetTime+0x12c>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2202      	movs	r2, #2
 8002e52:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d126      	bne.n	8002ea8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d102      	bne.n	8002e6e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 fa29 	bl	80032ca <RTC_ByteToBcd2>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	785b      	ldrb	r3, [r3, #1]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f000 fa22 	bl	80032ca <RTC_ByteToBcd2>
 8002e86:	4603      	mov	r3, r0
 8002e88:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002e8a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	789b      	ldrb	r3, [r3, #2]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f000 fa1a 	bl	80032ca <RTC_ByteToBcd2>
 8002e96:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002e98:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	78db      	ldrb	r3, [r3, #3]
 8002ea0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	e018      	b.n	8002eda <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d102      	bne.n	8002ebc <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	785b      	ldrb	r3, [r3, #1]
 8002ec6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002ec8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002eca:	68ba      	ldr	r2, [r7, #8]
 8002ecc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002ece:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	78db      	ldrb	r3, [r3, #3]
 8002ed4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	22ca      	movs	r2, #202	; 0xca
 8002ee0:	625a      	str	r2, [r3, #36]	; 0x24
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2253      	movs	r2, #83	; 0x53
 8002ee8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 f991 	bl	8003212 <RTC_EnterInitMode>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002ef4:	7cfb      	ldrb	r3, [r7, #19]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d120      	bne.n	8002f3c <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002f04:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002f08:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f18:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6899      	ldr	r1, [r3, #8]
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	431a      	orrs	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 f9a4 	bl	8003280 <RTC_ExitInitMode>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002f3c:	7cfb      	ldrb	r3, [r7, #19]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d102      	bne.n	8002f48 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2201      	movs	r2, #1
 8002f46:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	22ff      	movs	r2, #255	; 0xff
 8002f4e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	771a      	strb	r2, [r3, #28]

  return status;
 8002f56:	7cfb      	ldrb	r3, [r7, #19]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	371c      	adds	r7, #28
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd90      	pop	{r4, r7, pc}

08002f60 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002f92:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002f96:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	0c1b      	lsrs	r3, r3, #16
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	0a1b      	lsrs	r3, r3, #8
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fb2:	b2da      	uxtb	r2, r3
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	0d9b      	lsrs	r3, r3, #22
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d11a      	bne.n	8003012 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f000 f98f 	bl	8003304 <RTC_Bcd2ToByte>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	461a      	mov	r2, r3
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	785b      	ldrb	r3, [r3, #1]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 f986 	bl	8003304 <RTC_Bcd2ToByte>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	789b      	ldrb	r3, [r3, #2]
 8003004:	4618      	mov	r0, r3
 8003006:	f000 f97d 	bl	8003304 <RTC_Bcd2ToByte>
 800300a:	4603      	mov	r3, r0
 800300c:	461a      	mov	r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800301c:	b590      	push	{r4, r7, lr}
 800301e:	b087      	sub	sp, #28
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	7f1b      	ldrb	r3, [r3, #28]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d101      	bne.n	8003038 <HAL_RTC_SetDate+0x1c>
 8003034:	2302      	movs	r3, #2
 8003036:	e071      	b.n	800311c <HAL_RTC_SetDate+0x100>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2201      	movs	r2, #1
 800303c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2202      	movs	r2, #2
 8003042:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10e      	bne.n	8003068 <HAL_RTC_SetDate+0x4c>
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	785b      	ldrb	r3, [r3, #1]
 800304e:	f003 0310 	and.w	r3, r3, #16
 8003052:	2b00      	cmp	r3, #0
 8003054:	d008      	beq.n	8003068 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	785b      	ldrb	r3, [r3, #1]
 800305a:	f023 0310 	bic.w	r3, r3, #16
 800305e:	b2db      	uxtb	r3, r3
 8003060:	330a      	adds	r3, #10
 8003062:	b2da      	uxtb	r2, r3
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d11c      	bne.n	80030a8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	78db      	ldrb	r3, [r3, #3]
 8003072:	4618      	mov	r0, r3
 8003074:	f000 f929 	bl	80032ca <RTC_ByteToBcd2>
 8003078:	4603      	mov	r3, r0
 800307a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	785b      	ldrb	r3, [r3, #1]
 8003080:	4618      	mov	r0, r3
 8003082:	f000 f922 	bl	80032ca <RTC_ByteToBcd2>
 8003086:	4603      	mov	r3, r0
 8003088:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800308a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	789b      	ldrb	r3, [r3, #2]
 8003090:	4618      	mov	r0, r3
 8003092:	f000 f91a 	bl	80032ca <RTC_ByteToBcd2>
 8003096:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003098:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80030a2:	4313      	orrs	r3, r2
 80030a4:	617b      	str	r3, [r7, #20]
 80030a6:	e00e      	b.n	80030c6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	78db      	ldrb	r3, [r3, #3]
 80030ac:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	785b      	ldrb	r3, [r3, #1]
 80030b2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80030b4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80030ba:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80030c2:	4313      	orrs	r3, r2
 80030c4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	22ca      	movs	r2, #202	; 0xca
 80030cc:	625a      	str	r2, [r3, #36]	; 0x24
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2253      	movs	r2, #83	; 0x53
 80030d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f000 f89b 	bl	8003212 <RTC_EnterInitMode>
 80030dc:	4603      	mov	r3, r0
 80030de:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80030e0:	7cfb      	ldrb	r3, [r7, #19]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10c      	bne.n	8003100 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80030f0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80030f4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f000 f8c2 	bl	8003280 <RTC_ExitInitMode>
 80030fc:	4603      	mov	r3, r0
 80030fe:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003100:	7cfb      	ldrb	r3, [r7, #19]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d102      	bne.n	800310c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2201      	movs	r2, #1
 800310a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	22ff      	movs	r2, #255	; 0xff
 8003112:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	771a      	strb	r2, [r3, #28]

  return status;
 800311a:	7cfb      	ldrb	r3, [r7, #19]
}
 800311c:	4618      	mov	r0, r3
 800311e:	371c      	adds	r7, #28
 8003120:	46bd      	mov	sp, r7
 8003122:	bd90      	pop	{r4, r7, pc}

08003124 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003130:	2300      	movs	r3, #0
 8003132:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800313e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003142:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	0c1b      	lsrs	r3, r3, #16
 8003148:	b2da      	uxtb	r2, r3
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	0a1b      	lsrs	r3, r3, #8
 8003152:	b2db      	uxtb	r3, r3
 8003154:	f003 031f 	and.w	r3, r3, #31
 8003158:	b2da      	uxtb	r2, r3
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	b2db      	uxtb	r3, r3
 8003162:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003166:	b2da      	uxtb	r2, r3
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	0b5b      	lsrs	r3, r3, #13
 8003170:	b2db      	uxtb	r3, r3
 8003172:	f003 0307 	and.w	r3, r3, #7
 8003176:	b2da      	uxtb	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d11a      	bne.n	80031b8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	78db      	ldrb	r3, [r3, #3]
 8003186:	4618      	mov	r0, r3
 8003188:	f000 f8bc 	bl	8003304 <RTC_Bcd2ToByte>
 800318c:	4603      	mov	r3, r0
 800318e:	461a      	mov	r2, r3
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	785b      	ldrb	r3, [r3, #1]
 8003198:	4618      	mov	r0, r3
 800319a:	f000 f8b3 	bl	8003304 <RTC_Bcd2ToByte>
 800319e:	4603      	mov	r3, r0
 80031a0:	461a      	mov	r2, r3
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	789b      	ldrb	r3, [r3, #2]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f000 f8aa 	bl	8003304 <RTC_Bcd2ToByte>
 80031b0:	4603      	mov	r3, r0
 80031b2:	461a      	mov	r2, r3
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3718      	adds	r7, #24
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b084      	sub	sp, #16
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68da      	ldr	r2, [r3, #12]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80031dc:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031de:	f7fe f81d 	bl	800121c <HAL_GetTick>
 80031e2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80031e4:	e009      	b.n	80031fa <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80031e6:	f7fe f819 	bl	800121c <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031f4:	d901      	bls.n	80031fa <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e007      	b.n	800320a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	f003 0320 	and.w	r3, r3, #32
 8003204:	2b00      	cmp	r3, #0
 8003206:	d0ee      	beq.n	80031e6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b084      	sub	sp, #16
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800321e:	2300      	movs	r3, #0
 8003220:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800322c:	2b00      	cmp	r3, #0
 800322e:	d122      	bne.n	8003276 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800323e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003240:	f7fd ffec 	bl	800121c <HAL_GetTick>
 8003244:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003246:	e00c      	b.n	8003262 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003248:	f7fd ffe8 	bl	800121c <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003256:	d904      	bls.n	8003262 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2204      	movs	r2, #4
 800325c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800326c:	2b00      	cmp	r3, #0
 800326e:	d102      	bne.n	8003276 <RTC_EnterInitMode+0x64>
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d1e8      	bne.n	8003248 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003276:	7bfb      	ldrb	r3, [r7, #15]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3710      	adds	r7, #16
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003288:	2300      	movs	r3, #0
 800328a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68da      	ldr	r2, [r3, #12]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800329a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 0320 	and.w	r3, r3, #32
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d10a      	bne.n	80032c0 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7ff ff89 	bl	80031c2 <HAL_RTC_WaitForSynchro>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d004      	beq.n	80032c0 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2204      	movs	r2, #4
 80032ba:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80032c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3710      	adds	r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80032ca:	b480      	push	{r7}
 80032cc:	b085      	sub	sp, #20
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	4603      	mov	r3, r0
 80032d2:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80032d8:	e005      	b.n	80032e6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80032da:	7bfb      	ldrb	r3, [r7, #15]
 80032dc:	3301      	adds	r3, #1
 80032de:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80032e0:	79fb      	ldrb	r3, [r7, #7]
 80032e2:	3b0a      	subs	r3, #10
 80032e4:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80032e6:	79fb      	ldrb	r3, [r7, #7]
 80032e8:	2b09      	cmp	r3, #9
 80032ea:	d8f6      	bhi.n	80032da <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	b2db      	uxtb	r3, r3
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	4603      	mov	r3, r0
 800330c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800330e:	2300      	movs	r3, #0
 8003310:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003312:	79fb      	ldrb	r3, [r7, #7]
 8003314:	091b      	lsrs	r3, r3, #4
 8003316:	b2db      	uxtb	r3, r3
 8003318:	461a      	mov	r2, r3
 800331a:	0092      	lsls	r2, r2, #2
 800331c:	4413      	add	r3, r2
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8003322:	79fb      	ldrb	r3, [r7, #7]
 8003324:	f003 030f 	and.w	r3, r3, #15
 8003328:	b2da      	uxtb	r2, r3
 800332a:	7bfb      	ldrb	r3, [r7, #15]
 800332c:	4413      	add	r3, r2
 800332e:	b2db      	uxtb	r3, r3
}
 8003330:	4618      	mov	r0, r3
 8003332:	3714      	adds	r7, #20
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e03f      	b.n	80033ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d106      	bne.n	8003368 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7fd fd26 	bl	8000db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2224      	movs	r2, #36	; 0x24
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800337e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f9cb 	bl	800371c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	691a      	ldr	r2, [r3, #16]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003394:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	695a      	ldr	r2, [r3, #20]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68da      	ldr	r2, [r3, #12]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2220      	movs	r2, #32
 80033c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b08a      	sub	sp, #40	; 0x28
 80033da:	af02      	add	r7, sp, #8
 80033dc:	60f8      	str	r0, [r7, #12]
 80033de:	60b9      	str	r1, [r7, #8]
 80033e0:	603b      	str	r3, [r7, #0]
 80033e2:	4613      	mov	r3, r2
 80033e4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b20      	cmp	r3, #32
 80033f4:	d17c      	bne.n	80034f0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d002      	beq.n	8003402 <HAL_UART_Transmit+0x2c>
 80033fc:	88fb      	ldrh	r3, [r7, #6]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d101      	bne.n	8003406 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e075      	b.n	80034f2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800340c:	2b01      	cmp	r3, #1
 800340e:	d101      	bne.n	8003414 <HAL_UART_Transmit+0x3e>
 8003410:	2302      	movs	r3, #2
 8003412:	e06e      	b.n	80034f2 <HAL_UART_Transmit+0x11c>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2221      	movs	r2, #33	; 0x21
 8003426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800342a:	f7fd fef7 	bl	800121c <HAL_GetTick>
 800342e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	88fa      	ldrh	r2, [r7, #6]
 8003434:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	88fa      	ldrh	r2, [r7, #6]
 800343a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003444:	d108      	bne.n	8003458 <HAL_UART_Transmit+0x82>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d104      	bne.n	8003458 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800344e:	2300      	movs	r3, #0
 8003450:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	61bb      	str	r3, [r7, #24]
 8003456:	e003      	b.n	8003460 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800345c:	2300      	movs	r3, #0
 800345e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003468:	e02a      	b.n	80034c0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	2200      	movs	r2, #0
 8003472:	2180      	movs	r1, #128	; 0x80
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 f8e2 	bl	800363e <UART_WaitOnFlagUntilTimeout>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e036      	b.n	80034f2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10b      	bne.n	80034a2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	881b      	ldrh	r3, [r3, #0]
 800348e:	461a      	mov	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003498:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	3302      	adds	r3, #2
 800349e:	61bb      	str	r3, [r7, #24]
 80034a0:	e007      	b.n	80034b2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	781a      	ldrb	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	3301      	adds	r3, #1
 80034b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	3b01      	subs	r3, #1
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1cf      	bne.n	800346a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	2200      	movs	r2, #0
 80034d2:	2140      	movs	r1, #64	; 0x40
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 f8b2 	bl	800363e <UART_WaitOnFlagUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e006      	b.n	80034f2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2220      	movs	r2, #32
 80034e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80034ec:	2300      	movs	r3, #0
 80034ee:	e000      	b.n	80034f2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80034f0:	2302      	movs	r3, #2
  }
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3720      	adds	r7, #32
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}

080034fa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034fa:	b580      	push	{r7, lr}
 80034fc:	b08a      	sub	sp, #40	; 0x28
 80034fe:	af02      	add	r7, sp, #8
 8003500:	60f8      	str	r0, [r7, #12]
 8003502:	60b9      	str	r1, [r7, #8]
 8003504:	603b      	str	r3, [r7, #0]
 8003506:	4613      	mov	r3, r2
 8003508:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800350a:	2300      	movs	r3, #0
 800350c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b20      	cmp	r3, #32
 8003518:	f040 808c 	bne.w	8003634 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d002      	beq.n	8003528 <HAL_UART_Receive+0x2e>
 8003522:	88fb      	ldrh	r3, [r7, #6]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d101      	bne.n	800352c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e084      	b.n	8003636 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003532:	2b01      	cmp	r3, #1
 8003534:	d101      	bne.n	800353a <HAL_UART_Receive+0x40>
 8003536:	2302      	movs	r3, #2
 8003538:	e07d      	b.n	8003636 <HAL_UART_Receive+0x13c>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2222      	movs	r2, #34	; 0x22
 800354c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003556:	f7fd fe61 	bl	800121c <HAL_GetTick>
 800355a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	88fa      	ldrh	r2, [r7, #6]
 8003560:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	88fa      	ldrh	r2, [r7, #6]
 8003566:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003570:	d108      	bne.n	8003584 <HAL_UART_Receive+0x8a>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d104      	bne.n	8003584 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800357a:	2300      	movs	r3, #0
 800357c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	61bb      	str	r3, [r7, #24]
 8003582:	e003      	b.n	800358c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003588:	2300      	movs	r3, #0
 800358a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003594:	e043      	b.n	800361e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	2200      	movs	r2, #0
 800359e:	2120      	movs	r1, #32
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f000 f84c 	bl	800363e <UART_WaitOnFlagUntilTimeout>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e042      	b.n	8003636 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d10c      	bne.n	80035d0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	b29b      	uxth	r3, r3
 80035be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	3302      	adds	r3, #2
 80035cc:	61bb      	str	r3, [r7, #24]
 80035ce:	e01f      	b.n	8003610 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035d8:	d007      	beq.n	80035ea <HAL_UART_Receive+0xf0>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10a      	bne.n	80035f8 <HAL_UART_Receive+0xfe>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d106      	bne.n	80035f8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	701a      	strb	r2, [r3, #0]
 80035f6:	e008      	b.n	800360a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003604:	b2da      	uxtb	r2, r3
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	3301      	adds	r3, #1
 800360e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003614:	b29b      	uxth	r3, r3
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003622:	b29b      	uxth	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1b6      	bne.n	8003596 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2220      	movs	r2, #32
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003630:	2300      	movs	r3, #0
 8003632:	e000      	b.n	8003636 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003634:	2302      	movs	r3, #2
  }
}
 8003636:	4618      	mov	r0, r3
 8003638:	3720      	adds	r7, #32
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b090      	sub	sp, #64	; 0x40
 8003642:	af00      	add	r7, sp, #0
 8003644:	60f8      	str	r0, [r7, #12]
 8003646:	60b9      	str	r1, [r7, #8]
 8003648:	603b      	str	r3, [r7, #0]
 800364a:	4613      	mov	r3, r2
 800364c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800364e:	e050      	b.n	80036f2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003650:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003656:	d04c      	beq.n	80036f2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003658:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800365a:	2b00      	cmp	r3, #0
 800365c:	d007      	beq.n	800366e <UART_WaitOnFlagUntilTimeout+0x30>
 800365e:	f7fd fddd 	bl	800121c <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800366a:	429a      	cmp	r2, r3
 800366c:	d241      	bcs.n	80036f2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	330c      	adds	r3, #12
 8003674:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003678:	e853 3f00 	ldrex	r3, [r3]
 800367c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800367e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003680:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003684:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	330c      	adds	r3, #12
 800368c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800368e:	637a      	str	r2, [r7, #52]	; 0x34
 8003690:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003692:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003694:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003696:	e841 2300 	strex	r3, r2, [r1]
 800369a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800369c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1e5      	bne.n	800366e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	3314      	adds	r3, #20
 80036a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	e853 3f00 	ldrex	r3, [r3]
 80036b0:	613b      	str	r3, [r7, #16]
   return(result);
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	f023 0301 	bic.w	r3, r3, #1
 80036b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	3314      	adds	r3, #20
 80036c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036c2:	623a      	str	r2, [r7, #32]
 80036c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c6:	69f9      	ldr	r1, [r7, #28]
 80036c8:	6a3a      	ldr	r2, [r7, #32]
 80036ca:	e841 2300 	strex	r3, r2, [r1]
 80036ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1e5      	bne.n	80036a2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2220      	movs	r2, #32
 80036e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e00f      	b.n	8003712 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	4013      	ands	r3, r2
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	429a      	cmp	r2, r3
 8003700:	bf0c      	ite	eq
 8003702:	2301      	moveq	r3, #1
 8003704:	2300      	movne	r3, #0
 8003706:	b2db      	uxtb	r3, r3
 8003708:	461a      	mov	r2, r3
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	429a      	cmp	r2, r3
 800370e:	d09f      	beq.n	8003650 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3740      	adds	r7, #64	; 0x40
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
	...

0800371c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800371c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003720:	b0c0      	sub	sp, #256	; 0x100
 8003722:	af00      	add	r7, sp, #0
 8003724:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003738:	68d9      	ldr	r1, [r3, #12]
 800373a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	ea40 0301 	orr.w	r3, r0, r1
 8003744:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800374a:	689a      	ldr	r2, [r3, #8]
 800374c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	431a      	orrs	r2, r3
 8003754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	431a      	orrs	r2, r3
 800375c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	4313      	orrs	r3, r2
 8003764:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003774:	f021 010c 	bic.w	r1, r1, #12
 8003778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003782:	430b      	orrs	r3, r1
 8003784:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003796:	6999      	ldr	r1, [r3, #24]
 8003798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	ea40 0301 	orr.w	r3, r0, r1
 80037a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	4b8f      	ldr	r3, [pc, #572]	; (80039e8 <UART_SetConfig+0x2cc>)
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d005      	beq.n	80037bc <UART_SetConfig+0xa0>
 80037b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	4b8d      	ldr	r3, [pc, #564]	; (80039ec <UART_SetConfig+0x2d0>)
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d104      	bne.n	80037c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037bc:	f7ff f8ec 	bl	8002998 <HAL_RCC_GetPCLK2Freq>
 80037c0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80037c4:	e003      	b.n	80037ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037c6:	f7ff f8d3 	bl	8002970 <HAL_RCC_GetPCLK1Freq>
 80037ca:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037d8:	f040 810c 	bne.w	80039f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037e0:	2200      	movs	r2, #0
 80037e2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80037e6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80037ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80037ee:	4622      	mov	r2, r4
 80037f0:	462b      	mov	r3, r5
 80037f2:	1891      	adds	r1, r2, r2
 80037f4:	65b9      	str	r1, [r7, #88]	; 0x58
 80037f6:	415b      	adcs	r3, r3
 80037f8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80037fe:	4621      	mov	r1, r4
 8003800:	eb12 0801 	adds.w	r8, r2, r1
 8003804:	4629      	mov	r1, r5
 8003806:	eb43 0901 	adc.w	r9, r3, r1
 800380a:	f04f 0200 	mov.w	r2, #0
 800380e:	f04f 0300 	mov.w	r3, #0
 8003812:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003816:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800381a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800381e:	4690      	mov	r8, r2
 8003820:	4699      	mov	r9, r3
 8003822:	4623      	mov	r3, r4
 8003824:	eb18 0303 	adds.w	r3, r8, r3
 8003828:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800382c:	462b      	mov	r3, r5
 800382e:	eb49 0303 	adc.w	r3, r9, r3
 8003832:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003842:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003846:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800384a:	460b      	mov	r3, r1
 800384c:	18db      	adds	r3, r3, r3
 800384e:	653b      	str	r3, [r7, #80]	; 0x50
 8003850:	4613      	mov	r3, r2
 8003852:	eb42 0303 	adc.w	r3, r2, r3
 8003856:	657b      	str	r3, [r7, #84]	; 0x54
 8003858:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800385c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003860:	f7fc fd16 	bl	8000290 <__aeabi_uldivmod>
 8003864:	4602      	mov	r2, r0
 8003866:	460b      	mov	r3, r1
 8003868:	4b61      	ldr	r3, [pc, #388]	; (80039f0 <UART_SetConfig+0x2d4>)
 800386a:	fba3 2302 	umull	r2, r3, r3, r2
 800386e:	095b      	lsrs	r3, r3, #5
 8003870:	011c      	lsls	r4, r3, #4
 8003872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003876:	2200      	movs	r2, #0
 8003878:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800387c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003880:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003884:	4642      	mov	r2, r8
 8003886:	464b      	mov	r3, r9
 8003888:	1891      	adds	r1, r2, r2
 800388a:	64b9      	str	r1, [r7, #72]	; 0x48
 800388c:	415b      	adcs	r3, r3
 800388e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003890:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003894:	4641      	mov	r1, r8
 8003896:	eb12 0a01 	adds.w	sl, r2, r1
 800389a:	4649      	mov	r1, r9
 800389c:	eb43 0b01 	adc.w	fp, r3, r1
 80038a0:	f04f 0200 	mov.w	r2, #0
 80038a4:	f04f 0300 	mov.w	r3, #0
 80038a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038b4:	4692      	mov	sl, r2
 80038b6:	469b      	mov	fp, r3
 80038b8:	4643      	mov	r3, r8
 80038ba:	eb1a 0303 	adds.w	r3, sl, r3
 80038be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80038c2:	464b      	mov	r3, r9
 80038c4:	eb4b 0303 	adc.w	r3, fp, r3
 80038c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80038cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038d8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80038dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80038e0:	460b      	mov	r3, r1
 80038e2:	18db      	adds	r3, r3, r3
 80038e4:	643b      	str	r3, [r7, #64]	; 0x40
 80038e6:	4613      	mov	r3, r2
 80038e8:	eb42 0303 	adc.w	r3, r2, r3
 80038ec:	647b      	str	r3, [r7, #68]	; 0x44
 80038ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80038f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80038f6:	f7fc fccb 	bl	8000290 <__aeabi_uldivmod>
 80038fa:	4602      	mov	r2, r0
 80038fc:	460b      	mov	r3, r1
 80038fe:	4611      	mov	r1, r2
 8003900:	4b3b      	ldr	r3, [pc, #236]	; (80039f0 <UART_SetConfig+0x2d4>)
 8003902:	fba3 2301 	umull	r2, r3, r3, r1
 8003906:	095b      	lsrs	r3, r3, #5
 8003908:	2264      	movs	r2, #100	; 0x64
 800390a:	fb02 f303 	mul.w	r3, r2, r3
 800390e:	1acb      	subs	r3, r1, r3
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003916:	4b36      	ldr	r3, [pc, #216]	; (80039f0 <UART_SetConfig+0x2d4>)
 8003918:	fba3 2302 	umull	r2, r3, r3, r2
 800391c:	095b      	lsrs	r3, r3, #5
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003924:	441c      	add	r4, r3
 8003926:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800392a:	2200      	movs	r2, #0
 800392c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003930:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003934:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003938:	4642      	mov	r2, r8
 800393a:	464b      	mov	r3, r9
 800393c:	1891      	adds	r1, r2, r2
 800393e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003940:	415b      	adcs	r3, r3
 8003942:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003944:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003948:	4641      	mov	r1, r8
 800394a:	1851      	adds	r1, r2, r1
 800394c:	6339      	str	r1, [r7, #48]	; 0x30
 800394e:	4649      	mov	r1, r9
 8003950:	414b      	adcs	r3, r1
 8003952:	637b      	str	r3, [r7, #52]	; 0x34
 8003954:	f04f 0200 	mov.w	r2, #0
 8003958:	f04f 0300 	mov.w	r3, #0
 800395c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003960:	4659      	mov	r1, fp
 8003962:	00cb      	lsls	r3, r1, #3
 8003964:	4651      	mov	r1, sl
 8003966:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800396a:	4651      	mov	r1, sl
 800396c:	00ca      	lsls	r2, r1, #3
 800396e:	4610      	mov	r0, r2
 8003970:	4619      	mov	r1, r3
 8003972:	4603      	mov	r3, r0
 8003974:	4642      	mov	r2, r8
 8003976:	189b      	adds	r3, r3, r2
 8003978:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800397c:	464b      	mov	r3, r9
 800397e:	460a      	mov	r2, r1
 8003980:	eb42 0303 	adc.w	r3, r2, r3
 8003984:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003994:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003998:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800399c:	460b      	mov	r3, r1
 800399e:	18db      	adds	r3, r3, r3
 80039a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80039a2:	4613      	mov	r3, r2
 80039a4:	eb42 0303 	adc.w	r3, r2, r3
 80039a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80039ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80039b2:	f7fc fc6d 	bl	8000290 <__aeabi_uldivmod>
 80039b6:	4602      	mov	r2, r0
 80039b8:	460b      	mov	r3, r1
 80039ba:	4b0d      	ldr	r3, [pc, #52]	; (80039f0 <UART_SetConfig+0x2d4>)
 80039bc:	fba3 1302 	umull	r1, r3, r3, r2
 80039c0:	095b      	lsrs	r3, r3, #5
 80039c2:	2164      	movs	r1, #100	; 0x64
 80039c4:	fb01 f303 	mul.w	r3, r1, r3
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	3332      	adds	r3, #50	; 0x32
 80039ce:	4a08      	ldr	r2, [pc, #32]	; (80039f0 <UART_SetConfig+0x2d4>)
 80039d0:	fba2 2303 	umull	r2, r3, r2, r3
 80039d4:	095b      	lsrs	r3, r3, #5
 80039d6:	f003 0207 	and.w	r2, r3, #7
 80039da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4422      	add	r2, r4
 80039e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039e4:	e105      	b.n	8003bf2 <UART_SetConfig+0x4d6>
 80039e6:	bf00      	nop
 80039e8:	40011000 	.word	0x40011000
 80039ec:	40011400 	.word	0x40011400
 80039f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039f8:	2200      	movs	r2, #0
 80039fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80039fe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003a02:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003a06:	4642      	mov	r2, r8
 8003a08:	464b      	mov	r3, r9
 8003a0a:	1891      	adds	r1, r2, r2
 8003a0c:	6239      	str	r1, [r7, #32]
 8003a0e:	415b      	adcs	r3, r3
 8003a10:	627b      	str	r3, [r7, #36]	; 0x24
 8003a12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a16:	4641      	mov	r1, r8
 8003a18:	1854      	adds	r4, r2, r1
 8003a1a:	4649      	mov	r1, r9
 8003a1c:	eb43 0501 	adc.w	r5, r3, r1
 8003a20:	f04f 0200 	mov.w	r2, #0
 8003a24:	f04f 0300 	mov.w	r3, #0
 8003a28:	00eb      	lsls	r3, r5, #3
 8003a2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a2e:	00e2      	lsls	r2, r4, #3
 8003a30:	4614      	mov	r4, r2
 8003a32:	461d      	mov	r5, r3
 8003a34:	4643      	mov	r3, r8
 8003a36:	18e3      	adds	r3, r4, r3
 8003a38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003a3c:	464b      	mov	r3, r9
 8003a3e:	eb45 0303 	adc.w	r3, r5, r3
 8003a42:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a52:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003a56:	f04f 0200 	mov.w	r2, #0
 8003a5a:	f04f 0300 	mov.w	r3, #0
 8003a5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a62:	4629      	mov	r1, r5
 8003a64:	008b      	lsls	r3, r1, #2
 8003a66:	4621      	mov	r1, r4
 8003a68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	008a      	lsls	r2, r1, #2
 8003a70:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003a74:	f7fc fc0c 	bl	8000290 <__aeabi_uldivmod>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4b60      	ldr	r3, [pc, #384]	; (8003c00 <UART_SetConfig+0x4e4>)
 8003a7e:	fba3 2302 	umull	r2, r3, r3, r2
 8003a82:	095b      	lsrs	r3, r3, #5
 8003a84:	011c      	lsls	r4, r3, #4
 8003a86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a90:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003a94:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003a98:	4642      	mov	r2, r8
 8003a9a:	464b      	mov	r3, r9
 8003a9c:	1891      	adds	r1, r2, r2
 8003a9e:	61b9      	str	r1, [r7, #24]
 8003aa0:	415b      	adcs	r3, r3
 8003aa2:	61fb      	str	r3, [r7, #28]
 8003aa4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003aa8:	4641      	mov	r1, r8
 8003aaa:	1851      	adds	r1, r2, r1
 8003aac:	6139      	str	r1, [r7, #16]
 8003aae:	4649      	mov	r1, r9
 8003ab0:	414b      	adcs	r3, r1
 8003ab2:	617b      	str	r3, [r7, #20]
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ac0:	4659      	mov	r1, fp
 8003ac2:	00cb      	lsls	r3, r1, #3
 8003ac4:	4651      	mov	r1, sl
 8003ac6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003aca:	4651      	mov	r1, sl
 8003acc:	00ca      	lsls	r2, r1, #3
 8003ace:	4610      	mov	r0, r2
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	4642      	mov	r2, r8
 8003ad6:	189b      	adds	r3, r3, r2
 8003ad8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003adc:	464b      	mov	r3, r9
 8003ade:	460a      	mov	r2, r1
 8003ae0:	eb42 0303 	adc.w	r3, r2, r3
 8003ae4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	67bb      	str	r3, [r7, #120]	; 0x78
 8003af2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003af4:	f04f 0200 	mov.w	r2, #0
 8003af8:	f04f 0300 	mov.w	r3, #0
 8003afc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003b00:	4649      	mov	r1, r9
 8003b02:	008b      	lsls	r3, r1, #2
 8003b04:	4641      	mov	r1, r8
 8003b06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b0a:	4641      	mov	r1, r8
 8003b0c:	008a      	lsls	r2, r1, #2
 8003b0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003b12:	f7fc fbbd 	bl	8000290 <__aeabi_uldivmod>
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4b39      	ldr	r3, [pc, #228]	; (8003c00 <UART_SetConfig+0x4e4>)
 8003b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8003b20:	095b      	lsrs	r3, r3, #5
 8003b22:	2164      	movs	r1, #100	; 0x64
 8003b24:	fb01 f303 	mul.w	r3, r1, r3
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	3332      	adds	r3, #50	; 0x32
 8003b2e:	4a34      	ldr	r2, [pc, #208]	; (8003c00 <UART_SetConfig+0x4e4>)
 8003b30:	fba2 2303 	umull	r2, r3, r2, r3
 8003b34:	095b      	lsrs	r3, r3, #5
 8003b36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b3a:	441c      	add	r4, r3
 8003b3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b40:	2200      	movs	r2, #0
 8003b42:	673b      	str	r3, [r7, #112]	; 0x70
 8003b44:	677a      	str	r2, [r7, #116]	; 0x74
 8003b46:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003b4a:	4642      	mov	r2, r8
 8003b4c:	464b      	mov	r3, r9
 8003b4e:	1891      	adds	r1, r2, r2
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	415b      	adcs	r3, r3
 8003b54:	60fb      	str	r3, [r7, #12]
 8003b56:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b5a:	4641      	mov	r1, r8
 8003b5c:	1851      	adds	r1, r2, r1
 8003b5e:	6039      	str	r1, [r7, #0]
 8003b60:	4649      	mov	r1, r9
 8003b62:	414b      	adcs	r3, r1
 8003b64:	607b      	str	r3, [r7, #4]
 8003b66:	f04f 0200 	mov.w	r2, #0
 8003b6a:	f04f 0300 	mov.w	r3, #0
 8003b6e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b72:	4659      	mov	r1, fp
 8003b74:	00cb      	lsls	r3, r1, #3
 8003b76:	4651      	mov	r1, sl
 8003b78:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b7c:	4651      	mov	r1, sl
 8003b7e:	00ca      	lsls	r2, r1, #3
 8003b80:	4610      	mov	r0, r2
 8003b82:	4619      	mov	r1, r3
 8003b84:	4603      	mov	r3, r0
 8003b86:	4642      	mov	r2, r8
 8003b88:	189b      	adds	r3, r3, r2
 8003b8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b8c:	464b      	mov	r3, r9
 8003b8e:	460a      	mov	r2, r1
 8003b90:	eb42 0303 	adc.w	r3, r2, r3
 8003b94:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	663b      	str	r3, [r7, #96]	; 0x60
 8003ba0:	667a      	str	r2, [r7, #100]	; 0x64
 8003ba2:	f04f 0200 	mov.w	r2, #0
 8003ba6:	f04f 0300 	mov.w	r3, #0
 8003baa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003bae:	4649      	mov	r1, r9
 8003bb0:	008b      	lsls	r3, r1, #2
 8003bb2:	4641      	mov	r1, r8
 8003bb4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bb8:	4641      	mov	r1, r8
 8003bba:	008a      	lsls	r2, r1, #2
 8003bbc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003bc0:	f7fc fb66 	bl	8000290 <__aeabi_uldivmod>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	4b0d      	ldr	r3, [pc, #52]	; (8003c00 <UART_SetConfig+0x4e4>)
 8003bca:	fba3 1302 	umull	r1, r3, r3, r2
 8003bce:	095b      	lsrs	r3, r3, #5
 8003bd0:	2164      	movs	r1, #100	; 0x64
 8003bd2:	fb01 f303 	mul.w	r3, r1, r3
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	3332      	adds	r3, #50	; 0x32
 8003bdc:	4a08      	ldr	r2, [pc, #32]	; (8003c00 <UART_SetConfig+0x4e4>)
 8003bde:	fba2 2303 	umull	r2, r3, r2, r3
 8003be2:	095b      	lsrs	r3, r3, #5
 8003be4:	f003 020f 	and.w	r2, r3, #15
 8003be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4422      	add	r2, r4
 8003bf0:	609a      	str	r2, [r3, #8]
}
 8003bf2:	bf00      	nop
 8003bf4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bfe:	bf00      	nop
 8003c00:	51eb851f 	.word	0x51eb851f

08003c04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003c04:	b084      	sub	sp, #16
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b084      	sub	sp, #16
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
 8003c0e:	f107 001c 	add.w	r0, r7, #28
 8003c12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d122      	bne.n	8003c62 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c20:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003c30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003c44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d105      	bne.n	8003c56 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 faa2 	bl	80041a0 <USB_CoreReset>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	73fb      	strb	r3, [r7, #15]
 8003c60:	e01a      	b.n	8003c98 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 fa96 	bl	80041a0 <USB_CoreReset>
 8003c74:	4603      	mov	r3, r0
 8003c76:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003c78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d106      	bne.n	8003c8c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c82:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	639a      	str	r2, [r3, #56]	; 0x38
 8003c8a:	e005      	b.n	8003c98 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c90:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d10b      	bne.n	8003cb6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f043 0206 	orr.w	r2, r3, #6
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	f043 0220 	orr.w	r2, r3, #32
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003cc2:	b004      	add	sp, #16
 8003cc4:	4770      	bx	lr

08003cc6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f023 0201 	bic.w	r2, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003d04:	78fb      	ldrb	r3, [r7, #3]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d115      	bne.n	8003d36 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003d16:	2001      	movs	r0, #1
 8003d18:	f7fd fa8c 	bl	8001234 <HAL_Delay>
      ms++;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 fa2e 	bl	8004184 <USB_GetMode>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d01e      	beq.n	8003d6c <USB_SetCurrentMode+0x84>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2b31      	cmp	r3, #49	; 0x31
 8003d32:	d9f0      	bls.n	8003d16 <USB_SetCurrentMode+0x2e>
 8003d34:	e01a      	b.n	8003d6c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003d36:	78fb      	ldrb	r3, [r7, #3]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d115      	bne.n	8003d68 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003d48:	2001      	movs	r0, #1
 8003d4a:	f7fd fa73 	bl	8001234 <HAL_Delay>
      ms++;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	3301      	adds	r3, #1
 8003d52:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 fa15 	bl	8004184 <USB_GetMode>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d005      	beq.n	8003d6c <USB_SetCurrentMode+0x84>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2b31      	cmp	r3, #49	; 0x31
 8003d64:	d9f0      	bls.n	8003d48 <USB_SetCurrentMode+0x60>
 8003d66:	e001      	b.n	8003d6c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e005      	b.n	8003d78 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2b32      	cmp	r3, #50	; 0x32
 8003d70:	d101      	bne.n	8003d76 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e000      	b.n	8003d78 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d80:	b084      	sub	sp, #16
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b086      	sub	sp, #24
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003d8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003d92:	2300      	movs	r3, #0
 8003d94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	e009      	b.n	8003db4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	3340      	adds	r3, #64	; 0x40
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4413      	add	r3, r2
 8003daa:	2200      	movs	r2, #0
 8003dac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	3301      	adds	r3, #1
 8003db2:	613b      	str	r3, [r7, #16]
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	2b0e      	cmp	r3, #14
 8003db8:	d9f2      	bls.n	8003da0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003dba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d11c      	bne.n	8003dfa <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003dce:	f043 0302 	orr.w	r3, r3, #2
 8003dd2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	639a      	str	r2, [r3, #56]	; 0x38
 8003df8:	e00b      	b.n	8003e12 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dfe:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e0a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003e18:	461a      	mov	r2, r3
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e24:	4619      	mov	r1, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	680b      	ldr	r3, [r1, #0]
 8003e30:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d10c      	bne.n	8003e52 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d104      	bne.n	8003e48 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003e3e:	2100      	movs	r1, #0
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 f965 	bl	8004110 <USB_SetDevSpeed>
 8003e46:	e008      	b.n	8003e5a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003e48:	2101      	movs	r1, #1
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f960 	bl	8004110 <USB_SetDevSpeed>
 8003e50:	e003      	b.n	8003e5a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003e52:	2103      	movs	r1, #3
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 f95b 	bl	8004110 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003e5a:	2110      	movs	r1, #16
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 f8f3 	bl	8004048 <USB_FlushTxFifo>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 f91f 	bl	80040b0 <USB_FlushRxFifo>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e82:	461a      	mov	r2, r3
 8003e84:	2300      	movs	r3, #0
 8003e86:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e8e:	461a      	mov	r2, r3
 8003e90:	2300      	movs	r3, #0
 8003e92:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	613b      	str	r3, [r7, #16]
 8003ea4:	e043      	b.n	8003f2e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	015a      	lsls	r2, r3, #5
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	4413      	add	r3, r2
 8003eae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003eb8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003ebc:	d118      	bne.n	8003ef0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10a      	bne.n	8003eda <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	015a      	lsls	r2, r3, #5
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4413      	add	r3, r2
 8003ecc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003ed6:	6013      	str	r3, [r2, #0]
 8003ed8:	e013      	b.n	8003f02 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	015a      	lsls	r2, r3, #5
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003eec:	6013      	str	r3, [r2, #0]
 8003eee:	e008      	b.n	8003f02 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	015a      	lsls	r2, r3, #5
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003efc:	461a      	mov	r2, r3
 8003efe:	2300      	movs	r3, #0
 8003f00:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	015a      	lsls	r2, r3, #5
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	4413      	add	r3, r2
 8003f0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f0e:	461a      	mov	r2, r3
 8003f10:	2300      	movs	r3, #0
 8003f12:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f20:	461a      	mov	r2, r3
 8003f22:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003f26:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d3b7      	bcc.n	8003ea6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f36:	2300      	movs	r3, #0
 8003f38:	613b      	str	r3, [r7, #16]
 8003f3a:	e043      	b.n	8003fc4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	015a      	lsls	r2, r3, #5
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4413      	add	r3, r2
 8003f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f4e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f52:	d118      	bne.n	8003f86 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10a      	bne.n	8003f70 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	015a      	lsls	r2, r3, #5
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4413      	add	r3, r2
 8003f62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f66:	461a      	mov	r2, r3
 8003f68:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003f6c:	6013      	str	r3, [r2, #0]
 8003f6e:	e013      	b.n	8003f98 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	015a      	lsls	r2, r3, #5
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	4413      	add	r3, r2
 8003f78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003f82:	6013      	str	r3, [r2, #0]
 8003f84:	e008      	b.n	8003f98 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	015a      	lsls	r2, r3, #5
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f92:	461a      	mov	r2, r3
 8003f94:	2300      	movs	r3, #0
 8003f96:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	015a      	lsls	r2, r3, #5
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	4413      	add	r3, r2
 8003fa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	015a      	lsls	r2, r3, #5
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003fbc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	613b      	str	r3, [r7, #16]
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d3b7      	bcc.n	8003f3c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fd2:	691b      	ldr	r3, [r3, #16]
 8003fd4:	68fa      	ldr	r2, [r7, #12]
 8003fd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fde:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003fec:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d105      	bne.n	8004000 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	f043 0210 	orr.w	r2, r3, #16
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	699a      	ldr	r2, [r3, #24]
 8004004:	4b0f      	ldr	r3, [pc, #60]	; (8004044 <USB_DevInit+0x2c4>)
 8004006:	4313      	orrs	r3, r2
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800400c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800400e:	2b00      	cmp	r3, #0
 8004010:	d005      	beq.n	800401e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	f043 0208 	orr.w	r2, r3, #8
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800401e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004020:	2b01      	cmp	r3, #1
 8004022:	d107      	bne.n	8004034 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	699b      	ldr	r3, [r3, #24]
 8004028:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800402c:	f043 0304 	orr.w	r3, r3, #4
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004034:	7dfb      	ldrb	r3, [r7, #23]
}
 8004036:	4618      	mov	r0, r3
 8004038:	3718      	adds	r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004040:	b004      	add	sp, #16
 8004042:	4770      	bx	lr
 8004044:	803c3800 	.word	0x803c3800

08004048 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004052:	2300      	movs	r3, #0
 8004054:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	3301      	adds	r3, #1
 800405a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	4a13      	ldr	r2, [pc, #76]	; (80040ac <USB_FlushTxFifo+0x64>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d901      	bls.n	8004068 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e01b      	b.n	80040a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	2b00      	cmp	r3, #0
 800406e:	daf2      	bge.n	8004056 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004070:	2300      	movs	r3, #0
 8004072:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	019b      	lsls	r3, r3, #6
 8004078:	f043 0220 	orr.w	r2, r3, #32
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	3301      	adds	r3, #1
 8004084:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	4a08      	ldr	r2, [pc, #32]	; (80040ac <USB_FlushTxFifo+0x64>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d901      	bls.n	8004092 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e006      	b.n	80040a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	f003 0320 	and.w	r3, r3, #32
 800409a:	2b20      	cmp	r3, #32
 800409c:	d0f0      	beq.n	8004080 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	00030d40 	.word	0x00030d40

080040b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	3301      	adds	r3, #1
 80040c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4a11      	ldr	r2, [pc, #68]	; (800410c <USB_FlushRxFifo+0x5c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d901      	bls.n	80040ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e018      	b.n	8004100 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	daf2      	bge.n	80040bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2210      	movs	r2, #16
 80040de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	3301      	adds	r3, #1
 80040e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	4a08      	ldr	r2, [pc, #32]	; (800410c <USB_FlushRxFifo+0x5c>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d901      	bls.n	80040f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e006      	b.n	8004100 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f003 0310 	and.w	r3, r3, #16
 80040fa:	2b10      	cmp	r3, #16
 80040fc:	d0f0      	beq.n	80040e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3714      	adds	r7, #20
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	00030d40 	.word	0x00030d40

08004110 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	460b      	mov	r3, r1
 800411a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	78fb      	ldrb	r3, [r7, #3]
 800412a:	68f9      	ldr	r1, [r7, #12]
 800412c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004130:	4313      	orrs	r3, r2
 8004132:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr

08004142 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004142:	b480      	push	{r7}
 8004144:	b085      	sub	sp, #20
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800415c:	f023 0303 	bic.w	r3, r3, #3
 8004160:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004170:	f043 0302 	orr.w	r3, r3, #2
 8004174:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3714      	adds	r7, #20
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	f003 0301 	and.w	r3, r3, #1
}
 8004194:	4618      	mov	r0, r3
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b085      	sub	sp, #20
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	3301      	adds	r3, #1
 80041b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4a13      	ldr	r2, [pc, #76]	; (8004204 <USB_CoreReset+0x64>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d901      	bls.n	80041be <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e01b      	b.n	80041f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	daf2      	bge.n	80041ac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	f043 0201 	orr.w	r2, r3, #1
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	3301      	adds	r3, #1
 80041da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	4a09      	ldr	r2, [pc, #36]	; (8004204 <USB_CoreReset+0x64>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d901      	bls.n	80041e8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e006      	b.n	80041f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d0f0      	beq.n	80041d6 <USB_CoreReset+0x36>

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3714      	adds	r7, #20
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	00030d40 	.word	0x00030d40

08004208 <atoi>:
 8004208:	220a      	movs	r2, #10
 800420a:	2100      	movs	r1, #0
 800420c:	f000 b938 	b.w	8004480 <strtol>

08004210 <__errno>:
 8004210:	4b01      	ldr	r3, [pc, #4]	; (8004218 <__errno+0x8>)
 8004212:	6818      	ldr	r0, [r3, #0]
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	2000000c 	.word	0x2000000c

0800421c <__libc_init_array>:
 800421c:	b570      	push	{r4, r5, r6, lr}
 800421e:	4d0d      	ldr	r5, [pc, #52]	; (8004254 <__libc_init_array+0x38>)
 8004220:	4c0d      	ldr	r4, [pc, #52]	; (8004258 <__libc_init_array+0x3c>)
 8004222:	1b64      	subs	r4, r4, r5
 8004224:	10a4      	asrs	r4, r4, #2
 8004226:	2600      	movs	r6, #0
 8004228:	42a6      	cmp	r6, r4
 800422a:	d109      	bne.n	8004240 <__libc_init_array+0x24>
 800422c:	4d0b      	ldr	r5, [pc, #44]	; (800425c <__libc_init_array+0x40>)
 800422e:	4c0c      	ldr	r4, [pc, #48]	; (8004260 <__libc_init_array+0x44>)
 8004230:	f001 fae6 	bl	8005800 <_init>
 8004234:	1b64      	subs	r4, r4, r5
 8004236:	10a4      	asrs	r4, r4, #2
 8004238:	2600      	movs	r6, #0
 800423a:	42a6      	cmp	r6, r4
 800423c:	d105      	bne.n	800424a <__libc_init_array+0x2e>
 800423e:	bd70      	pop	{r4, r5, r6, pc}
 8004240:	f855 3b04 	ldr.w	r3, [r5], #4
 8004244:	4798      	blx	r3
 8004246:	3601      	adds	r6, #1
 8004248:	e7ee      	b.n	8004228 <__libc_init_array+0xc>
 800424a:	f855 3b04 	ldr.w	r3, [r5], #4
 800424e:	4798      	blx	r3
 8004250:	3601      	adds	r6, #1
 8004252:	e7f2      	b.n	800423a <__libc_init_array+0x1e>
 8004254:	08005aa8 	.word	0x08005aa8
 8004258:	08005aa8 	.word	0x08005aa8
 800425c:	08005aa8 	.word	0x08005aa8
 8004260:	08005aac 	.word	0x08005aac

08004264 <memset>:
 8004264:	4402      	add	r2, r0
 8004266:	4603      	mov	r3, r0
 8004268:	4293      	cmp	r3, r2
 800426a:	d100      	bne.n	800426e <memset+0xa>
 800426c:	4770      	bx	lr
 800426e:	f803 1b01 	strb.w	r1, [r3], #1
 8004272:	e7f9      	b.n	8004268 <memset+0x4>

08004274 <siprintf>:
 8004274:	b40e      	push	{r1, r2, r3}
 8004276:	b500      	push	{lr}
 8004278:	b09c      	sub	sp, #112	; 0x70
 800427a:	ab1d      	add	r3, sp, #116	; 0x74
 800427c:	9002      	str	r0, [sp, #8]
 800427e:	9006      	str	r0, [sp, #24]
 8004280:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004284:	4809      	ldr	r0, [pc, #36]	; (80042ac <siprintf+0x38>)
 8004286:	9107      	str	r1, [sp, #28]
 8004288:	9104      	str	r1, [sp, #16]
 800428a:	4909      	ldr	r1, [pc, #36]	; (80042b0 <siprintf+0x3c>)
 800428c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004290:	9105      	str	r1, [sp, #20]
 8004292:	6800      	ldr	r0, [r0, #0]
 8004294:	9301      	str	r3, [sp, #4]
 8004296:	a902      	add	r1, sp, #8
 8004298:	f000 fa70 	bl	800477c <_svfiprintf_r>
 800429c:	9b02      	ldr	r3, [sp, #8]
 800429e:	2200      	movs	r2, #0
 80042a0:	701a      	strb	r2, [r3, #0]
 80042a2:	b01c      	add	sp, #112	; 0x70
 80042a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80042a8:	b003      	add	sp, #12
 80042aa:	4770      	bx	lr
 80042ac:	2000000c 	.word	0x2000000c
 80042b0:	ffff0208 	.word	0xffff0208

080042b4 <strcpy>:
 80042b4:	4603      	mov	r3, r0
 80042b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042ba:	f803 2b01 	strb.w	r2, [r3], #1
 80042be:	2a00      	cmp	r2, #0
 80042c0:	d1f9      	bne.n	80042b6 <strcpy+0x2>
 80042c2:	4770      	bx	lr

080042c4 <strtok>:
 80042c4:	4b16      	ldr	r3, [pc, #88]	; (8004320 <strtok+0x5c>)
 80042c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80042c8:	681e      	ldr	r6, [r3, #0]
 80042ca:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80042cc:	4605      	mov	r5, r0
 80042ce:	b9fc      	cbnz	r4, 8004310 <strtok+0x4c>
 80042d0:	2050      	movs	r0, #80	; 0x50
 80042d2:	9101      	str	r1, [sp, #4]
 80042d4:	f000 f90e 	bl	80044f4 <malloc>
 80042d8:	9901      	ldr	r1, [sp, #4]
 80042da:	65b0      	str	r0, [r6, #88]	; 0x58
 80042dc:	4602      	mov	r2, r0
 80042de:	b920      	cbnz	r0, 80042ea <strtok+0x26>
 80042e0:	4b10      	ldr	r3, [pc, #64]	; (8004324 <strtok+0x60>)
 80042e2:	4811      	ldr	r0, [pc, #68]	; (8004328 <strtok+0x64>)
 80042e4:	2157      	movs	r1, #87	; 0x57
 80042e6:	f000 f8d5 	bl	8004494 <__assert_func>
 80042ea:	e9c0 4400 	strd	r4, r4, [r0]
 80042ee:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80042f2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80042f6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80042fa:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80042fe:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004302:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004306:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800430a:	6184      	str	r4, [r0, #24]
 800430c:	7704      	strb	r4, [r0, #28]
 800430e:	6244      	str	r4, [r0, #36]	; 0x24
 8004310:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8004312:	2301      	movs	r3, #1
 8004314:	4628      	mov	r0, r5
 8004316:	b002      	add	sp, #8
 8004318:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800431c:	f000 b806 	b.w	800432c <__strtok_r>
 8004320:	2000000c 	.word	0x2000000c
 8004324:	0800585c 	.word	0x0800585c
 8004328:	08005873 	.word	0x08005873

0800432c <__strtok_r>:
 800432c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800432e:	b908      	cbnz	r0, 8004334 <__strtok_r+0x8>
 8004330:	6810      	ldr	r0, [r2, #0]
 8004332:	b188      	cbz	r0, 8004358 <__strtok_r+0x2c>
 8004334:	4604      	mov	r4, r0
 8004336:	4620      	mov	r0, r4
 8004338:	f814 5b01 	ldrb.w	r5, [r4], #1
 800433c:	460f      	mov	r7, r1
 800433e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004342:	b91e      	cbnz	r6, 800434c <__strtok_r+0x20>
 8004344:	b965      	cbnz	r5, 8004360 <__strtok_r+0x34>
 8004346:	6015      	str	r5, [r2, #0]
 8004348:	4628      	mov	r0, r5
 800434a:	e005      	b.n	8004358 <__strtok_r+0x2c>
 800434c:	42b5      	cmp	r5, r6
 800434e:	d1f6      	bne.n	800433e <__strtok_r+0x12>
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1f0      	bne.n	8004336 <__strtok_r+0xa>
 8004354:	6014      	str	r4, [r2, #0]
 8004356:	7003      	strb	r3, [r0, #0]
 8004358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800435a:	461c      	mov	r4, r3
 800435c:	e00c      	b.n	8004378 <__strtok_r+0x4c>
 800435e:	b915      	cbnz	r5, 8004366 <__strtok_r+0x3a>
 8004360:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004364:	460e      	mov	r6, r1
 8004366:	f816 5b01 	ldrb.w	r5, [r6], #1
 800436a:	42ab      	cmp	r3, r5
 800436c:	d1f7      	bne.n	800435e <__strtok_r+0x32>
 800436e:	2b00      	cmp	r3, #0
 8004370:	d0f3      	beq.n	800435a <__strtok_r+0x2e>
 8004372:	2300      	movs	r3, #0
 8004374:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004378:	6014      	str	r4, [r2, #0]
 800437a:	e7ed      	b.n	8004358 <__strtok_r+0x2c>

0800437c <_strtol_l.constprop.0>:
 800437c:	2b01      	cmp	r3, #1
 800437e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004382:	d001      	beq.n	8004388 <_strtol_l.constprop.0+0xc>
 8004384:	2b24      	cmp	r3, #36	; 0x24
 8004386:	d906      	bls.n	8004396 <_strtol_l.constprop.0+0x1a>
 8004388:	f7ff ff42 	bl	8004210 <__errno>
 800438c:	2316      	movs	r3, #22
 800438e:	6003      	str	r3, [r0, #0]
 8004390:	2000      	movs	r0, #0
 8004392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004396:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800447c <_strtol_l.constprop.0+0x100>
 800439a:	460d      	mov	r5, r1
 800439c:	462e      	mov	r6, r5
 800439e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80043a2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80043a6:	f017 0708 	ands.w	r7, r7, #8
 80043aa:	d1f7      	bne.n	800439c <_strtol_l.constprop.0+0x20>
 80043ac:	2c2d      	cmp	r4, #45	; 0x2d
 80043ae:	d132      	bne.n	8004416 <_strtol_l.constprop.0+0x9a>
 80043b0:	782c      	ldrb	r4, [r5, #0]
 80043b2:	2701      	movs	r7, #1
 80043b4:	1cb5      	adds	r5, r6, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d05b      	beq.n	8004472 <_strtol_l.constprop.0+0xf6>
 80043ba:	2b10      	cmp	r3, #16
 80043bc:	d109      	bne.n	80043d2 <_strtol_l.constprop.0+0x56>
 80043be:	2c30      	cmp	r4, #48	; 0x30
 80043c0:	d107      	bne.n	80043d2 <_strtol_l.constprop.0+0x56>
 80043c2:	782c      	ldrb	r4, [r5, #0]
 80043c4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80043c8:	2c58      	cmp	r4, #88	; 0x58
 80043ca:	d14d      	bne.n	8004468 <_strtol_l.constprop.0+0xec>
 80043cc:	786c      	ldrb	r4, [r5, #1]
 80043ce:	2310      	movs	r3, #16
 80043d0:	3502      	adds	r5, #2
 80043d2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80043d6:	f108 38ff 	add.w	r8, r8, #4294967295
 80043da:	f04f 0c00 	mov.w	ip, #0
 80043de:	fbb8 f9f3 	udiv	r9, r8, r3
 80043e2:	4666      	mov	r6, ip
 80043e4:	fb03 8a19 	mls	sl, r3, r9, r8
 80043e8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80043ec:	f1be 0f09 	cmp.w	lr, #9
 80043f0:	d816      	bhi.n	8004420 <_strtol_l.constprop.0+0xa4>
 80043f2:	4674      	mov	r4, lr
 80043f4:	42a3      	cmp	r3, r4
 80043f6:	dd24      	ble.n	8004442 <_strtol_l.constprop.0+0xc6>
 80043f8:	f1bc 0f00 	cmp.w	ip, #0
 80043fc:	db1e      	blt.n	800443c <_strtol_l.constprop.0+0xc0>
 80043fe:	45b1      	cmp	r9, r6
 8004400:	d31c      	bcc.n	800443c <_strtol_l.constprop.0+0xc0>
 8004402:	d101      	bne.n	8004408 <_strtol_l.constprop.0+0x8c>
 8004404:	45a2      	cmp	sl, r4
 8004406:	db19      	blt.n	800443c <_strtol_l.constprop.0+0xc0>
 8004408:	fb06 4603 	mla	r6, r6, r3, r4
 800440c:	f04f 0c01 	mov.w	ip, #1
 8004410:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004414:	e7e8      	b.n	80043e8 <_strtol_l.constprop.0+0x6c>
 8004416:	2c2b      	cmp	r4, #43	; 0x2b
 8004418:	bf04      	itt	eq
 800441a:	782c      	ldrbeq	r4, [r5, #0]
 800441c:	1cb5      	addeq	r5, r6, #2
 800441e:	e7ca      	b.n	80043b6 <_strtol_l.constprop.0+0x3a>
 8004420:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004424:	f1be 0f19 	cmp.w	lr, #25
 8004428:	d801      	bhi.n	800442e <_strtol_l.constprop.0+0xb2>
 800442a:	3c37      	subs	r4, #55	; 0x37
 800442c:	e7e2      	b.n	80043f4 <_strtol_l.constprop.0+0x78>
 800442e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8004432:	f1be 0f19 	cmp.w	lr, #25
 8004436:	d804      	bhi.n	8004442 <_strtol_l.constprop.0+0xc6>
 8004438:	3c57      	subs	r4, #87	; 0x57
 800443a:	e7db      	b.n	80043f4 <_strtol_l.constprop.0+0x78>
 800443c:	f04f 3cff 	mov.w	ip, #4294967295
 8004440:	e7e6      	b.n	8004410 <_strtol_l.constprop.0+0x94>
 8004442:	f1bc 0f00 	cmp.w	ip, #0
 8004446:	da05      	bge.n	8004454 <_strtol_l.constprop.0+0xd8>
 8004448:	2322      	movs	r3, #34	; 0x22
 800444a:	6003      	str	r3, [r0, #0]
 800444c:	4646      	mov	r6, r8
 800444e:	b942      	cbnz	r2, 8004462 <_strtol_l.constprop.0+0xe6>
 8004450:	4630      	mov	r0, r6
 8004452:	e79e      	b.n	8004392 <_strtol_l.constprop.0+0x16>
 8004454:	b107      	cbz	r7, 8004458 <_strtol_l.constprop.0+0xdc>
 8004456:	4276      	negs	r6, r6
 8004458:	2a00      	cmp	r2, #0
 800445a:	d0f9      	beq.n	8004450 <_strtol_l.constprop.0+0xd4>
 800445c:	f1bc 0f00 	cmp.w	ip, #0
 8004460:	d000      	beq.n	8004464 <_strtol_l.constprop.0+0xe8>
 8004462:	1e69      	subs	r1, r5, #1
 8004464:	6011      	str	r1, [r2, #0]
 8004466:	e7f3      	b.n	8004450 <_strtol_l.constprop.0+0xd4>
 8004468:	2430      	movs	r4, #48	; 0x30
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1b1      	bne.n	80043d2 <_strtol_l.constprop.0+0x56>
 800446e:	2308      	movs	r3, #8
 8004470:	e7af      	b.n	80043d2 <_strtol_l.constprop.0+0x56>
 8004472:	2c30      	cmp	r4, #48	; 0x30
 8004474:	d0a5      	beq.n	80043c2 <_strtol_l.constprop.0+0x46>
 8004476:	230a      	movs	r3, #10
 8004478:	e7ab      	b.n	80043d2 <_strtol_l.constprop.0+0x56>
 800447a:	bf00      	nop
 800447c:	0800590d 	.word	0x0800590d

08004480 <strtol>:
 8004480:	4613      	mov	r3, r2
 8004482:	460a      	mov	r2, r1
 8004484:	4601      	mov	r1, r0
 8004486:	4802      	ldr	r0, [pc, #8]	; (8004490 <strtol+0x10>)
 8004488:	6800      	ldr	r0, [r0, #0]
 800448a:	f7ff bf77 	b.w	800437c <_strtol_l.constprop.0>
 800448e:	bf00      	nop
 8004490:	2000000c 	.word	0x2000000c

08004494 <__assert_func>:
 8004494:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004496:	4614      	mov	r4, r2
 8004498:	461a      	mov	r2, r3
 800449a:	4b09      	ldr	r3, [pc, #36]	; (80044c0 <__assert_func+0x2c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4605      	mov	r5, r0
 80044a0:	68d8      	ldr	r0, [r3, #12]
 80044a2:	b14c      	cbz	r4, 80044b8 <__assert_func+0x24>
 80044a4:	4b07      	ldr	r3, [pc, #28]	; (80044c4 <__assert_func+0x30>)
 80044a6:	9100      	str	r1, [sp, #0]
 80044a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80044ac:	4906      	ldr	r1, [pc, #24]	; (80044c8 <__assert_func+0x34>)
 80044ae:	462b      	mov	r3, r5
 80044b0:	f000 f80e 	bl	80044d0 <fiprintf>
 80044b4:	f000 fe20 	bl	80050f8 <abort>
 80044b8:	4b04      	ldr	r3, [pc, #16]	; (80044cc <__assert_func+0x38>)
 80044ba:	461c      	mov	r4, r3
 80044bc:	e7f3      	b.n	80044a6 <__assert_func+0x12>
 80044be:	bf00      	nop
 80044c0:	2000000c 	.word	0x2000000c
 80044c4:	080058d0 	.word	0x080058d0
 80044c8:	080058dd 	.word	0x080058dd
 80044cc:	0800590b 	.word	0x0800590b

080044d0 <fiprintf>:
 80044d0:	b40e      	push	{r1, r2, r3}
 80044d2:	b503      	push	{r0, r1, lr}
 80044d4:	4601      	mov	r1, r0
 80044d6:	ab03      	add	r3, sp, #12
 80044d8:	4805      	ldr	r0, [pc, #20]	; (80044f0 <fiprintf+0x20>)
 80044da:	f853 2b04 	ldr.w	r2, [r3], #4
 80044de:	6800      	ldr	r0, [r0, #0]
 80044e0:	9301      	str	r3, [sp, #4]
 80044e2:	f000 fa75 	bl	80049d0 <_vfiprintf_r>
 80044e6:	b002      	add	sp, #8
 80044e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80044ec:	b003      	add	sp, #12
 80044ee:	4770      	bx	lr
 80044f0:	2000000c 	.word	0x2000000c

080044f4 <malloc>:
 80044f4:	4b02      	ldr	r3, [pc, #8]	; (8004500 <malloc+0xc>)
 80044f6:	4601      	mov	r1, r0
 80044f8:	6818      	ldr	r0, [r3, #0]
 80044fa:	f000 b86f 	b.w	80045dc <_malloc_r>
 80044fe:	bf00      	nop
 8004500:	2000000c 	.word	0x2000000c

08004504 <_free_r>:
 8004504:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004506:	2900      	cmp	r1, #0
 8004508:	d044      	beq.n	8004594 <_free_r+0x90>
 800450a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800450e:	9001      	str	r0, [sp, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	f1a1 0404 	sub.w	r4, r1, #4
 8004516:	bfb8      	it	lt
 8004518:	18e4      	addlt	r4, r4, r3
 800451a:	f001 f83d 	bl	8005598 <__malloc_lock>
 800451e:	4a1e      	ldr	r2, [pc, #120]	; (8004598 <_free_r+0x94>)
 8004520:	9801      	ldr	r0, [sp, #4]
 8004522:	6813      	ldr	r3, [r2, #0]
 8004524:	b933      	cbnz	r3, 8004534 <_free_r+0x30>
 8004526:	6063      	str	r3, [r4, #4]
 8004528:	6014      	str	r4, [r2, #0]
 800452a:	b003      	add	sp, #12
 800452c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004530:	f001 b838 	b.w	80055a4 <__malloc_unlock>
 8004534:	42a3      	cmp	r3, r4
 8004536:	d908      	bls.n	800454a <_free_r+0x46>
 8004538:	6825      	ldr	r5, [r4, #0]
 800453a:	1961      	adds	r1, r4, r5
 800453c:	428b      	cmp	r3, r1
 800453e:	bf01      	itttt	eq
 8004540:	6819      	ldreq	r1, [r3, #0]
 8004542:	685b      	ldreq	r3, [r3, #4]
 8004544:	1949      	addeq	r1, r1, r5
 8004546:	6021      	streq	r1, [r4, #0]
 8004548:	e7ed      	b.n	8004526 <_free_r+0x22>
 800454a:	461a      	mov	r2, r3
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	b10b      	cbz	r3, 8004554 <_free_r+0x50>
 8004550:	42a3      	cmp	r3, r4
 8004552:	d9fa      	bls.n	800454a <_free_r+0x46>
 8004554:	6811      	ldr	r1, [r2, #0]
 8004556:	1855      	adds	r5, r2, r1
 8004558:	42a5      	cmp	r5, r4
 800455a:	d10b      	bne.n	8004574 <_free_r+0x70>
 800455c:	6824      	ldr	r4, [r4, #0]
 800455e:	4421      	add	r1, r4
 8004560:	1854      	adds	r4, r2, r1
 8004562:	42a3      	cmp	r3, r4
 8004564:	6011      	str	r1, [r2, #0]
 8004566:	d1e0      	bne.n	800452a <_free_r+0x26>
 8004568:	681c      	ldr	r4, [r3, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	6053      	str	r3, [r2, #4]
 800456e:	4421      	add	r1, r4
 8004570:	6011      	str	r1, [r2, #0]
 8004572:	e7da      	b.n	800452a <_free_r+0x26>
 8004574:	d902      	bls.n	800457c <_free_r+0x78>
 8004576:	230c      	movs	r3, #12
 8004578:	6003      	str	r3, [r0, #0]
 800457a:	e7d6      	b.n	800452a <_free_r+0x26>
 800457c:	6825      	ldr	r5, [r4, #0]
 800457e:	1961      	adds	r1, r4, r5
 8004580:	428b      	cmp	r3, r1
 8004582:	bf04      	itt	eq
 8004584:	6819      	ldreq	r1, [r3, #0]
 8004586:	685b      	ldreq	r3, [r3, #4]
 8004588:	6063      	str	r3, [r4, #4]
 800458a:	bf04      	itt	eq
 800458c:	1949      	addeq	r1, r1, r5
 800458e:	6021      	streq	r1, [r4, #0]
 8004590:	6054      	str	r4, [r2, #4]
 8004592:	e7ca      	b.n	800452a <_free_r+0x26>
 8004594:	b003      	add	sp, #12
 8004596:	bd30      	pop	{r4, r5, pc}
 8004598:	2000084c 	.word	0x2000084c

0800459c <sbrk_aligned>:
 800459c:	b570      	push	{r4, r5, r6, lr}
 800459e:	4e0e      	ldr	r6, [pc, #56]	; (80045d8 <sbrk_aligned+0x3c>)
 80045a0:	460c      	mov	r4, r1
 80045a2:	6831      	ldr	r1, [r6, #0]
 80045a4:	4605      	mov	r5, r0
 80045a6:	b911      	cbnz	r1, 80045ae <sbrk_aligned+0x12>
 80045a8:	f000 fcd6 	bl	8004f58 <_sbrk_r>
 80045ac:	6030      	str	r0, [r6, #0]
 80045ae:	4621      	mov	r1, r4
 80045b0:	4628      	mov	r0, r5
 80045b2:	f000 fcd1 	bl	8004f58 <_sbrk_r>
 80045b6:	1c43      	adds	r3, r0, #1
 80045b8:	d00a      	beq.n	80045d0 <sbrk_aligned+0x34>
 80045ba:	1cc4      	adds	r4, r0, #3
 80045bc:	f024 0403 	bic.w	r4, r4, #3
 80045c0:	42a0      	cmp	r0, r4
 80045c2:	d007      	beq.n	80045d4 <sbrk_aligned+0x38>
 80045c4:	1a21      	subs	r1, r4, r0
 80045c6:	4628      	mov	r0, r5
 80045c8:	f000 fcc6 	bl	8004f58 <_sbrk_r>
 80045cc:	3001      	adds	r0, #1
 80045ce:	d101      	bne.n	80045d4 <sbrk_aligned+0x38>
 80045d0:	f04f 34ff 	mov.w	r4, #4294967295
 80045d4:	4620      	mov	r0, r4
 80045d6:	bd70      	pop	{r4, r5, r6, pc}
 80045d8:	20000850 	.word	0x20000850

080045dc <_malloc_r>:
 80045dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045e0:	1ccd      	adds	r5, r1, #3
 80045e2:	f025 0503 	bic.w	r5, r5, #3
 80045e6:	3508      	adds	r5, #8
 80045e8:	2d0c      	cmp	r5, #12
 80045ea:	bf38      	it	cc
 80045ec:	250c      	movcc	r5, #12
 80045ee:	2d00      	cmp	r5, #0
 80045f0:	4607      	mov	r7, r0
 80045f2:	db01      	blt.n	80045f8 <_malloc_r+0x1c>
 80045f4:	42a9      	cmp	r1, r5
 80045f6:	d905      	bls.n	8004604 <_malloc_r+0x28>
 80045f8:	230c      	movs	r3, #12
 80045fa:	603b      	str	r3, [r7, #0]
 80045fc:	2600      	movs	r6, #0
 80045fe:	4630      	mov	r0, r6
 8004600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004604:	4e2e      	ldr	r6, [pc, #184]	; (80046c0 <_malloc_r+0xe4>)
 8004606:	f000 ffc7 	bl	8005598 <__malloc_lock>
 800460a:	6833      	ldr	r3, [r6, #0]
 800460c:	461c      	mov	r4, r3
 800460e:	bb34      	cbnz	r4, 800465e <_malloc_r+0x82>
 8004610:	4629      	mov	r1, r5
 8004612:	4638      	mov	r0, r7
 8004614:	f7ff ffc2 	bl	800459c <sbrk_aligned>
 8004618:	1c43      	adds	r3, r0, #1
 800461a:	4604      	mov	r4, r0
 800461c:	d14d      	bne.n	80046ba <_malloc_r+0xde>
 800461e:	6834      	ldr	r4, [r6, #0]
 8004620:	4626      	mov	r6, r4
 8004622:	2e00      	cmp	r6, #0
 8004624:	d140      	bne.n	80046a8 <_malloc_r+0xcc>
 8004626:	6823      	ldr	r3, [r4, #0]
 8004628:	4631      	mov	r1, r6
 800462a:	4638      	mov	r0, r7
 800462c:	eb04 0803 	add.w	r8, r4, r3
 8004630:	f000 fc92 	bl	8004f58 <_sbrk_r>
 8004634:	4580      	cmp	r8, r0
 8004636:	d13a      	bne.n	80046ae <_malloc_r+0xd2>
 8004638:	6821      	ldr	r1, [r4, #0]
 800463a:	3503      	adds	r5, #3
 800463c:	1a6d      	subs	r5, r5, r1
 800463e:	f025 0503 	bic.w	r5, r5, #3
 8004642:	3508      	adds	r5, #8
 8004644:	2d0c      	cmp	r5, #12
 8004646:	bf38      	it	cc
 8004648:	250c      	movcc	r5, #12
 800464a:	4629      	mov	r1, r5
 800464c:	4638      	mov	r0, r7
 800464e:	f7ff ffa5 	bl	800459c <sbrk_aligned>
 8004652:	3001      	adds	r0, #1
 8004654:	d02b      	beq.n	80046ae <_malloc_r+0xd2>
 8004656:	6823      	ldr	r3, [r4, #0]
 8004658:	442b      	add	r3, r5
 800465a:	6023      	str	r3, [r4, #0]
 800465c:	e00e      	b.n	800467c <_malloc_r+0xa0>
 800465e:	6822      	ldr	r2, [r4, #0]
 8004660:	1b52      	subs	r2, r2, r5
 8004662:	d41e      	bmi.n	80046a2 <_malloc_r+0xc6>
 8004664:	2a0b      	cmp	r2, #11
 8004666:	d916      	bls.n	8004696 <_malloc_r+0xba>
 8004668:	1961      	adds	r1, r4, r5
 800466a:	42a3      	cmp	r3, r4
 800466c:	6025      	str	r5, [r4, #0]
 800466e:	bf18      	it	ne
 8004670:	6059      	strne	r1, [r3, #4]
 8004672:	6863      	ldr	r3, [r4, #4]
 8004674:	bf08      	it	eq
 8004676:	6031      	streq	r1, [r6, #0]
 8004678:	5162      	str	r2, [r4, r5]
 800467a:	604b      	str	r3, [r1, #4]
 800467c:	4638      	mov	r0, r7
 800467e:	f104 060b 	add.w	r6, r4, #11
 8004682:	f000 ff8f 	bl	80055a4 <__malloc_unlock>
 8004686:	f026 0607 	bic.w	r6, r6, #7
 800468a:	1d23      	adds	r3, r4, #4
 800468c:	1af2      	subs	r2, r6, r3
 800468e:	d0b6      	beq.n	80045fe <_malloc_r+0x22>
 8004690:	1b9b      	subs	r3, r3, r6
 8004692:	50a3      	str	r3, [r4, r2]
 8004694:	e7b3      	b.n	80045fe <_malloc_r+0x22>
 8004696:	6862      	ldr	r2, [r4, #4]
 8004698:	42a3      	cmp	r3, r4
 800469a:	bf0c      	ite	eq
 800469c:	6032      	streq	r2, [r6, #0]
 800469e:	605a      	strne	r2, [r3, #4]
 80046a0:	e7ec      	b.n	800467c <_malloc_r+0xa0>
 80046a2:	4623      	mov	r3, r4
 80046a4:	6864      	ldr	r4, [r4, #4]
 80046a6:	e7b2      	b.n	800460e <_malloc_r+0x32>
 80046a8:	4634      	mov	r4, r6
 80046aa:	6876      	ldr	r6, [r6, #4]
 80046ac:	e7b9      	b.n	8004622 <_malloc_r+0x46>
 80046ae:	230c      	movs	r3, #12
 80046b0:	603b      	str	r3, [r7, #0]
 80046b2:	4638      	mov	r0, r7
 80046b4:	f000 ff76 	bl	80055a4 <__malloc_unlock>
 80046b8:	e7a1      	b.n	80045fe <_malloc_r+0x22>
 80046ba:	6025      	str	r5, [r4, #0]
 80046bc:	e7de      	b.n	800467c <_malloc_r+0xa0>
 80046be:	bf00      	nop
 80046c0:	2000084c 	.word	0x2000084c

080046c4 <__ssputs_r>:
 80046c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046c8:	688e      	ldr	r6, [r1, #8]
 80046ca:	429e      	cmp	r6, r3
 80046cc:	4682      	mov	sl, r0
 80046ce:	460c      	mov	r4, r1
 80046d0:	4690      	mov	r8, r2
 80046d2:	461f      	mov	r7, r3
 80046d4:	d838      	bhi.n	8004748 <__ssputs_r+0x84>
 80046d6:	898a      	ldrh	r2, [r1, #12]
 80046d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80046dc:	d032      	beq.n	8004744 <__ssputs_r+0x80>
 80046de:	6825      	ldr	r5, [r4, #0]
 80046e0:	6909      	ldr	r1, [r1, #16]
 80046e2:	eba5 0901 	sub.w	r9, r5, r1
 80046e6:	6965      	ldr	r5, [r4, #20]
 80046e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80046ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80046f0:	3301      	adds	r3, #1
 80046f2:	444b      	add	r3, r9
 80046f4:	106d      	asrs	r5, r5, #1
 80046f6:	429d      	cmp	r5, r3
 80046f8:	bf38      	it	cc
 80046fa:	461d      	movcc	r5, r3
 80046fc:	0553      	lsls	r3, r2, #21
 80046fe:	d531      	bpl.n	8004764 <__ssputs_r+0xa0>
 8004700:	4629      	mov	r1, r5
 8004702:	f7ff ff6b 	bl	80045dc <_malloc_r>
 8004706:	4606      	mov	r6, r0
 8004708:	b950      	cbnz	r0, 8004720 <__ssputs_r+0x5c>
 800470a:	230c      	movs	r3, #12
 800470c:	f8ca 3000 	str.w	r3, [sl]
 8004710:	89a3      	ldrh	r3, [r4, #12]
 8004712:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004716:	81a3      	strh	r3, [r4, #12]
 8004718:	f04f 30ff 	mov.w	r0, #4294967295
 800471c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004720:	6921      	ldr	r1, [r4, #16]
 8004722:	464a      	mov	r2, r9
 8004724:	f000 ff10 	bl	8005548 <memcpy>
 8004728:	89a3      	ldrh	r3, [r4, #12]
 800472a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800472e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004732:	81a3      	strh	r3, [r4, #12]
 8004734:	6126      	str	r6, [r4, #16]
 8004736:	6165      	str	r5, [r4, #20]
 8004738:	444e      	add	r6, r9
 800473a:	eba5 0509 	sub.w	r5, r5, r9
 800473e:	6026      	str	r6, [r4, #0]
 8004740:	60a5      	str	r5, [r4, #8]
 8004742:	463e      	mov	r6, r7
 8004744:	42be      	cmp	r6, r7
 8004746:	d900      	bls.n	800474a <__ssputs_r+0x86>
 8004748:	463e      	mov	r6, r7
 800474a:	6820      	ldr	r0, [r4, #0]
 800474c:	4632      	mov	r2, r6
 800474e:	4641      	mov	r1, r8
 8004750:	f000 ff08 	bl	8005564 <memmove>
 8004754:	68a3      	ldr	r3, [r4, #8]
 8004756:	1b9b      	subs	r3, r3, r6
 8004758:	60a3      	str	r3, [r4, #8]
 800475a:	6823      	ldr	r3, [r4, #0]
 800475c:	4433      	add	r3, r6
 800475e:	6023      	str	r3, [r4, #0]
 8004760:	2000      	movs	r0, #0
 8004762:	e7db      	b.n	800471c <__ssputs_r+0x58>
 8004764:	462a      	mov	r2, r5
 8004766:	f000 ff23 	bl	80055b0 <_realloc_r>
 800476a:	4606      	mov	r6, r0
 800476c:	2800      	cmp	r0, #0
 800476e:	d1e1      	bne.n	8004734 <__ssputs_r+0x70>
 8004770:	6921      	ldr	r1, [r4, #16]
 8004772:	4650      	mov	r0, sl
 8004774:	f7ff fec6 	bl	8004504 <_free_r>
 8004778:	e7c7      	b.n	800470a <__ssputs_r+0x46>
	...

0800477c <_svfiprintf_r>:
 800477c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004780:	4698      	mov	r8, r3
 8004782:	898b      	ldrh	r3, [r1, #12]
 8004784:	061b      	lsls	r3, r3, #24
 8004786:	b09d      	sub	sp, #116	; 0x74
 8004788:	4607      	mov	r7, r0
 800478a:	460d      	mov	r5, r1
 800478c:	4614      	mov	r4, r2
 800478e:	d50e      	bpl.n	80047ae <_svfiprintf_r+0x32>
 8004790:	690b      	ldr	r3, [r1, #16]
 8004792:	b963      	cbnz	r3, 80047ae <_svfiprintf_r+0x32>
 8004794:	2140      	movs	r1, #64	; 0x40
 8004796:	f7ff ff21 	bl	80045dc <_malloc_r>
 800479a:	6028      	str	r0, [r5, #0]
 800479c:	6128      	str	r0, [r5, #16]
 800479e:	b920      	cbnz	r0, 80047aa <_svfiprintf_r+0x2e>
 80047a0:	230c      	movs	r3, #12
 80047a2:	603b      	str	r3, [r7, #0]
 80047a4:	f04f 30ff 	mov.w	r0, #4294967295
 80047a8:	e0d1      	b.n	800494e <_svfiprintf_r+0x1d2>
 80047aa:	2340      	movs	r3, #64	; 0x40
 80047ac:	616b      	str	r3, [r5, #20]
 80047ae:	2300      	movs	r3, #0
 80047b0:	9309      	str	r3, [sp, #36]	; 0x24
 80047b2:	2320      	movs	r3, #32
 80047b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80047b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80047bc:	2330      	movs	r3, #48	; 0x30
 80047be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004968 <_svfiprintf_r+0x1ec>
 80047c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80047c6:	f04f 0901 	mov.w	r9, #1
 80047ca:	4623      	mov	r3, r4
 80047cc:	469a      	mov	sl, r3
 80047ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047d2:	b10a      	cbz	r2, 80047d8 <_svfiprintf_r+0x5c>
 80047d4:	2a25      	cmp	r2, #37	; 0x25
 80047d6:	d1f9      	bne.n	80047cc <_svfiprintf_r+0x50>
 80047d8:	ebba 0b04 	subs.w	fp, sl, r4
 80047dc:	d00b      	beq.n	80047f6 <_svfiprintf_r+0x7a>
 80047de:	465b      	mov	r3, fp
 80047e0:	4622      	mov	r2, r4
 80047e2:	4629      	mov	r1, r5
 80047e4:	4638      	mov	r0, r7
 80047e6:	f7ff ff6d 	bl	80046c4 <__ssputs_r>
 80047ea:	3001      	adds	r0, #1
 80047ec:	f000 80aa 	beq.w	8004944 <_svfiprintf_r+0x1c8>
 80047f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80047f2:	445a      	add	r2, fp
 80047f4:	9209      	str	r2, [sp, #36]	; 0x24
 80047f6:	f89a 3000 	ldrb.w	r3, [sl]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f000 80a2 	beq.w	8004944 <_svfiprintf_r+0x1c8>
 8004800:	2300      	movs	r3, #0
 8004802:	f04f 32ff 	mov.w	r2, #4294967295
 8004806:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800480a:	f10a 0a01 	add.w	sl, sl, #1
 800480e:	9304      	str	r3, [sp, #16]
 8004810:	9307      	str	r3, [sp, #28]
 8004812:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004816:	931a      	str	r3, [sp, #104]	; 0x68
 8004818:	4654      	mov	r4, sl
 800481a:	2205      	movs	r2, #5
 800481c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004820:	4851      	ldr	r0, [pc, #324]	; (8004968 <_svfiprintf_r+0x1ec>)
 8004822:	f7fb fce5 	bl	80001f0 <memchr>
 8004826:	9a04      	ldr	r2, [sp, #16]
 8004828:	b9d8      	cbnz	r0, 8004862 <_svfiprintf_r+0xe6>
 800482a:	06d0      	lsls	r0, r2, #27
 800482c:	bf44      	itt	mi
 800482e:	2320      	movmi	r3, #32
 8004830:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004834:	0711      	lsls	r1, r2, #28
 8004836:	bf44      	itt	mi
 8004838:	232b      	movmi	r3, #43	; 0x2b
 800483a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800483e:	f89a 3000 	ldrb.w	r3, [sl]
 8004842:	2b2a      	cmp	r3, #42	; 0x2a
 8004844:	d015      	beq.n	8004872 <_svfiprintf_r+0xf6>
 8004846:	9a07      	ldr	r2, [sp, #28]
 8004848:	4654      	mov	r4, sl
 800484a:	2000      	movs	r0, #0
 800484c:	f04f 0c0a 	mov.w	ip, #10
 8004850:	4621      	mov	r1, r4
 8004852:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004856:	3b30      	subs	r3, #48	; 0x30
 8004858:	2b09      	cmp	r3, #9
 800485a:	d94e      	bls.n	80048fa <_svfiprintf_r+0x17e>
 800485c:	b1b0      	cbz	r0, 800488c <_svfiprintf_r+0x110>
 800485e:	9207      	str	r2, [sp, #28]
 8004860:	e014      	b.n	800488c <_svfiprintf_r+0x110>
 8004862:	eba0 0308 	sub.w	r3, r0, r8
 8004866:	fa09 f303 	lsl.w	r3, r9, r3
 800486a:	4313      	orrs	r3, r2
 800486c:	9304      	str	r3, [sp, #16]
 800486e:	46a2      	mov	sl, r4
 8004870:	e7d2      	b.n	8004818 <_svfiprintf_r+0x9c>
 8004872:	9b03      	ldr	r3, [sp, #12]
 8004874:	1d19      	adds	r1, r3, #4
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	9103      	str	r1, [sp, #12]
 800487a:	2b00      	cmp	r3, #0
 800487c:	bfbb      	ittet	lt
 800487e:	425b      	neglt	r3, r3
 8004880:	f042 0202 	orrlt.w	r2, r2, #2
 8004884:	9307      	strge	r3, [sp, #28]
 8004886:	9307      	strlt	r3, [sp, #28]
 8004888:	bfb8      	it	lt
 800488a:	9204      	strlt	r2, [sp, #16]
 800488c:	7823      	ldrb	r3, [r4, #0]
 800488e:	2b2e      	cmp	r3, #46	; 0x2e
 8004890:	d10c      	bne.n	80048ac <_svfiprintf_r+0x130>
 8004892:	7863      	ldrb	r3, [r4, #1]
 8004894:	2b2a      	cmp	r3, #42	; 0x2a
 8004896:	d135      	bne.n	8004904 <_svfiprintf_r+0x188>
 8004898:	9b03      	ldr	r3, [sp, #12]
 800489a:	1d1a      	adds	r2, r3, #4
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	9203      	str	r2, [sp, #12]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	bfb8      	it	lt
 80048a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80048a8:	3402      	adds	r4, #2
 80048aa:	9305      	str	r3, [sp, #20]
 80048ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004978 <_svfiprintf_r+0x1fc>
 80048b0:	7821      	ldrb	r1, [r4, #0]
 80048b2:	2203      	movs	r2, #3
 80048b4:	4650      	mov	r0, sl
 80048b6:	f7fb fc9b 	bl	80001f0 <memchr>
 80048ba:	b140      	cbz	r0, 80048ce <_svfiprintf_r+0x152>
 80048bc:	2340      	movs	r3, #64	; 0x40
 80048be:	eba0 000a 	sub.w	r0, r0, sl
 80048c2:	fa03 f000 	lsl.w	r0, r3, r0
 80048c6:	9b04      	ldr	r3, [sp, #16]
 80048c8:	4303      	orrs	r3, r0
 80048ca:	3401      	adds	r4, #1
 80048cc:	9304      	str	r3, [sp, #16]
 80048ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048d2:	4826      	ldr	r0, [pc, #152]	; (800496c <_svfiprintf_r+0x1f0>)
 80048d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80048d8:	2206      	movs	r2, #6
 80048da:	f7fb fc89 	bl	80001f0 <memchr>
 80048de:	2800      	cmp	r0, #0
 80048e0:	d038      	beq.n	8004954 <_svfiprintf_r+0x1d8>
 80048e2:	4b23      	ldr	r3, [pc, #140]	; (8004970 <_svfiprintf_r+0x1f4>)
 80048e4:	bb1b      	cbnz	r3, 800492e <_svfiprintf_r+0x1b2>
 80048e6:	9b03      	ldr	r3, [sp, #12]
 80048e8:	3307      	adds	r3, #7
 80048ea:	f023 0307 	bic.w	r3, r3, #7
 80048ee:	3308      	adds	r3, #8
 80048f0:	9303      	str	r3, [sp, #12]
 80048f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048f4:	4433      	add	r3, r6
 80048f6:	9309      	str	r3, [sp, #36]	; 0x24
 80048f8:	e767      	b.n	80047ca <_svfiprintf_r+0x4e>
 80048fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80048fe:	460c      	mov	r4, r1
 8004900:	2001      	movs	r0, #1
 8004902:	e7a5      	b.n	8004850 <_svfiprintf_r+0xd4>
 8004904:	2300      	movs	r3, #0
 8004906:	3401      	adds	r4, #1
 8004908:	9305      	str	r3, [sp, #20]
 800490a:	4619      	mov	r1, r3
 800490c:	f04f 0c0a 	mov.w	ip, #10
 8004910:	4620      	mov	r0, r4
 8004912:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004916:	3a30      	subs	r2, #48	; 0x30
 8004918:	2a09      	cmp	r2, #9
 800491a:	d903      	bls.n	8004924 <_svfiprintf_r+0x1a8>
 800491c:	2b00      	cmp	r3, #0
 800491e:	d0c5      	beq.n	80048ac <_svfiprintf_r+0x130>
 8004920:	9105      	str	r1, [sp, #20]
 8004922:	e7c3      	b.n	80048ac <_svfiprintf_r+0x130>
 8004924:	fb0c 2101 	mla	r1, ip, r1, r2
 8004928:	4604      	mov	r4, r0
 800492a:	2301      	movs	r3, #1
 800492c:	e7f0      	b.n	8004910 <_svfiprintf_r+0x194>
 800492e:	ab03      	add	r3, sp, #12
 8004930:	9300      	str	r3, [sp, #0]
 8004932:	462a      	mov	r2, r5
 8004934:	4b0f      	ldr	r3, [pc, #60]	; (8004974 <_svfiprintf_r+0x1f8>)
 8004936:	a904      	add	r1, sp, #16
 8004938:	4638      	mov	r0, r7
 800493a:	f3af 8000 	nop.w
 800493e:	1c42      	adds	r2, r0, #1
 8004940:	4606      	mov	r6, r0
 8004942:	d1d6      	bne.n	80048f2 <_svfiprintf_r+0x176>
 8004944:	89ab      	ldrh	r3, [r5, #12]
 8004946:	065b      	lsls	r3, r3, #25
 8004948:	f53f af2c 	bmi.w	80047a4 <_svfiprintf_r+0x28>
 800494c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800494e:	b01d      	add	sp, #116	; 0x74
 8004950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004954:	ab03      	add	r3, sp, #12
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	462a      	mov	r2, r5
 800495a:	4b06      	ldr	r3, [pc, #24]	; (8004974 <_svfiprintf_r+0x1f8>)
 800495c:	a904      	add	r1, sp, #16
 800495e:	4638      	mov	r0, r7
 8004960:	f000 f9d4 	bl	8004d0c <_printf_i>
 8004964:	e7eb      	b.n	800493e <_svfiprintf_r+0x1c2>
 8004966:	bf00      	nop
 8004968:	08005a0d 	.word	0x08005a0d
 800496c:	08005a17 	.word	0x08005a17
 8004970:	00000000 	.word	0x00000000
 8004974:	080046c5 	.word	0x080046c5
 8004978:	08005a13 	.word	0x08005a13

0800497c <__sfputc_r>:
 800497c:	6893      	ldr	r3, [r2, #8]
 800497e:	3b01      	subs	r3, #1
 8004980:	2b00      	cmp	r3, #0
 8004982:	b410      	push	{r4}
 8004984:	6093      	str	r3, [r2, #8]
 8004986:	da08      	bge.n	800499a <__sfputc_r+0x1e>
 8004988:	6994      	ldr	r4, [r2, #24]
 800498a:	42a3      	cmp	r3, r4
 800498c:	db01      	blt.n	8004992 <__sfputc_r+0x16>
 800498e:	290a      	cmp	r1, #10
 8004990:	d103      	bne.n	800499a <__sfputc_r+0x1e>
 8004992:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004996:	f000 baef 	b.w	8004f78 <__swbuf_r>
 800499a:	6813      	ldr	r3, [r2, #0]
 800499c:	1c58      	adds	r0, r3, #1
 800499e:	6010      	str	r0, [r2, #0]
 80049a0:	7019      	strb	r1, [r3, #0]
 80049a2:	4608      	mov	r0, r1
 80049a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80049a8:	4770      	bx	lr

080049aa <__sfputs_r>:
 80049aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ac:	4606      	mov	r6, r0
 80049ae:	460f      	mov	r7, r1
 80049b0:	4614      	mov	r4, r2
 80049b2:	18d5      	adds	r5, r2, r3
 80049b4:	42ac      	cmp	r4, r5
 80049b6:	d101      	bne.n	80049bc <__sfputs_r+0x12>
 80049b8:	2000      	movs	r0, #0
 80049ba:	e007      	b.n	80049cc <__sfputs_r+0x22>
 80049bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049c0:	463a      	mov	r2, r7
 80049c2:	4630      	mov	r0, r6
 80049c4:	f7ff ffda 	bl	800497c <__sfputc_r>
 80049c8:	1c43      	adds	r3, r0, #1
 80049ca:	d1f3      	bne.n	80049b4 <__sfputs_r+0xa>
 80049cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080049d0 <_vfiprintf_r>:
 80049d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049d4:	460d      	mov	r5, r1
 80049d6:	b09d      	sub	sp, #116	; 0x74
 80049d8:	4614      	mov	r4, r2
 80049da:	4698      	mov	r8, r3
 80049dc:	4606      	mov	r6, r0
 80049de:	b118      	cbz	r0, 80049e8 <_vfiprintf_r+0x18>
 80049e0:	6983      	ldr	r3, [r0, #24]
 80049e2:	b90b      	cbnz	r3, 80049e8 <_vfiprintf_r+0x18>
 80049e4:	f000 fcaa 	bl	800533c <__sinit>
 80049e8:	4b89      	ldr	r3, [pc, #548]	; (8004c10 <_vfiprintf_r+0x240>)
 80049ea:	429d      	cmp	r5, r3
 80049ec:	d11b      	bne.n	8004a26 <_vfiprintf_r+0x56>
 80049ee:	6875      	ldr	r5, [r6, #4]
 80049f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80049f2:	07d9      	lsls	r1, r3, #31
 80049f4:	d405      	bmi.n	8004a02 <_vfiprintf_r+0x32>
 80049f6:	89ab      	ldrh	r3, [r5, #12]
 80049f8:	059a      	lsls	r2, r3, #22
 80049fa:	d402      	bmi.n	8004a02 <_vfiprintf_r+0x32>
 80049fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80049fe:	f000 fd3b 	bl	8005478 <__retarget_lock_acquire_recursive>
 8004a02:	89ab      	ldrh	r3, [r5, #12]
 8004a04:	071b      	lsls	r3, r3, #28
 8004a06:	d501      	bpl.n	8004a0c <_vfiprintf_r+0x3c>
 8004a08:	692b      	ldr	r3, [r5, #16]
 8004a0a:	b9eb      	cbnz	r3, 8004a48 <_vfiprintf_r+0x78>
 8004a0c:	4629      	mov	r1, r5
 8004a0e:	4630      	mov	r0, r6
 8004a10:	f000 fb04 	bl	800501c <__swsetup_r>
 8004a14:	b1c0      	cbz	r0, 8004a48 <_vfiprintf_r+0x78>
 8004a16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004a18:	07dc      	lsls	r4, r3, #31
 8004a1a:	d50e      	bpl.n	8004a3a <_vfiprintf_r+0x6a>
 8004a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a20:	b01d      	add	sp, #116	; 0x74
 8004a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a26:	4b7b      	ldr	r3, [pc, #492]	; (8004c14 <_vfiprintf_r+0x244>)
 8004a28:	429d      	cmp	r5, r3
 8004a2a:	d101      	bne.n	8004a30 <_vfiprintf_r+0x60>
 8004a2c:	68b5      	ldr	r5, [r6, #8]
 8004a2e:	e7df      	b.n	80049f0 <_vfiprintf_r+0x20>
 8004a30:	4b79      	ldr	r3, [pc, #484]	; (8004c18 <_vfiprintf_r+0x248>)
 8004a32:	429d      	cmp	r5, r3
 8004a34:	bf08      	it	eq
 8004a36:	68f5      	ldreq	r5, [r6, #12]
 8004a38:	e7da      	b.n	80049f0 <_vfiprintf_r+0x20>
 8004a3a:	89ab      	ldrh	r3, [r5, #12]
 8004a3c:	0598      	lsls	r0, r3, #22
 8004a3e:	d4ed      	bmi.n	8004a1c <_vfiprintf_r+0x4c>
 8004a40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004a42:	f000 fd1a 	bl	800547a <__retarget_lock_release_recursive>
 8004a46:	e7e9      	b.n	8004a1c <_vfiprintf_r+0x4c>
 8004a48:	2300      	movs	r3, #0
 8004a4a:	9309      	str	r3, [sp, #36]	; 0x24
 8004a4c:	2320      	movs	r3, #32
 8004a4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004a52:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a56:	2330      	movs	r3, #48	; 0x30
 8004a58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004c1c <_vfiprintf_r+0x24c>
 8004a5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004a60:	f04f 0901 	mov.w	r9, #1
 8004a64:	4623      	mov	r3, r4
 8004a66:	469a      	mov	sl, r3
 8004a68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a6c:	b10a      	cbz	r2, 8004a72 <_vfiprintf_r+0xa2>
 8004a6e:	2a25      	cmp	r2, #37	; 0x25
 8004a70:	d1f9      	bne.n	8004a66 <_vfiprintf_r+0x96>
 8004a72:	ebba 0b04 	subs.w	fp, sl, r4
 8004a76:	d00b      	beq.n	8004a90 <_vfiprintf_r+0xc0>
 8004a78:	465b      	mov	r3, fp
 8004a7a:	4622      	mov	r2, r4
 8004a7c:	4629      	mov	r1, r5
 8004a7e:	4630      	mov	r0, r6
 8004a80:	f7ff ff93 	bl	80049aa <__sfputs_r>
 8004a84:	3001      	adds	r0, #1
 8004a86:	f000 80aa 	beq.w	8004bde <_vfiprintf_r+0x20e>
 8004a8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a8c:	445a      	add	r2, fp
 8004a8e:	9209      	str	r2, [sp, #36]	; 0x24
 8004a90:	f89a 3000 	ldrb.w	r3, [sl]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f000 80a2 	beq.w	8004bde <_vfiprintf_r+0x20e>
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8004aa0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004aa4:	f10a 0a01 	add.w	sl, sl, #1
 8004aa8:	9304      	str	r3, [sp, #16]
 8004aaa:	9307      	str	r3, [sp, #28]
 8004aac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ab0:	931a      	str	r3, [sp, #104]	; 0x68
 8004ab2:	4654      	mov	r4, sl
 8004ab4:	2205      	movs	r2, #5
 8004ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004aba:	4858      	ldr	r0, [pc, #352]	; (8004c1c <_vfiprintf_r+0x24c>)
 8004abc:	f7fb fb98 	bl	80001f0 <memchr>
 8004ac0:	9a04      	ldr	r2, [sp, #16]
 8004ac2:	b9d8      	cbnz	r0, 8004afc <_vfiprintf_r+0x12c>
 8004ac4:	06d1      	lsls	r1, r2, #27
 8004ac6:	bf44      	itt	mi
 8004ac8:	2320      	movmi	r3, #32
 8004aca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ace:	0713      	lsls	r3, r2, #28
 8004ad0:	bf44      	itt	mi
 8004ad2:	232b      	movmi	r3, #43	; 0x2b
 8004ad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ad8:	f89a 3000 	ldrb.w	r3, [sl]
 8004adc:	2b2a      	cmp	r3, #42	; 0x2a
 8004ade:	d015      	beq.n	8004b0c <_vfiprintf_r+0x13c>
 8004ae0:	9a07      	ldr	r2, [sp, #28]
 8004ae2:	4654      	mov	r4, sl
 8004ae4:	2000      	movs	r0, #0
 8004ae6:	f04f 0c0a 	mov.w	ip, #10
 8004aea:	4621      	mov	r1, r4
 8004aec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004af0:	3b30      	subs	r3, #48	; 0x30
 8004af2:	2b09      	cmp	r3, #9
 8004af4:	d94e      	bls.n	8004b94 <_vfiprintf_r+0x1c4>
 8004af6:	b1b0      	cbz	r0, 8004b26 <_vfiprintf_r+0x156>
 8004af8:	9207      	str	r2, [sp, #28]
 8004afa:	e014      	b.n	8004b26 <_vfiprintf_r+0x156>
 8004afc:	eba0 0308 	sub.w	r3, r0, r8
 8004b00:	fa09 f303 	lsl.w	r3, r9, r3
 8004b04:	4313      	orrs	r3, r2
 8004b06:	9304      	str	r3, [sp, #16]
 8004b08:	46a2      	mov	sl, r4
 8004b0a:	e7d2      	b.n	8004ab2 <_vfiprintf_r+0xe2>
 8004b0c:	9b03      	ldr	r3, [sp, #12]
 8004b0e:	1d19      	adds	r1, r3, #4
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	9103      	str	r1, [sp, #12]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	bfbb      	ittet	lt
 8004b18:	425b      	neglt	r3, r3
 8004b1a:	f042 0202 	orrlt.w	r2, r2, #2
 8004b1e:	9307      	strge	r3, [sp, #28]
 8004b20:	9307      	strlt	r3, [sp, #28]
 8004b22:	bfb8      	it	lt
 8004b24:	9204      	strlt	r2, [sp, #16]
 8004b26:	7823      	ldrb	r3, [r4, #0]
 8004b28:	2b2e      	cmp	r3, #46	; 0x2e
 8004b2a:	d10c      	bne.n	8004b46 <_vfiprintf_r+0x176>
 8004b2c:	7863      	ldrb	r3, [r4, #1]
 8004b2e:	2b2a      	cmp	r3, #42	; 0x2a
 8004b30:	d135      	bne.n	8004b9e <_vfiprintf_r+0x1ce>
 8004b32:	9b03      	ldr	r3, [sp, #12]
 8004b34:	1d1a      	adds	r2, r3, #4
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	9203      	str	r2, [sp, #12]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	bfb8      	it	lt
 8004b3e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b42:	3402      	adds	r4, #2
 8004b44:	9305      	str	r3, [sp, #20]
 8004b46:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004c2c <_vfiprintf_r+0x25c>
 8004b4a:	7821      	ldrb	r1, [r4, #0]
 8004b4c:	2203      	movs	r2, #3
 8004b4e:	4650      	mov	r0, sl
 8004b50:	f7fb fb4e 	bl	80001f0 <memchr>
 8004b54:	b140      	cbz	r0, 8004b68 <_vfiprintf_r+0x198>
 8004b56:	2340      	movs	r3, #64	; 0x40
 8004b58:	eba0 000a 	sub.w	r0, r0, sl
 8004b5c:	fa03 f000 	lsl.w	r0, r3, r0
 8004b60:	9b04      	ldr	r3, [sp, #16]
 8004b62:	4303      	orrs	r3, r0
 8004b64:	3401      	adds	r4, #1
 8004b66:	9304      	str	r3, [sp, #16]
 8004b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b6c:	482c      	ldr	r0, [pc, #176]	; (8004c20 <_vfiprintf_r+0x250>)
 8004b6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b72:	2206      	movs	r2, #6
 8004b74:	f7fb fb3c 	bl	80001f0 <memchr>
 8004b78:	2800      	cmp	r0, #0
 8004b7a:	d03f      	beq.n	8004bfc <_vfiprintf_r+0x22c>
 8004b7c:	4b29      	ldr	r3, [pc, #164]	; (8004c24 <_vfiprintf_r+0x254>)
 8004b7e:	bb1b      	cbnz	r3, 8004bc8 <_vfiprintf_r+0x1f8>
 8004b80:	9b03      	ldr	r3, [sp, #12]
 8004b82:	3307      	adds	r3, #7
 8004b84:	f023 0307 	bic.w	r3, r3, #7
 8004b88:	3308      	adds	r3, #8
 8004b8a:	9303      	str	r3, [sp, #12]
 8004b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b8e:	443b      	add	r3, r7
 8004b90:	9309      	str	r3, [sp, #36]	; 0x24
 8004b92:	e767      	b.n	8004a64 <_vfiprintf_r+0x94>
 8004b94:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b98:	460c      	mov	r4, r1
 8004b9a:	2001      	movs	r0, #1
 8004b9c:	e7a5      	b.n	8004aea <_vfiprintf_r+0x11a>
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	3401      	adds	r4, #1
 8004ba2:	9305      	str	r3, [sp, #20]
 8004ba4:	4619      	mov	r1, r3
 8004ba6:	f04f 0c0a 	mov.w	ip, #10
 8004baa:	4620      	mov	r0, r4
 8004bac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bb0:	3a30      	subs	r2, #48	; 0x30
 8004bb2:	2a09      	cmp	r2, #9
 8004bb4:	d903      	bls.n	8004bbe <_vfiprintf_r+0x1ee>
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d0c5      	beq.n	8004b46 <_vfiprintf_r+0x176>
 8004bba:	9105      	str	r1, [sp, #20]
 8004bbc:	e7c3      	b.n	8004b46 <_vfiprintf_r+0x176>
 8004bbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8004bc2:	4604      	mov	r4, r0
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e7f0      	b.n	8004baa <_vfiprintf_r+0x1da>
 8004bc8:	ab03      	add	r3, sp, #12
 8004bca:	9300      	str	r3, [sp, #0]
 8004bcc:	462a      	mov	r2, r5
 8004bce:	4b16      	ldr	r3, [pc, #88]	; (8004c28 <_vfiprintf_r+0x258>)
 8004bd0:	a904      	add	r1, sp, #16
 8004bd2:	4630      	mov	r0, r6
 8004bd4:	f3af 8000 	nop.w
 8004bd8:	4607      	mov	r7, r0
 8004bda:	1c78      	adds	r0, r7, #1
 8004bdc:	d1d6      	bne.n	8004b8c <_vfiprintf_r+0x1bc>
 8004bde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004be0:	07d9      	lsls	r1, r3, #31
 8004be2:	d405      	bmi.n	8004bf0 <_vfiprintf_r+0x220>
 8004be4:	89ab      	ldrh	r3, [r5, #12]
 8004be6:	059a      	lsls	r2, r3, #22
 8004be8:	d402      	bmi.n	8004bf0 <_vfiprintf_r+0x220>
 8004bea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004bec:	f000 fc45 	bl	800547a <__retarget_lock_release_recursive>
 8004bf0:	89ab      	ldrh	r3, [r5, #12]
 8004bf2:	065b      	lsls	r3, r3, #25
 8004bf4:	f53f af12 	bmi.w	8004a1c <_vfiprintf_r+0x4c>
 8004bf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004bfa:	e711      	b.n	8004a20 <_vfiprintf_r+0x50>
 8004bfc:	ab03      	add	r3, sp, #12
 8004bfe:	9300      	str	r3, [sp, #0]
 8004c00:	462a      	mov	r2, r5
 8004c02:	4b09      	ldr	r3, [pc, #36]	; (8004c28 <_vfiprintf_r+0x258>)
 8004c04:	a904      	add	r1, sp, #16
 8004c06:	4630      	mov	r0, r6
 8004c08:	f000 f880 	bl	8004d0c <_printf_i>
 8004c0c:	e7e4      	b.n	8004bd8 <_vfiprintf_r+0x208>
 8004c0e:	bf00      	nop
 8004c10:	08005a60 	.word	0x08005a60
 8004c14:	08005a80 	.word	0x08005a80
 8004c18:	08005a40 	.word	0x08005a40
 8004c1c:	08005a0d 	.word	0x08005a0d
 8004c20:	08005a17 	.word	0x08005a17
 8004c24:	00000000 	.word	0x00000000
 8004c28:	080049ab 	.word	0x080049ab
 8004c2c:	08005a13 	.word	0x08005a13

08004c30 <_printf_common>:
 8004c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c34:	4616      	mov	r6, r2
 8004c36:	4699      	mov	r9, r3
 8004c38:	688a      	ldr	r2, [r1, #8]
 8004c3a:	690b      	ldr	r3, [r1, #16]
 8004c3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c40:	4293      	cmp	r3, r2
 8004c42:	bfb8      	it	lt
 8004c44:	4613      	movlt	r3, r2
 8004c46:	6033      	str	r3, [r6, #0]
 8004c48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c4c:	4607      	mov	r7, r0
 8004c4e:	460c      	mov	r4, r1
 8004c50:	b10a      	cbz	r2, 8004c56 <_printf_common+0x26>
 8004c52:	3301      	adds	r3, #1
 8004c54:	6033      	str	r3, [r6, #0]
 8004c56:	6823      	ldr	r3, [r4, #0]
 8004c58:	0699      	lsls	r1, r3, #26
 8004c5a:	bf42      	ittt	mi
 8004c5c:	6833      	ldrmi	r3, [r6, #0]
 8004c5e:	3302      	addmi	r3, #2
 8004c60:	6033      	strmi	r3, [r6, #0]
 8004c62:	6825      	ldr	r5, [r4, #0]
 8004c64:	f015 0506 	ands.w	r5, r5, #6
 8004c68:	d106      	bne.n	8004c78 <_printf_common+0x48>
 8004c6a:	f104 0a19 	add.w	sl, r4, #25
 8004c6e:	68e3      	ldr	r3, [r4, #12]
 8004c70:	6832      	ldr	r2, [r6, #0]
 8004c72:	1a9b      	subs	r3, r3, r2
 8004c74:	42ab      	cmp	r3, r5
 8004c76:	dc26      	bgt.n	8004cc6 <_printf_common+0x96>
 8004c78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c7c:	1e13      	subs	r3, r2, #0
 8004c7e:	6822      	ldr	r2, [r4, #0]
 8004c80:	bf18      	it	ne
 8004c82:	2301      	movne	r3, #1
 8004c84:	0692      	lsls	r2, r2, #26
 8004c86:	d42b      	bmi.n	8004ce0 <_printf_common+0xb0>
 8004c88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c8c:	4649      	mov	r1, r9
 8004c8e:	4638      	mov	r0, r7
 8004c90:	47c0      	blx	r8
 8004c92:	3001      	adds	r0, #1
 8004c94:	d01e      	beq.n	8004cd4 <_printf_common+0xa4>
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	68e5      	ldr	r5, [r4, #12]
 8004c9a:	6832      	ldr	r2, [r6, #0]
 8004c9c:	f003 0306 	and.w	r3, r3, #6
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	bf08      	it	eq
 8004ca4:	1aad      	subeq	r5, r5, r2
 8004ca6:	68a3      	ldr	r3, [r4, #8]
 8004ca8:	6922      	ldr	r2, [r4, #16]
 8004caa:	bf0c      	ite	eq
 8004cac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cb0:	2500      	movne	r5, #0
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	bfc4      	itt	gt
 8004cb6:	1a9b      	subgt	r3, r3, r2
 8004cb8:	18ed      	addgt	r5, r5, r3
 8004cba:	2600      	movs	r6, #0
 8004cbc:	341a      	adds	r4, #26
 8004cbe:	42b5      	cmp	r5, r6
 8004cc0:	d11a      	bne.n	8004cf8 <_printf_common+0xc8>
 8004cc2:	2000      	movs	r0, #0
 8004cc4:	e008      	b.n	8004cd8 <_printf_common+0xa8>
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	4652      	mov	r2, sl
 8004cca:	4649      	mov	r1, r9
 8004ccc:	4638      	mov	r0, r7
 8004cce:	47c0      	blx	r8
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	d103      	bne.n	8004cdc <_printf_common+0xac>
 8004cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cdc:	3501      	adds	r5, #1
 8004cde:	e7c6      	b.n	8004c6e <_printf_common+0x3e>
 8004ce0:	18e1      	adds	r1, r4, r3
 8004ce2:	1c5a      	adds	r2, r3, #1
 8004ce4:	2030      	movs	r0, #48	; 0x30
 8004ce6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004cea:	4422      	add	r2, r4
 8004cec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004cf0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004cf4:	3302      	adds	r3, #2
 8004cf6:	e7c7      	b.n	8004c88 <_printf_common+0x58>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	4622      	mov	r2, r4
 8004cfc:	4649      	mov	r1, r9
 8004cfe:	4638      	mov	r0, r7
 8004d00:	47c0      	blx	r8
 8004d02:	3001      	adds	r0, #1
 8004d04:	d0e6      	beq.n	8004cd4 <_printf_common+0xa4>
 8004d06:	3601      	adds	r6, #1
 8004d08:	e7d9      	b.n	8004cbe <_printf_common+0x8e>
	...

08004d0c <_printf_i>:
 8004d0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d10:	7e0f      	ldrb	r7, [r1, #24]
 8004d12:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d14:	2f78      	cmp	r7, #120	; 0x78
 8004d16:	4691      	mov	r9, r2
 8004d18:	4680      	mov	r8, r0
 8004d1a:	460c      	mov	r4, r1
 8004d1c:	469a      	mov	sl, r3
 8004d1e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d22:	d807      	bhi.n	8004d34 <_printf_i+0x28>
 8004d24:	2f62      	cmp	r7, #98	; 0x62
 8004d26:	d80a      	bhi.n	8004d3e <_printf_i+0x32>
 8004d28:	2f00      	cmp	r7, #0
 8004d2a:	f000 80d8 	beq.w	8004ede <_printf_i+0x1d2>
 8004d2e:	2f58      	cmp	r7, #88	; 0x58
 8004d30:	f000 80a3 	beq.w	8004e7a <_printf_i+0x16e>
 8004d34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d38:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d3c:	e03a      	b.n	8004db4 <_printf_i+0xa8>
 8004d3e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d42:	2b15      	cmp	r3, #21
 8004d44:	d8f6      	bhi.n	8004d34 <_printf_i+0x28>
 8004d46:	a101      	add	r1, pc, #4	; (adr r1, 8004d4c <_printf_i+0x40>)
 8004d48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d4c:	08004da5 	.word	0x08004da5
 8004d50:	08004db9 	.word	0x08004db9
 8004d54:	08004d35 	.word	0x08004d35
 8004d58:	08004d35 	.word	0x08004d35
 8004d5c:	08004d35 	.word	0x08004d35
 8004d60:	08004d35 	.word	0x08004d35
 8004d64:	08004db9 	.word	0x08004db9
 8004d68:	08004d35 	.word	0x08004d35
 8004d6c:	08004d35 	.word	0x08004d35
 8004d70:	08004d35 	.word	0x08004d35
 8004d74:	08004d35 	.word	0x08004d35
 8004d78:	08004ec5 	.word	0x08004ec5
 8004d7c:	08004de9 	.word	0x08004de9
 8004d80:	08004ea7 	.word	0x08004ea7
 8004d84:	08004d35 	.word	0x08004d35
 8004d88:	08004d35 	.word	0x08004d35
 8004d8c:	08004ee7 	.word	0x08004ee7
 8004d90:	08004d35 	.word	0x08004d35
 8004d94:	08004de9 	.word	0x08004de9
 8004d98:	08004d35 	.word	0x08004d35
 8004d9c:	08004d35 	.word	0x08004d35
 8004da0:	08004eaf 	.word	0x08004eaf
 8004da4:	682b      	ldr	r3, [r5, #0]
 8004da6:	1d1a      	adds	r2, r3, #4
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	602a      	str	r2, [r5, #0]
 8004dac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004db0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004db4:	2301      	movs	r3, #1
 8004db6:	e0a3      	b.n	8004f00 <_printf_i+0x1f4>
 8004db8:	6820      	ldr	r0, [r4, #0]
 8004dba:	6829      	ldr	r1, [r5, #0]
 8004dbc:	0606      	lsls	r6, r0, #24
 8004dbe:	f101 0304 	add.w	r3, r1, #4
 8004dc2:	d50a      	bpl.n	8004dda <_printf_i+0xce>
 8004dc4:	680e      	ldr	r6, [r1, #0]
 8004dc6:	602b      	str	r3, [r5, #0]
 8004dc8:	2e00      	cmp	r6, #0
 8004dca:	da03      	bge.n	8004dd4 <_printf_i+0xc8>
 8004dcc:	232d      	movs	r3, #45	; 0x2d
 8004dce:	4276      	negs	r6, r6
 8004dd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dd4:	485e      	ldr	r0, [pc, #376]	; (8004f50 <_printf_i+0x244>)
 8004dd6:	230a      	movs	r3, #10
 8004dd8:	e019      	b.n	8004e0e <_printf_i+0x102>
 8004dda:	680e      	ldr	r6, [r1, #0]
 8004ddc:	602b      	str	r3, [r5, #0]
 8004dde:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004de2:	bf18      	it	ne
 8004de4:	b236      	sxthne	r6, r6
 8004de6:	e7ef      	b.n	8004dc8 <_printf_i+0xbc>
 8004de8:	682b      	ldr	r3, [r5, #0]
 8004dea:	6820      	ldr	r0, [r4, #0]
 8004dec:	1d19      	adds	r1, r3, #4
 8004dee:	6029      	str	r1, [r5, #0]
 8004df0:	0601      	lsls	r1, r0, #24
 8004df2:	d501      	bpl.n	8004df8 <_printf_i+0xec>
 8004df4:	681e      	ldr	r6, [r3, #0]
 8004df6:	e002      	b.n	8004dfe <_printf_i+0xf2>
 8004df8:	0646      	lsls	r6, r0, #25
 8004dfa:	d5fb      	bpl.n	8004df4 <_printf_i+0xe8>
 8004dfc:	881e      	ldrh	r6, [r3, #0]
 8004dfe:	4854      	ldr	r0, [pc, #336]	; (8004f50 <_printf_i+0x244>)
 8004e00:	2f6f      	cmp	r7, #111	; 0x6f
 8004e02:	bf0c      	ite	eq
 8004e04:	2308      	moveq	r3, #8
 8004e06:	230a      	movne	r3, #10
 8004e08:	2100      	movs	r1, #0
 8004e0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e0e:	6865      	ldr	r5, [r4, #4]
 8004e10:	60a5      	str	r5, [r4, #8]
 8004e12:	2d00      	cmp	r5, #0
 8004e14:	bfa2      	ittt	ge
 8004e16:	6821      	ldrge	r1, [r4, #0]
 8004e18:	f021 0104 	bicge.w	r1, r1, #4
 8004e1c:	6021      	strge	r1, [r4, #0]
 8004e1e:	b90e      	cbnz	r6, 8004e24 <_printf_i+0x118>
 8004e20:	2d00      	cmp	r5, #0
 8004e22:	d04d      	beq.n	8004ec0 <_printf_i+0x1b4>
 8004e24:	4615      	mov	r5, r2
 8004e26:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e2a:	fb03 6711 	mls	r7, r3, r1, r6
 8004e2e:	5dc7      	ldrb	r7, [r0, r7]
 8004e30:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e34:	4637      	mov	r7, r6
 8004e36:	42bb      	cmp	r3, r7
 8004e38:	460e      	mov	r6, r1
 8004e3a:	d9f4      	bls.n	8004e26 <_printf_i+0x11a>
 8004e3c:	2b08      	cmp	r3, #8
 8004e3e:	d10b      	bne.n	8004e58 <_printf_i+0x14c>
 8004e40:	6823      	ldr	r3, [r4, #0]
 8004e42:	07de      	lsls	r6, r3, #31
 8004e44:	d508      	bpl.n	8004e58 <_printf_i+0x14c>
 8004e46:	6923      	ldr	r3, [r4, #16]
 8004e48:	6861      	ldr	r1, [r4, #4]
 8004e4a:	4299      	cmp	r1, r3
 8004e4c:	bfde      	ittt	le
 8004e4e:	2330      	movle	r3, #48	; 0x30
 8004e50:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e54:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e58:	1b52      	subs	r2, r2, r5
 8004e5a:	6122      	str	r2, [r4, #16]
 8004e5c:	f8cd a000 	str.w	sl, [sp]
 8004e60:	464b      	mov	r3, r9
 8004e62:	aa03      	add	r2, sp, #12
 8004e64:	4621      	mov	r1, r4
 8004e66:	4640      	mov	r0, r8
 8004e68:	f7ff fee2 	bl	8004c30 <_printf_common>
 8004e6c:	3001      	adds	r0, #1
 8004e6e:	d14c      	bne.n	8004f0a <_printf_i+0x1fe>
 8004e70:	f04f 30ff 	mov.w	r0, #4294967295
 8004e74:	b004      	add	sp, #16
 8004e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e7a:	4835      	ldr	r0, [pc, #212]	; (8004f50 <_printf_i+0x244>)
 8004e7c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004e80:	6829      	ldr	r1, [r5, #0]
 8004e82:	6823      	ldr	r3, [r4, #0]
 8004e84:	f851 6b04 	ldr.w	r6, [r1], #4
 8004e88:	6029      	str	r1, [r5, #0]
 8004e8a:	061d      	lsls	r5, r3, #24
 8004e8c:	d514      	bpl.n	8004eb8 <_printf_i+0x1ac>
 8004e8e:	07df      	lsls	r7, r3, #31
 8004e90:	bf44      	itt	mi
 8004e92:	f043 0320 	orrmi.w	r3, r3, #32
 8004e96:	6023      	strmi	r3, [r4, #0]
 8004e98:	b91e      	cbnz	r6, 8004ea2 <_printf_i+0x196>
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	f023 0320 	bic.w	r3, r3, #32
 8004ea0:	6023      	str	r3, [r4, #0]
 8004ea2:	2310      	movs	r3, #16
 8004ea4:	e7b0      	b.n	8004e08 <_printf_i+0xfc>
 8004ea6:	6823      	ldr	r3, [r4, #0]
 8004ea8:	f043 0320 	orr.w	r3, r3, #32
 8004eac:	6023      	str	r3, [r4, #0]
 8004eae:	2378      	movs	r3, #120	; 0x78
 8004eb0:	4828      	ldr	r0, [pc, #160]	; (8004f54 <_printf_i+0x248>)
 8004eb2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004eb6:	e7e3      	b.n	8004e80 <_printf_i+0x174>
 8004eb8:	0659      	lsls	r1, r3, #25
 8004eba:	bf48      	it	mi
 8004ebc:	b2b6      	uxthmi	r6, r6
 8004ebe:	e7e6      	b.n	8004e8e <_printf_i+0x182>
 8004ec0:	4615      	mov	r5, r2
 8004ec2:	e7bb      	b.n	8004e3c <_printf_i+0x130>
 8004ec4:	682b      	ldr	r3, [r5, #0]
 8004ec6:	6826      	ldr	r6, [r4, #0]
 8004ec8:	6961      	ldr	r1, [r4, #20]
 8004eca:	1d18      	adds	r0, r3, #4
 8004ecc:	6028      	str	r0, [r5, #0]
 8004ece:	0635      	lsls	r5, r6, #24
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	d501      	bpl.n	8004ed8 <_printf_i+0x1cc>
 8004ed4:	6019      	str	r1, [r3, #0]
 8004ed6:	e002      	b.n	8004ede <_printf_i+0x1d2>
 8004ed8:	0670      	lsls	r0, r6, #25
 8004eda:	d5fb      	bpl.n	8004ed4 <_printf_i+0x1c8>
 8004edc:	8019      	strh	r1, [r3, #0]
 8004ede:	2300      	movs	r3, #0
 8004ee0:	6123      	str	r3, [r4, #16]
 8004ee2:	4615      	mov	r5, r2
 8004ee4:	e7ba      	b.n	8004e5c <_printf_i+0x150>
 8004ee6:	682b      	ldr	r3, [r5, #0]
 8004ee8:	1d1a      	adds	r2, r3, #4
 8004eea:	602a      	str	r2, [r5, #0]
 8004eec:	681d      	ldr	r5, [r3, #0]
 8004eee:	6862      	ldr	r2, [r4, #4]
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	f7fb f97c 	bl	80001f0 <memchr>
 8004ef8:	b108      	cbz	r0, 8004efe <_printf_i+0x1f2>
 8004efa:	1b40      	subs	r0, r0, r5
 8004efc:	6060      	str	r0, [r4, #4]
 8004efe:	6863      	ldr	r3, [r4, #4]
 8004f00:	6123      	str	r3, [r4, #16]
 8004f02:	2300      	movs	r3, #0
 8004f04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f08:	e7a8      	b.n	8004e5c <_printf_i+0x150>
 8004f0a:	6923      	ldr	r3, [r4, #16]
 8004f0c:	462a      	mov	r2, r5
 8004f0e:	4649      	mov	r1, r9
 8004f10:	4640      	mov	r0, r8
 8004f12:	47d0      	blx	sl
 8004f14:	3001      	adds	r0, #1
 8004f16:	d0ab      	beq.n	8004e70 <_printf_i+0x164>
 8004f18:	6823      	ldr	r3, [r4, #0]
 8004f1a:	079b      	lsls	r3, r3, #30
 8004f1c:	d413      	bmi.n	8004f46 <_printf_i+0x23a>
 8004f1e:	68e0      	ldr	r0, [r4, #12]
 8004f20:	9b03      	ldr	r3, [sp, #12]
 8004f22:	4298      	cmp	r0, r3
 8004f24:	bfb8      	it	lt
 8004f26:	4618      	movlt	r0, r3
 8004f28:	e7a4      	b.n	8004e74 <_printf_i+0x168>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	4632      	mov	r2, r6
 8004f2e:	4649      	mov	r1, r9
 8004f30:	4640      	mov	r0, r8
 8004f32:	47d0      	blx	sl
 8004f34:	3001      	adds	r0, #1
 8004f36:	d09b      	beq.n	8004e70 <_printf_i+0x164>
 8004f38:	3501      	adds	r5, #1
 8004f3a:	68e3      	ldr	r3, [r4, #12]
 8004f3c:	9903      	ldr	r1, [sp, #12]
 8004f3e:	1a5b      	subs	r3, r3, r1
 8004f40:	42ab      	cmp	r3, r5
 8004f42:	dcf2      	bgt.n	8004f2a <_printf_i+0x21e>
 8004f44:	e7eb      	b.n	8004f1e <_printf_i+0x212>
 8004f46:	2500      	movs	r5, #0
 8004f48:	f104 0619 	add.w	r6, r4, #25
 8004f4c:	e7f5      	b.n	8004f3a <_printf_i+0x22e>
 8004f4e:	bf00      	nop
 8004f50:	08005a1e 	.word	0x08005a1e
 8004f54:	08005a2f 	.word	0x08005a2f

08004f58 <_sbrk_r>:
 8004f58:	b538      	push	{r3, r4, r5, lr}
 8004f5a:	4d06      	ldr	r5, [pc, #24]	; (8004f74 <_sbrk_r+0x1c>)
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	4604      	mov	r4, r0
 8004f60:	4608      	mov	r0, r1
 8004f62:	602b      	str	r3, [r5, #0]
 8004f64:	f7fc f882 	bl	800106c <_sbrk>
 8004f68:	1c43      	adds	r3, r0, #1
 8004f6a:	d102      	bne.n	8004f72 <_sbrk_r+0x1a>
 8004f6c:	682b      	ldr	r3, [r5, #0]
 8004f6e:	b103      	cbz	r3, 8004f72 <_sbrk_r+0x1a>
 8004f70:	6023      	str	r3, [r4, #0]
 8004f72:	bd38      	pop	{r3, r4, r5, pc}
 8004f74:	20000858 	.word	0x20000858

08004f78 <__swbuf_r>:
 8004f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f7a:	460e      	mov	r6, r1
 8004f7c:	4614      	mov	r4, r2
 8004f7e:	4605      	mov	r5, r0
 8004f80:	b118      	cbz	r0, 8004f8a <__swbuf_r+0x12>
 8004f82:	6983      	ldr	r3, [r0, #24]
 8004f84:	b90b      	cbnz	r3, 8004f8a <__swbuf_r+0x12>
 8004f86:	f000 f9d9 	bl	800533c <__sinit>
 8004f8a:	4b21      	ldr	r3, [pc, #132]	; (8005010 <__swbuf_r+0x98>)
 8004f8c:	429c      	cmp	r4, r3
 8004f8e:	d12b      	bne.n	8004fe8 <__swbuf_r+0x70>
 8004f90:	686c      	ldr	r4, [r5, #4]
 8004f92:	69a3      	ldr	r3, [r4, #24]
 8004f94:	60a3      	str	r3, [r4, #8]
 8004f96:	89a3      	ldrh	r3, [r4, #12]
 8004f98:	071a      	lsls	r2, r3, #28
 8004f9a:	d52f      	bpl.n	8004ffc <__swbuf_r+0x84>
 8004f9c:	6923      	ldr	r3, [r4, #16]
 8004f9e:	b36b      	cbz	r3, 8004ffc <__swbuf_r+0x84>
 8004fa0:	6923      	ldr	r3, [r4, #16]
 8004fa2:	6820      	ldr	r0, [r4, #0]
 8004fa4:	1ac0      	subs	r0, r0, r3
 8004fa6:	6963      	ldr	r3, [r4, #20]
 8004fa8:	b2f6      	uxtb	r6, r6
 8004faa:	4283      	cmp	r3, r0
 8004fac:	4637      	mov	r7, r6
 8004fae:	dc04      	bgt.n	8004fba <__swbuf_r+0x42>
 8004fb0:	4621      	mov	r1, r4
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	f000 f92e 	bl	8005214 <_fflush_r>
 8004fb8:	bb30      	cbnz	r0, 8005008 <__swbuf_r+0x90>
 8004fba:	68a3      	ldr	r3, [r4, #8]
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	60a3      	str	r3, [r4, #8]
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	1c5a      	adds	r2, r3, #1
 8004fc4:	6022      	str	r2, [r4, #0]
 8004fc6:	701e      	strb	r6, [r3, #0]
 8004fc8:	6963      	ldr	r3, [r4, #20]
 8004fca:	3001      	adds	r0, #1
 8004fcc:	4283      	cmp	r3, r0
 8004fce:	d004      	beq.n	8004fda <__swbuf_r+0x62>
 8004fd0:	89a3      	ldrh	r3, [r4, #12]
 8004fd2:	07db      	lsls	r3, r3, #31
 8004fd4:	d506      	bpl.n	8004fe4 <__swbuf_r+0x6c>
 8004fd6:	2e0a      	cmp	r6, #10
 8004fd8:	d104      	bne.n	8004fe4 <__swbuf_r+0x6c>
 8004fda:	4621      	mov	r1, r4
 8004fdc:	4628      	mov	r0, r5
 8004fde:	f000 f919 	bl	8005214 <_fflush_r>
 8004fe2:	b988      	cbnz	r0, 8005008 <__swbuf_r+0x90>
 8004fe4:	4638      	mov	r0, r7
 8004fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fe8:	4b0a      	ldr	r3, [pc, #40]	; (8005014 <__swbuf_r+0x9c>)
 8004fea:	429c      	cmp	r4, r3
 8004fec:	d101      	bne.n	8004ff2 <__swbuf_r+0x7a>
 8004fee:	68ac      	ldr	r4, [r5, #8]
 8004ff0:	e7cf      	b.n	8004f92 <__swbuf_r+0x1a>
 8004ff2:	4b09      	ldr	r3, [pc, #36]	; (8005018 <__swbuf_r+0xa0>)
 8004ff4:	429c      	cmp	r4, r3
 8004ff6:	bf08      	it	eq
 8004ff8:	68ec      	ldreq	r4, [r5, #12]
 8004ffa:	e7ca      	b.n	8004f92 <__swbuf_r+0x1a>
 8004ffc:	4621      	mov	r1, r4
 8004ffe:	4628      	mov	r0, r5
 8005000:	f000 f80c 	bl	800501c <__swsetup_r>
 8005004:	2800      	cmp	r0, #0
 8005006:	d0cb      	beq.n	8004fa0 <__swbuf_r+0x28>
 8005008:	f04f 37ff 	mov.w	r7, #4294967295
 800500c:	e7ea      	b.n	8004fe4 <__swbuf_r+0x6c>
 800500e:	bf00      	nop
 8005010:	08005a60 	.word	0x08005a60
 8005014:	08005a80 	.word	0x08005a80
 8005018:	08005a40 	.word	0x08005a40

0800501c <__swsetup_r>:
 800501c:	4b32      	ldr	r3, [pc, #200]	; (80050e8 <__swsetup_r+0xcc>)
 800501e:	b570      	push	{r4, r5, r6, lr}
 8005020:	681d      	ldr	r5, [r3, #0]
 8005022:	4606      	mov	r6, r0
 8005024:	460c      	mov	r4, r1
 8005026:	b125      	cbz	r5, 8005032 <__swsetup_r+0x16>
 8005028:	69ab      	ldr	r3, [r5, #24]
 800502a:	b913      	cbnz	r3, 8005032 <__swsetup_r+0x16>
 800502c:	4628      	mov	r0, r5
 800502e:	f000 f985 	bl	800533c <__sinit>
 8005032:	4b2e      	ldr	r3, [pc, #184]	; (80050ec <__swsetup_r+0xd0>)
 8005034:	429c      	cmp	r4, r3
 8005036:	d10f      	bne.n	8005058 <__swsetup_r+0x3c>
 8005038:	686c      	ldr	r4, [r5, #4]
 800503a:	89a3      	ldrh	r3, [r4, #12]
 800503c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005040:	0719      	lsls	r1, r3, #28
 8005042:	d42c      	bmi.n	800509e <__swsetup_r+0x82>
 8005044:	06dd      	lsls	r5, r3, #27
 8005046:	d411      	bmi.n	800506c <__swsetup_r+0x50>
 8005048:	2309      	movs	r3, #9
 800504a:	6033      	str	r3, [r6, #0]
 800504c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005050:	81a3      	strh	r3, [r4, #12]
 8005052:	f04f 30ff 	mov.w	r0, #4294967295
 8005056:	e03e      	b.n	80050d6 <__swsetup_r+0xba>
 8005058:	4b25      	ldr	r3, [pc, #148]	; (80050f0 <__swsetup_r+0xd4>)
 800505a:	429c      	cmp	r4, r3
 800505c:	d101      	bne.n	8005062 <__swsetup_r+0x46>
 800505e:	68ac      	ldr	r4, [r5, #8]
 8005060:	e7eb      	b.n	800503a <__swsetup_r+0x1e>
 8005062:	4b24      	ldr	r3, [pc, #144]	; (80050f4 <__swsetup_r+0xd8>)
 8005064:	429c      	cmp	r4, r3
 8005066:	bf08      	it	eq
 8005068:	68ec      	ldreq	r4, [r5, #12]
 800506a:	e7e6      	b.n	800503a <__swsetup_r+0x1e>
 800506c:	0758      	lsls	r0, r3, #29
 800506e:	d512      	bpl.n	8005096 <__swsetup_r+0x7a>
 8005070:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005072:	b141      	cbz	r1, 8005086 <__swsetup_r+0x6a>
 8005074:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005078:	4299      	cmp	r1, r3
 800507a:	d002      	beq.n	8005082 <__swsetup_r+0x66>
 800507c:	4630      	mov	r0, r6
 800507e:	f7ff fa41 	bl	8004504 <_free_r>
 8005082:	2300      	movs	r3, #0
 8005084:	6363      	str	r3, [r4, #52]	; 0x34
 8005086:	89a3      	ldrh	r3, [r4, #12]
 8005088:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800508c:	81a3      	strh	r3, [r4, #12]
 800508e:	2300      	movs	r3, #0
 8005090:	6063      	str	r3, [r4, #4]
 8005092:	6923      	ldr	r3, [r4, #16]
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	89a3      	ldrh	r3, [r4, #12]
 8005098:	f043 0308 	orr.w	r3, r3, #8
 800509c:	81a3      	strh	r3, [r4, #12]
 800509e:	6923      	ldr	r3, [r4, #16]
 80050a0:	b94b      	cbnz	r3, 80050b6 <__swsetup_r+0x9a>
 80050a2:	89a3      	ldrh	r3, [r4, #12]
 80050a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80050a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050ac:	d003      	beq.n	80050b6 <__swsetup_r+0x9a>
 80050ae:	4621      	mov	r1, r4
 80050b0:	4630      	mov	r0, r6
 80050b2:	f000 fa09 	bl	80054c8 <__smakebuf_r>
 80050b6:	89a0      	ldrh	r0, [r4, #12]
 80050b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80050bc:	f010 0301 	ands.w	r3, r0, #1
 80050c0:	d00a      	beq.n	80050d8 <__swsetup_r+0xbc>
 80050c2:	2300      	movs	r3, #0
 80050c4:	60a3      	str	r3, [r4, #8]
 80050c6:	6963      	ldr	r3, [r4, #20]
 80050c8:	425b      	negs	r3, r3
 80050ca:	61a3      	str	r3, [r4, #24]
 80050cc:	6923      	ldr	r3, [r4, #16]
 80050ce:	b943      	cbnz	r3, 80050e2 <__swsetup_r+0xc6>
 80050d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80050d4:	d1ba      	bne.n	800504c <__swsetup_r+0x30>
 80050d6:	bd70      	pop	{r4, r5, r6, pc}
 80050d8:	0781      	lsls	r1, r0, #30
 80050da:	bf58      	it	pl
 80050dc:	6963      	ldrpl	r3, [r4, #20]
 80050de:	60a3      	str	r3, [r4, #8]
 80050e0:	e7f4      	b.n	80050cc <__swsetup_r+0xb0>
 80050e2:	2000      	movs	r0, #0
 80050e4:	e7f7      	b.n	80050d6 <__swsetup_r+0xba>
 80050e6:	bf00      	nop
 80050e8:	2000000c 	.word	0x2000000c
 80050ec:	08005a60 	.word	0x08005a60
 80050f0:	08005a80 	.word	0x08005a80
 80050f4:	08005a40 	.word	0x08005a40

080050f8 <abort>:
 80050f8:	b508      	push	{r3, lr}
 80050fa:	2006      	movs	r0, #6
 80050fc:	f000 fab0 	bl	8005660 <raise>
 8005100:	2001      	movs	r0, #1
 8005102:	f7fb ff3b 	bl	8000f7c <_exit>
	...

08005108 <__sflush_r>:
 8005108:	898a      	ldrh	r2, [r1, #12]
 800510a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800510e:	4605      	mov	r5, r0
 8005110:	0710      	lsls	r0, r2, #28
 8005112:	460c      	mov	r4, r1
 8005114:	d458      	bmi.n	80051c8 <__sflush_r+0xc0>
 8005116:	684b      	ldr	r3, [r1, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	dc05      	bgt.n	8005128 <__sflush_r+0x20>
 800511c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800511e:	2b00      	cmp	r3, #0
 8005120:	dc02      	bgt.n	8005128 <__sflush_r+0x20>
 8005122:	2000      	movs	r0, #0
 8005124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005128:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800512a:	2e00      	cmp	r6, #0
 800512c:	d0f9      	beq.n	8005122 <__sflush_r+0x1a>
 800512e:	2300      	movs	r3, #0
 8005130:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005134:	682f      	ldr	r7, [r5, #0]
 8005136:	602b      	str	r3, [r5, #0]
 8005138:	d032      	beq.n	80051a0 <__sflush_r+0x98>
 800513a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800513c:	89a3      	ldrh	r3, [r4, #12]
 800513e:	075a      	lsls	r2, r3, #29
 8005140:	d505      	bpl.n	800514e <__sflush_r+0x46>
 8005142:	6863      	ldr	r3, [r4, #4]
 8005144:	1ac0      	subs	r0, r0, r3
 8005146:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005148:	b10b      	cbz	r3, 800514e <__sflush_r+0x46>
 800514a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800514c:	1ac0      	subs	r0, r0, r3
 800514e:	2300      	movs	r3, #0
 8005150:	4602      	mov	r2, r0
 8005152:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005154:	6a21      	ldr	r1, [r4, #32]
 8005156:	4628      	mov	r0, r5
 8005158:	47b0      	blx	r6
 800515a:	1c43      	adds	r3, r0, #1
 800515c:	89a3      	ldrh	r3, [r4, #12]
 800515e:	d106      	bne.n	800516e <__sflush_r+0x66>
 8005160:	6829      	ldr	r1, [r5, #0]
 8005162:	291d      	cmp	r1, #29
 8005164:	d82c      	bhi.n	80051c0 <__sflush_r+0xb8>
 8005166:	4a2a      	ldr	r2, [pc, #168]	; (8005210 <__sflush_r+0x108>)
 8005168:	40ca      	lsrs	r2, r1
 800516a:	07d6      	lsls	r6, r2, #31
 800516c:	d528      	bpl.n	80051c0 <__sflush_r+0xb8>
 800516e:	2200      	movs	r2, #0
 8005170:	6062      	str	r2, [r4, #4]
 8005172:	04d9      	lsls	r1, r3, #19
 8005174:	6922      	ldr	r2, [r4, #16]
 8005176:	6022      	str	r2, [r4, #0]
 8005178:	d504      	bpl.n	8005184 <__sflush_r+0x7c>
 800517a:	1c42      	adds	r2, r0, #1
 800517c:	d101      	bne.n	8005182 <__sflush_r+0x7a>
 800517e:	682b      	ldr	r3, [r5, #0]
 8005180:	b903      	cbnz	r3, 8005184 <__sflush_r+0x7c>
 8005182:	6560      	str	r0, [r4, #84]	; 0x54
 8005184:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005186:	602f      	str	r7, [r5, #0]
 8005188:	2900      	cmp	r1, #0
 800518a:	d0ca      	beq.n	8005122 <__sflush_r+0x1a>
 800518c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005190:	4299      	cmp	r1, r3
 8005192:	d002      	beq.n	800519a <__sflush_r+0x92>
 8005194:	4628      	mov	r0, r5
 8005196:	f7ff f9b5 	bl	8004504 <_free_r>
 800519a:	2000      	movs	r0, #0
 800519c:	6360      	str	r0, [r4, #52]	; 0x34
 800519e:	e7c1      	b.n	8005124 <__sflush_r+0x1c>
 80051a0:	6a21      	ldr	r1, [r4, #32]
 80051a2:	2301      	movs	r3, #1
 80051a4:	4628      	mov	r0, r5
 80051a6:	47b0      	blx	r6
 80051a8:	1c41      	adds	r1, r0, #1
 80051aa:	d1c7      	bne.n	800513c <__sflush_r+0x34>
 80051ac:	682b      	ldr	r3, [r5, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d0c4      	beq.n	800513c <__sflush_r+0x34>
 80051b2:	2b1d      	cmp	r3, #29
 80051b4:	d001      	beq.n	80051ba <__sflush_r+0xb2>
 80051b6:	2b16      	cmp	r3, #22
 80051b8:	d101      	bne.n	80051be <__sflush_r+0xb6>
 80051ba:	602f      	str	r7, [r5, #0]
 80051bc:	e7b1      	b.n	8005122 <__sflush_r+0x1a>
 80051be:	89a3      	ldrh	r3, [r4, #12]
 80051c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051c4:	81a3      	strh	r3, [r4, #12]
 80051c6:	e7ad      	b.n	8005124 <__sflush_r+0x1c>
 80051c8:	690f      	ldr	r7, [r1, #16]
 80051ca:	2f00      	cmp	r7, #0
 80051cc:	d0a9      	beq.n	8005122 <__sflush_r+0x1a>
 80051ce:	0793      	lsls	r3, r2, #30
 80051d0:	680e      	ldr	r6, [r1, #0]
 80051d2:	bf08      	it	eq
 80051d4:	694b      	ldreq	r3, [r1, #20]
 80051d6:	600f      	str	r7, [r1, #0]
 80051d8:	bf18      	it	ne
 80051da:	2300      	movne	r3, #0
 80051dc:	eba6 0807 	sub.w	r8, r6, r7
 80051e0:	608b      	str	r3, [r1, #8]
 80051e2:	f1b8 0f00 	cmp.w	r8, #0
 80051e6:	dd9c      	ble.n	8005122 <__sflush_r+0x1a>
 80051e8:	6a21      	ldr	r1, [r4, #32]
 80051ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80051ec:	4643      	mov	r3, r8
 80051ee:	463a      	mov	r2, r7
 80051f0:	4628      	mov	r0, r5
 80051f2:	47b0      	blx	r6
 80051f4:	2800      	cmp	r0, #0
 80051f6:	dc06      	bgt.n	8005206 <__sflush_r+0xfe>
 80051f8:	89a3      	ldrh	r3, [r4, #12]
 80051fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051fe:	81a3      	strh	r3, [r4, #12]
 8005200:	f04f 30ff 	mov.w	r0, #4294967295
 8005204:	e78e      	b.n	8005124 <__sflush_r+0x1c>
 8005206:	4407      	add	r7, r0
 8005208:	eba8 0800 	sub.w	r8, r8, r0
 800520c:	e7e9      	b.n	80051e2 <__sflush_r+0xda>
 800520e:	bf00      	nop
 8005210:	20400001 	.word	0x20400001

08005214 <_fflush_r>:
 8005214:	b538      	push	{r3, r4, r5, lr}
 8005216:	690b      	ldr	r3, [r1, #16]
 8005218:	4605      	mov	r5, r0
 800521a:	460c      	mov	r4, r1
 800521c:	b913      	cbnz	r3, 8005224 <_fflush_r+0x10>
 800521e:	2500      	movs	r5, #0
 8005220:	4628      	mov	r0, r5
 8005222:	bd38      	pop	{r3, r4, r5, pc}
 8005224:	b118      	cbz	r0, 800522e <_fflush_r+0x1a>
 8005226:	6983      	ldr	r3, [r0, #24]
 8005228:	b90b      	cbnz	r3, 800522e <_fflush_r+0x1a>
 800522a:	f000 f887 	bl	800533c <__sinit>
 800522e:	4b14      	ldr	r3, [pc, #80]	; (8005280 <_fflush_r+0x6c>)
 8005230:	429c      	cmp	r4, r3
 8005232:	d11b      	bne.n	800526c <_fflush_r+0x58>
 8005234:	686c      	ldr	r4, [r5, #4]
 8005236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0ef      	beq.n	800521e <_fflush_r+0xa>
 800523e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005240:	07d0      	lsls	r0, r2, #31
 8005242:	d404      	bmi.n	800524e <_fflush_r+0x3a>
 8005244:	0599      	lsls	r1, r3, #22
 8005246:	d402      	bmi.n	800524e <_fflush_r+0x3a>
 8005248:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800524a:	f000 f915 	bl	8005478 <__retarget_lock_acquire_recursive>
 800524e:	4628      	mov	r0, r5
 8005250:	4621      	mov	r1, r4
 8005252:	f7ff ff59 	bl	8005108 <__sflush_r>
 8005256:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005258:	07da      	lsls	r2, r3, #31
 800525a:	4605      	mov	r5, r0
 800525c:	d4e0      	bmi.n	8005220 <_fflush_r+0xc>
 800525e:	89a3      	ldrh	r3, [r4, #12]
 8005260:	059b      	lsls	r3, r3, #22
 8005262:	d4dd      	bmi.n	8005220 <_fflush_r+0xc>
 8005264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005266:	f000 f908 	bl	800547a <__retarget_lock_release_recursive>
 800526a:	e7d9      	b.n	8005220 <_fflush_r+0xc>
 800526c:	4b05      	ldr	r3, [pc, #20]	; (8005284 <_fflush_r+0x70>)
 800526e:	429c      	cmp	r4, r3
 8005270:	d101      	bne.n	8005276 <_fflush_r+0x62>
 8005272:	68ac      	ldr	r4, [r5, #8]
 8005274:	e7df      	b.n	8005236 <_fflush_r+0x22>
 8005276:	4b04      	ldr	r3, [pc, #16]	; (8005288 <_fflush_r+0x74>)
 8005278:	429c      	cmp	r4, r3
 800527a:	bf08      	it	eq
 800527c:	68ec      	ldreq	r4, [r5, #12]
 800527e:	e7da      	b.n	8005236 <_fflush_r+0x22>
 8005280:	08005a60 	.word	0x08005a60
 8005284:	08005a80 	.word	0x08005a80
 8005288:	08005a40 	.word	0x08005a40

0800528c <std>:
 800528c:	2300      	movs	r3, #0
 800528e:	b510      	push	{r4, lr}
 8005290:	4604      	mov	r4, r0
 8005292:	e9c0 3300 	strd	r3, r3, [r0]
 8005296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800529a:	6083      	str	r3, [r0, #8]
 800529c:	8181      	strh	r1, [r0, #12]
 800529e:	6643      	str	r3, [r0, #100]	; 0x64
 80052a0:	81c2      	strh	r2, [r0, #14]
 80052a2:	6183      	str	r3, [r0, #24]
 80052a4:	4619      	mov	r1, r3
 80052a6:	2208      	movs	r2, #8
 80052a8:	305c      	adds	r0, #92	; 0x5c
 80052aa:	f7fe ffdb 	bl	8004264 <memset>
 80052ae:	4b05      	ldr	r3, [pc, #20]	; (80052c4 <std+0x38>)
 80052b0:	6263      	str	r3, [r4, #36]	; 0x24
 80052b2:	4b05      	ldr	r3, [pc, #20]	; (80052c8 <std+0x3c>)
 80052b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80052b6:	4b05      	ldr	r3, [pc, #20]	; (80052cc <std+0x40>)
 80052b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052ba:	4b05      	ldr	r3, [pc, #20]	; (80052d0 <std+0x44>)
 80052bc:	6224      	str	r4, [r4, #32]
 80052be:	6323      	str	r3, [r4, #48]	; 0x30
 80052c0:	bd10      	pop	{r4, pc}
 80052c2:	bf00      	nop
 80052c4:	08005699 	.word	0x08005699
 80052c8:	080056bb 	.word	0x080056bb
 80052cc:	080056f3 	.word	0x080056f3
 80052d0:	08005717 	.word	0x08005717

080052d4 <_cleanup_r>:
 80052d4:	4901      	ldr	r1, [pc, #4]	; (80052dc <_cleanup_r+0x8>)
 80052d6:	f000 b8af 	b.w	8005438 <_fwalk_reent>
 80052da:	bf00      	nop
 80052dc:	08005215 	.word	0x08005215

080052e0 <__sfmoreglue>:
 80052e0:	b570      	push	{r4, r5, r6, lr}
 80052e2:	2268      	movs	r2, #104	; 0x68
 80052e4:	1e4d      	subs	r5, r1, #1
 80052e6:	4355      	muls	r5, r2
 80052e8:	460e      	mov	r6, r1
 80052ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80052ee:	f7ff f975 	bl	80045dc <_malloc_r>
 80052f2:	4604      	mov	r4, r0
 80052f4:	b140      	cbz	r0, 8005308 <__sfmoreglue+0x28>
 80052f6:	2100      	movs	r1, #0
 80052f8:	e9c0 1600 	strd	r1, r6, [r0]
 80052fc:	300c      	adds	r0, #12
 80052fe:	60a0      	str	r0, [r4, #8]
 8005300:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005304:	f7fe ffae 	bl	8004264 <memset>
 8005308:	4620      	mov	r0, r4
 800530a:	bd70      	pop	{r4, r5, r6, pc}

0800530c <__sfp_lock_acquire>:
 800530c:	4801      	ldr	r0, [pc, #4]	; (8005314 <__sfp_lock_acquire+0x8>)
 800530e:	f000 b8b3 	b.w	8005478 <__retarget_lock_acquire_recursive>
 8005312:	bf00      	nop
 8005314:	20000855 	.word	0x20000855

08005318 <__sfp_lock_release>:
 8005318:	4801      	ldr	r0, [pc, #4]	; (8005320 <__sfp_lock_release+0x8>)
 800531a:	f000 b8ae 	b.w	800547a <__retarget_lock_release_recursive>
 800531e:	bf00      	nop
 8005320:	20000855 	.word	0x20000855

08005324 <__sinit_lock_acquire>:
 8005324:	4801      	ldr	r0, [pc, #4]	; (800532c <__sinit_lock_acquire+0x8>)
 8005326:	f000 b8a7 	b.w	8005478 <__retarget_lock_acquire_recursive>
 800532a:	bf00      	nop
 800532c:	20000856 	.word	0x20000856

08005330 <__sinit_lock_release>:
 8005330:	4801      	ldr	r0, [pc, #4]	; (8005338 <__sinit_lock_release+0x8>)
 8005332:	f000 b8a2 	b.w	800547a <__retarget_lock_release_recursive>
 8005336:	bf00      	nop
 8005338:	20000856 	.word	0x20000856

0800533c <__sinit>:
 800533c:	b510      	push	{r4, lr}
 800533e:	4604      	mov	r4, r0
 8005340:	f7ff fff0 	bl	8005324 <__sinit_lock_acquire>
 8005344:	69a3      	ldr	r3, [r4, #24]
 8005346:	b11b      	cbz	r3, 8005350 <__sinit+0x14>
 8005348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800534c:	f7ff bff0 	b.w	8005330 <__sinit_lock_release>
 8005350:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005354:	6523      	str	r3, [r4, #80]	; 0x50
 8005356:	4b13      	ldr	r3, [pc, #76]	; (80053a4 <__sinit+0x68>)
 8005358:	4a13      	ldr	r2, [pc, #76]	; (80053a8 <__sinit+0x6c>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	62a2      	str	r2, [r4, #40]	; 0x28
 800535e:	42a3      	cmp	r3, r4
 8005360:	bf04      	itt	eq
 8005362:	2301      	moveq	r3, #1
 8005364:	61a3      	streq	r3, [r4, #24]
 8005366:	4620      	mov	r0, r4
 8005368:	f000 f820 	bl	80053ac <__sfp>
 800536c:	6060      	str	r0, [r4, #4]
 800536e:	4620      	mov	r0, r4
 8005370:	f000 f81c 	bl	80053ac <__sfp>
 8005374:	60a0      	str	r0, [r4, #8]
 8005376:	4620      	mov	r0, r4
 8005378:	f000 f818 	bl	80053ac <__sfp>
 800537c:	2200      	movs	r2, #0
 800537e:	60e0      	str	r0, [r4, #12]
 8005380:	2104      	movs	r1, #4
 8005382:	6860      	ldr	r0, [r4, #4]
 8005384:	f7ff ff82 	bl	800528c <std>
 8005388:	68a0      	ldr	r0, [r4, #8]
 800538a:	2201      	movs	r2, #1
 800538c:	2109      	movs	r1, #9
 800538e:	f7ff ff7d 	bl	800528c <std>
 8005392:	68e0      	ldr	r0, [r4, #12]
 8005394:	2202      	movs	r2, #2
 8005396:	2112      	movs	r1, #18
 8005398:	f7ff ff78 	bl	800528c <std>
 800539c:	2301      	movs	r3, #1
 800539e:	61a3      	str	r3, [r4, #24]
 80053a0:	e7d2      	b.n	8005348 <__sinit+0xc>
 80053a2:	bf00      	nop
 80053a4:	08005858 	.word	0x08005858
 80053a8:	080052d5 	.word	0x080052d5

080053ac <__sfp>:
 80053ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ae:	4607      	mov	r7, r0
 80053b0:	f7ff ffac 	bl	800530c <__sfp_lock_acquire>
 80053b4:	4b1e      	ldr	r3, [pc, #120]	; (8005430 <__sfp+0x84>)
 80053b6:	681e      	ldr	r6, [r3, #0]
 80053b8:	69b3      	ldr	r3, [r6, #24]
 80053ba:	b913      	cbnz	r3, 80053c2 <__sfp+0x16>
 80053bc:	4630      	mov	r0, r6
 80053be:	f7ff ffbd 	bl	800533c <__sinit>
 80053c2:	3648      	adds	r6, #72	; 0x48
 80053c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	d503      	bpl.n	80053d4 <__sfp+0x28>
 80053cc:	6833      	ldr	r3, [r6, #0]
 80053ce:	b30b      	cbz	r3, 8005414 <__sfp+0x68>
 80053d0:	6836      	ldr	r6, [r6, #0]
 80053d2:	e7f7      	b.n	80053c4 <__sfp+0x18>
 80053d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80053d8:	b9d5      	cbnz	r5, 8005410 <__sfp+0x64>
 80053da:	4b16      	ldr	r3, [pc, #88]	; (8005434 <__sfp+0x88>)
 80053dc:	60e3      	str	r3, [r4, #12]
 80053de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80053e2:	6665      	str	r5, [r4, #100]	; 0x64
 80053e4:	f000 f847 	bl	8005476 <__retarget_lock_init_recursive>
 80053e8:	f7ff ff96 	bl	8005318 <__sfp_lock_release>
 80053ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80053f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80053f4:	6025      	str	r5, [r4, #0]
 80053f6:	61a5      	str	r5, [r4, #24]
 80053f8:	2208      	movs	r2, #8
 80053fa:	4629      	mov	r1, r5
 80053fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005400:	f7fe ff30 	bl	8004264 <memset>
 8005404:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005408:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800540c:	4620      	mov	r0, r4
 800540e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005410:	3468      	adds	r4, #104	; 0x68
 8005412:	e7d9      	b.n	80053c8 <__sfp+0x1c>
 8005414:	2104      	movs	r1, #4
 8005416:	4638      	mov	r0, r7
 8005418:	f7ff ff62 	bl	80052e0 <__sfmoreglue>
 800541c:	4604      	mov	r4, r0
 800541e:	6030      	str	r0, [r6, #0]
 8005420:	2800      	cmp	r0, #0
 8005422:	d1d5      	bne.n	80053d0 <__sfp+0x24>
 8005424:	f7ff ff78 	bl	8005318 <__sfp_lock_release>
 8005428:	230c      	movs	r3, #12
 800542a:	603b      	str	r3, [r7, #0]
 800542c:	e7ee      	b.n	800540c <__sfp+0x60>
 800542e:	bf00      	nop
 8005430:	08005858 	.word	0x08005858
 8005434:	ffff0001 	.word	0xffff0001

08005438 <_fwalk_reent>:
 8005438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800543c:	4606      	mov	r6, r0
 800543e:	4688      	mov	r8, r1
 8005440:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005444:	2700      	movs	r7, #0
 8005446:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800544a:	f1b9 0901 	subs.w	r9, r9, #1
 800544e:	d505      	bpl.n	800545c <_fwalk_reent+0x24>
 8005450:	6824      	ldr	r4, [r4, #0]
 8005452:	2c00      	cmp	r4, #0
 8005454:	d1f7      	bne.n	8005446 <_fwalk_reent+0xe>
 8005456:	4638      	mov	r0, r7
 8005458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800545c:	89ab      	ldrh	r3, [r5, #12]
 800545e:	2b01      	cmp	r3, #1
 8005460:	d907      	bls.n	8005472 <_fwalk_reent+0x3a>
 8005462:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005466:	3301      	adds	r3, #1
 8005468:	d003      	beq.n	8005472 <_fwalk_reent+0x3a>
 800546a:	4629      	mov	r1, r5
 800546c:	4630      	mov	r0, r6
 800546e:	47c0      	blx	r8
 8005470:	4307      	orrs	r7, r0
 8005472:	3568      	adds	r5, #104	; 0x68
 8005474:	e7e9      	b.n	800544a <_fwalk_reent+0x12>

08005476 <__retarget_lock_init_recursive>:
 8005476:	4770      	bx	lr

08005478 <__retarget_lock_acquire_recursive>:
 8005478:	4770      	bx	lr

0800547a <__retarget_lock_release_recursive>:
 800547a:	4770      	bx	lr

0800547c <__swhatbuf_r>:
 800547c:	b570      	push	{r4, r5, r6, lr}
 800547e:	460e      	mov	r6, r1
 8005480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005484:	2900      	cmp	r1, #0
 8005486:	b096      	sub	sp, #88	; 0x58
 8005488:	4614      	mov	r4, r2
 800548a:	461d      	mov	r5, r3
 800548c:	da08      	bge.n	80054a0 <__swhatbuf_r+0x24>
 800548e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005492:	2200      	movs	r2, #0
 8005494:	602a      	str	r2, [r5, #0]
 8005496:	061a      	lsls	r2, r3, #24
 8005498:	d410      	bmi.n	80054bc <__swhatbuf_r+0x40>
 800549a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800549e:	e00e      	b.n	80054be <__swhatbuf_r+0x42>
 80054a0:	466a      	mov	r2, sp
 80054a2:	f000 f95f 	bl	8005764 <_fstat_r>
 80054a6:	2800      	cmp	r0, #0
 80054a8:	dbf1      	blt.n	800548e <__swhatbuf_r+0x12>
 80054aa:	9a01      	ldr	r2, [sp, #4]
 80054ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80054b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80054b4:	425a      	negs	r2, r3
 80054b6:	415a      	adcs	r2, r3
 80054b8:	602a      	str	r2, [r5, #0]
 80054ba:	e7ee      	b.n	800549a <__swhatbuf_r+0x1e>
 80054bc:	2340      	movs	r3, #64	; 0x40
 80054be:	2000      	movs	r0, #0
 80054c0:	6023      	str	r3, [r4, #0]
 80054c2:	b016      	add	sp, #88	; 0x58
 80054c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080054c8 <__smakebuf_r>:
 80054c8:	898b      	ldrh	r3, [r1, #12]
 80054ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80054cc:	079d      	lsls	r5, r3, #30
 80054ce:	4606      	mov	r6, r0
 80054d0:	460c      	mov	r4, r1
 80054d2:	d507      	bpl.n	80054e4 <__smakebuf_r+0x1c>
 80054d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	6123      	str	r3, [r4, #16]
 80054dc:	2301      	movs	r3, #1
 80054de:	6163      	str	r3, [r4, #20]
 80054e0:	b002      	add	sp, #8
 80054e2:	bd70      	pop	{r4, r5, r6, pc}
 80054e4:	ab01      	add	r3, sp, #4
 80054e6:	466a      	mov	r2, sp
 80054e8:	f7ff ffc8 	bl	800547c <__swhatbuf_r>
 80054ec:	9900      	ldr	r1, [sp, #0]
 80054ee:	4605      	mov	r5, r0
 80054f0:	4630      	mov	r0, r6
 80054f2:	f7ff f873 	bl	80045dc <_malloc_r>
 80054f6:	b948      	cbnz	r0, 800550c <__smakebuf_r+0x44>
 80054f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054fc:	059a      	lsls	r2, r3, #22
 80054fe:	d4ef      	bmi.n	80054e0 <__smakebuf_r+0x18>
 8005500:	f023 0303 	bic.w	r3, r3, #3
 8005504:	f043 0302 	orr.w	r3, r3, #2
 8005508:	81a3      	strh	r3, [r4, #12]
 800550a:	e7e3      	b.n	80054d4 <__smakebuf_r+0xc>
 800550c:	4b0d      	ldr	r3, [pc, #52]	; (8005544 <__smakebuf_r+0x7c>)
 800550e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005510:	89a3      	ldrh	r3, [r4, #12]
 8005512:	6020      	str	r0, [r4, #0]
 8005514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005518:	81a3      	strh	r3, [r4, #12]
 800551a:	9b00      	ldr	r3, [sp, #0]
 800551c:	6163      	str	r3, [r4, #20]
 800551e:	9b01      	ldr	r3, [sp, #4]
 8005520:	6120      	str	r0, [r4, #16]
 8005522:	b15b      	cbz	r3, 800553c <__smakebuf_r+0x74>
 8005524:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005528:	4630      	mov	r0, r6
 800552a:	f000 f92d 	bl	8005788 <_isatty_r>
 800552e:	b128      	cbz	r0, 800553c <__smakebuf_r+0x74>
 8005530:	89a3      	ldrh	r3, [r4, #12]
 8005532:	f023 0303 	bic.w	r3, r3, #3
 8005536:	f043 0301 	orr.w	r3, r3, #1
 800553a:	81a3      	strh	r3, [r4, #12]
 800553c:	89a0      	ldrh	r0, [r4, #12]
 800553e:	4305      	orrs	r5, r0
 8005540:	81a5      	strh	r5, [r4, #12]
 8005542:	e7cd      	b.n	80054e0 <__smakebuf_r+0x18>
 8005544:	080052d5 	.word	0x080052d5

08005548 <memcpy>:
 8005548:	440a      	add	r2, r1
 800554a:	4291      	cmp	r1, r2
 800554c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005550:	d100      	bne.n	8005554 <memcpy+0xc>
 8005552:	4770      	bx	lr
 8005554:	b510      	push	{r4, lr}
 8005556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800555a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800555e:	4291      	cmp	r1, r2
 8005560:	d1f9      	bne.n	8005556 <memcpy+0xe>
 8005562:	bd10      	pop	{r4, pc}

08005564 <memmove>:
 8005564:	4288      	cmp	r0, r1
 8005566:	b510      	push	{r4, lr}
 8005568:	eb01 0402 	add.w	r4, r1, r2
 800556c:	d902      	bls.n	8005574 <memmove+0x10>
 800556e:	4284      	cmp	r4, r0
 8005570:	4623      	mov	r3, r4
 8005572:	d807      	bhi.n	8005584 <memmove+0x20>
 8005574:	1e43      	subs	r3, r0, #1
 8005576:	42a1      	cmp	r1, r4
 8005578:	d008      	beq.n	800558c <memmove+0x28>
 800557a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800557e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005582:	e7f8      	b.n	8005576 <memmove+0x12>
 8005584:	4402      	add	r2, r0
 8005586:	4601      	mov	r1, r0
 8005588:	428a      	cmp	r2, r1
 800558a:	d100      	bne.n	800558e <memmove+0x2a>
 800558c:	bd10      	pop	{r4, pc}
 800558e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005592:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005596:	e7f7      	b.n	8005588 <memmove+0x24>

08005598 <__malloc_lock>:
 8005598:	4801      	ldr	r0, [pc, #4]	; (80055a0 <__malloc_lock+0x8>)
 800559a:	f7ff bf6d 	b.w	8005478 <__retarget_lock_acquire_recursive>
 800559e:	bf00      	nop
 80055a0:	20000854 	.word	0x20000854

080055a4 <__malloc_unlock>:
 80055a4:	4801      	ldr	r0, [pc, #4]	; (80055ac <__malloc_unlock+0x8>)
 80055a6:	f7ff bf68 	b.w	800547a <__retarget_lock_release_recursive>
 80055aa:	bf00      	nop
 80055ac:	20000854 	.word	0x20000854

080055b0 <_realloc_r>:
 80055b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055b4:	4680      	mov	r8, r0
 80055b6:	4614      	mov	r4, r2
 80055b8:	460e      	mov	r6, r1
 80055ba:	b921      	cbnz	r1, 80055c6 <_realloc_r+0x16>
 80055bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055c0:	4611      	mov	r1, r2
 80055c2:	f7ff b80b 	b.w	80045dc <_malloc_r>
 80055c6:	b92a      	cbnz	r2, 80055d4 <_realloc_r+0x24>
 80055c8:	f7fe ff9c 	bl	8004504 <_free_r>
 80055cc:	4625      	mov	r5, r4
 80055ce:	4628      	mov	r0, r5
 80055d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055d4:	f000 f8fa 	bl	80057cc <_malloc_usable_size_r>
 80055d8:	4284      	cmp	r4, r0
 80055da:	4607      	mov	r7, r0
 80055dc:	d802      	bhi.n	80055e4 <_realloc_r+0x34>
 80055de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80055e2:	d812      	bhi.n	800560a <_realloc_r+0x5a>
 80055e4:	4621      	mov	r1, r4
 80055e6:	4640      	mov	r0, r8
 80055e8:	f7fe fff8 	bl	80045dc <_malloc_r>
 80055ec:	4605      	mov	r5, r0
 80055ee:	2800      	cmp	r0, #0
 80055f0:	d0ed      	beq.n	80055ce <_realloc_r+0x1e>
 80055f2:	42bc      	cmp	r4, r7
 80055f4:	4622      	mov	r2, r4
 80055f6:	4631      	mov	r1, r6
 80055f8:	bf28      	it	cs
 80055fa:	463a      	movcs	r2, r7
 80055fc:	f7ff ffa4 	bl	8005548 <memcpy>
 8005600:	4631      	mov	r1, r6
 8005602:	4640      	mov	r0, r8
 8005604:	f7fe ff7e 	bl	8004504 <_free_r>
 8005608:	e7e1      	b.n	80055ce <_realloc_r+0x1e>
 800560a:	4635      	mov	r5, r6
 800560c:	e7df      	b.n	80055ce <_realloc_r+0x1e>

0800560e <_raise_r>:
 800560e:	291f      	cmp	r1, #31
 8005610:	b538      	push	{r3, r4, r5, lr}
 8005612:	4604      	mov	r4, r0
 8005614:	460d      	mov	r5, r1
 8005616:	d904      	bls.n	8005622 <_raise_r+0x14>
 8005618:	2316      	movs	r3, #22
 800561a:	6003      	str	r3, [r0, #0]
 800561c:	f04f 30ff 	mov.w	r0, #4294967295
 8005620:	bd38      	pop	{r3, r4, r5, pc}
 8005622:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005624:	b112      	cbz	r2, 800562c <_raise_r+0x1e>
 8005626:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800562a:	b94b      	cbnz	r3, 8005640 <_raise_r+0x32>
 800562c:	4620      	mov	r0, r4
 800562e:	f000 f831 	bl	8005694 <_getpid_r>
 8005632:	462a      	mov	r2, r5
 8005634:	4601      	mov	r1, r0
 8005636:	4620      	mov	r0, r4
 8005638:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800563c:	f000 b818 	b.w	8005670 <_kill_r>
 8005640:	2b01      	cmp	r3, #1
 8005642:	d00a      	beq.n	800565a <_raise_r+0x4c>
 8005644:	1c59      	adds	r1, r3, #1
 8005646:	d103      	bne.n	8005650 <_raise_r+0x42>
 8005648:	2316      	movs	r3, #22
 800564a:	6003      	str	r3, [r0, #0]
 800564c:	2001      	movs	r0, #1
 800564e:	e7e7      	b.n	8005620 <_raise_r+0x12>
 8005650:	2400      	movs	r4, #0
 8005652:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005656:	4628      	mov	r0, r5
 8005658:	4798      	blx	r3
 800565a:	2000      	movs	r0, #0
 800565c:	e7e0      	b.n	8005620 <_raise_r+0x12>
	...

08005660 <raise>:
 8005660:	4b02      	ldr	r3, [pc, #8]	; (800566c <raise+0xc>)
 8005662:	4601      	mov	r1, r0
 8005664:	6818      	ldr	r0, [r3, #0]
 8005666:	f7ff bfd2 	b.w	800560e <_raise_r>
 800566a:	bf00      	nop
 800566c:	2000000c 	.word	0x2000000c

08005670 <_kill_r>:
 8005670:	b538      	push	{r3, r4, r5, lr}
 8005672:	4d07      	ldr	r5, [pc, #28]	; (8005690 <_kill_r+0x20>)
 8005674:	2300      	movs	r3, #0
 8005676:	4604      	mov	r4, r0
 8005678:	4608      	mov	r0, r1
 800567a:	4611      	mov	r1, r2
 800567c:	602b      	str	r3, [r5, #0]
 800567e:	f7fb fc6d 	bl	8000f5c <_kill>
 8005682:	1c43      	adds	r3, r0, #1
 8005684:	d102      	bne.n	800568c <_kill_r+0x1c>
 8005686:	682b      	ldr	r3, [r5, #0]
 8005688:	b103      	cbz	r3, 800568c <_kill_r+0x1c>
 800568a:	6023      	str	r3, [r4, #0]
 800568c:	bd38      	pop	{r3, r4, r5, pc}
 800568e:	bf00      	nop
 8005690:	20000858 	.word	0x20000858

08005694 <_getpid_r>:
 8005694:	f7fb bc5a 	b.w	8000f4c <_getpid>

08005698 <__sread>:
 8005698:	b510      	push	{r4, lr}
 800569a:	460c      	mov	r4, r1
 800569c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056a0:	f000 f89c 	bl	80057dc <_read_r>
 80056a4:	2800      	cmp	r0, #0
 80056a6:	bfab      	itete	ge
 80056a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80056aa:	89a3      	ldrhlt	r3, [r4, #12]
 80056ac:	181b      	addge	r3, r3, r0
 80056ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80056b2:	bfac      	ite	ge
 80056b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80056b6:	81a3      	strhlt	r3, [r4, #12]
 80056b8:	bd10      	pop	{r4, pc}

080056ba <__swrite>:
 80056ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056be:	461f      	mov	r7, r3
 80056c0:	898b      	ldrh	r3, [r1, #12]
 80056c2:	05db      	lsls	r3, r3, #23
 80056c4:	4605      	mov	r5, r0
 80056c6:	460c      	mov	r4, r1
 80056c8:	4616      	mov	r6, r2
 80056ca:	d505      	bpl.n	80056d8 <__swrite+0x1e>
 80056cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056d0:	2302      	movs	r3, #2
 80056d2:	2200      	movs	r2, #0
 80056d4:	f000 f868 	bl	80057a8 <_lseek_r>
 80056d8:	89a3      	ldrh	r3, [r4, #12]
 80056da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056e2:	81a3      	strh	r3, [r4, #12]
 80056e4:	4632      	mov	r2, r6
 80056e6:	463b      	mov	r3, r7
 80056e8:	4628      	mov	r0, r5
 80056ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056ee:	f000 b817 	b.w	8005720 <_write_r>

080056f2 <__sseek>:
 80056f2:	b510      	push	{r4, lr}
 80056f4:	460c      	mov	r4, r1
 80056f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056fa:	f000 f855 	bl	80057a8 <_lseek_r>
 80056fe:	1c43      	adds	r3, r0, #1
 8005700:	89a3      	ldrh	r3, [r4, #12]
 8005702:	bf15      	itete	ne
 8005704:	6560      	strne	r0, [r4, #84]	; 0x54
 8005706:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800570a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800570e:	81a3      	strheq	r3, [r4, #12]
 8005710:	bf18      	it	ne
 8005712:	81a3      	strhne	r3, [r4, #12]
 8005714:	bd10      	pop	{r4, pc}

08005716 <__sclose>:
 8005716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800571a:	f000 b813 	b.w	8005744 <_close_r>
	...

08005720 <_write_r>:
 8005720:	b538      	push	{r3, r4, r5, lr}
 8005722:	4d07      	ldr	r5, [pc, #28]	; (8005740 <_write_r+0x20>)
 8005724:	4604      	mov	r4, r0
 8005726:	4608      	mov	r0, r1
 8005728:	4611      	mov	r1, r2
 800572a:	2200      	movs	r2, #0
 800572c:	602a      	str	r2, [r5, #0]
 800572e:	461a      	mov	r2, r3
 8005730:	f7fb fc4b 	bl	8000fca <_write>
 8005734:	1c43      	adds	r3, r0, #1
 8005736:	d102      	bne.n	800573e <_write_r+0x1e>
 8005738:	682b      	ldr	r3, [r5, #0]
 800573a:	b103      	cbz	r3, 800573e <_write_r+0x1e>
 800573c:	6023      	str	r3, [r4, #0]
 800573e:	bd38      	pop	{r3, r4, r5, pc}
 8005740:	20000858 	.word	0x20000858

08005744 <_close_r>:
 8005744:	b538      	push	{r3, r4, r5, lr}
 8005746:	4d06      	ldr	r5, [pc, #24]	; (8005760 <_close_r+0x1c>)
 8005748:	2300      	movs	r3, #0
 800574a:	4604      	mov	r4, r0
 800574c:	4608      	mov	r0, r1
 800574e:	602b      	str	r3, [r5, #0]
 8005750:	f7fb fc57 	bl	8001002 <_close>
 8005754:	1c43      	adds	r3, r0, #1
 8005756:	d102      	bne.n	800575e <_close_r+0x1a>
 8005758:	682b      	ldr	r3, [r5, #0]
 800575a:	b103      	cbz	r3, 800575e <_close_r+0x1a>
 800575c:	6023      	str	r3, [r4, #0]
 800575e:	bd38      	pop	{r3, r4, r5, pc}
 8005760:	20000858 	.word	0x20000858

08005764 <_fstat_r>:
 8005764:	b538      	push	{r3, r4, r5, lr}
 8005766:	4d07      	ldr	r5, [pc, #28]	; (8005784 <_fstat_r+0x20>)
 8005768:	2300      	movs	r3, #0
 800576a:	4604      	mov	r4, r0
 800576c:	4608      	mov	r0, r1
 800576e:	4611      	mov	r1, r2
 8005770:	602b      	str	r3, [r5, #0]
 8005772:	f7fb fc52 	bl	800101a <_fstat>
 8005776:	1c43      	adds	r3, r0, #1
 8005778:	d102      	bne.n	8005780 <_fstat_r+0x1c>
 800577a:	682b      	ldr	r3, [r5, #0]
 800577c:	b103      	cbz	r3, 8005780 <_fstat_r+0x1c>
 800577e:	6023      	str	r3, [r4, #0]
 8005780:	bd38      	pop	{r3, r4, r5, pc}
 8005782:	bf00      	nop
 8005784:	20000858 	.word	0x20000858

08005788 <_isatty_r>:
 8005788:	b538      	push	{r3, r4, r5, lr}
 800578a:	4d06      	ldr	r5, [pc, #24]	; (80057a4 <_isatty_r+0x1c>)
 800578c:	2300      	movs	r3, #0
 800578e:	4604      	mov	r4, r0
 8005790:	4608      	mov	r0, r1
 8005792:	602b      	str	r3, [r5, #0]
 8005794:	f7fb fc51 	bl	800103a <_isatty>
 8005798:	1c43      	adds	r3, r0, #1
 800579a:	d102      	bne.n	80057a2 <_isatty_r+0x1a>
 800579c:	682b      	ldr	r3, [r5, #0]
 800579e:	b103      	cbz	r3, 80057a2 <_isatty_r+0x1a>
 80057a0:	6023      	str	r3, [r4, #0]
 80057a2:	bd38      	pop	{r3, r4, r5, pc}
 80057a4:	20000858 	.word	0x20000858

080057a8 <_lseek_r>:
 80057a8:	b538      	push	{r3, r4, r5, lr}
 80057aa:	4d07      	ldr	r5, [pc, #28]	; (80057c8 <_lseek_r+0x20>)
 80057ac:	4604      	mov	r4, r0
 80057ae:	4608      	mov	r0, r1
 80057b0:	4611      	mov	r1, r2
 80057b2:	2200      	movs	r2, #0
 80057b4:	602a      	str	r2, [r5, #0]
 80057b6:	461a      	mov	r2, r3
 80057b8:	f7fb fc4a 	bl	8001050 <_lseek>
 80057bc:	1c43      	adds	r3, r0, #1
 80057be:	d102      	bne.n	80057c6 <_lseek_r+0x1e>
 80057c0:	682b      	ldr	r3, [r5, #0]
 80057c2:	b103      	cbz	r3, 80057c6 <_lseek_r+0x1e>
 80057c4:	6023      	str	r3, [r4, #0]
 80057c6:	bd38      	pop	{r3, r4, r5, pc}
 80057c8:	20000858 	.word	0x20000858

080057cc <_malloc_usable_size_r>:
 80057cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057d0:	1f18      	subs	r0, r3, #4
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	bfbc      	itt	lt
 80057d6:	580b      	ldrlt	r3, [r1, r0]
 80057d8:	18c0      	addlt	r0, r0, r3
 80057da:	4770      	bx	lr

080057dc <_read_r>:
 80057dc:	b538      	push	{r3, r4, r5, lr}
 80057de:	4d07      	ldr	r5, [pc, #28]	; (80057fc <_read_r+0x20>)
 80057e0:	4604      	mov	r4, r0
 80057e2:	4608      	mov	r0, r1
 80057e4:	4611      	mov	r1, r2
 80057e6:	2200      	movs	r2, #0
 80057e8:	602a      	str	r2, [r5, #0]
 80057ea:	461a      	mov	r2, r3
 80057ec:	f7fb fbd0 	bl	8000f90 <_read>
 80057f0:	1c43      	adds	r3, r0, #1
 80057f2:	d102      	bne.n	80057fa <_read_r+0x1e>
 80057f4:	682b      	ldr	r3, [r5, #0]
 80057f6:	b103      	cbz	r3, 80057fa <_read_r+0x1e>
 80057f8:	6023      	str	r3, [r4, #0]
 80057fa:	bd38      	pop	{r3, r4, r5, pc}
 80057fc:	20000858 	.word	0x20000858

08005800 <_init>:
 8005800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005802:	bf00      	nop
 8005804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005806:	bc08      	pop	{r3}
 8005808:	469e      	mov	lr, r3
 800580a:	4770      	bx	lr

0800580c <_fini>:
 800580c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800580e:	bf00      	nop
 8005810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005812:	bc08      	pop	{r3}
 8005814:	469e      	mov	lr, r3
 8005816:	4770      	bx	lr
