Line number: 
[675, 679]
Comment: 
This block is a hardware description for a register in a synchronous digital circuit. Upon each positive edge of the input clock signal (clk_i), it latches the value of mode_load_pulse into the register mode_load_pulse_r1 after a delay prescribed by the constant TCQ.