$date
	Sun May 22 22:12:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module my_fa $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 ! sum $end
$var wire 1 & w0 $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
0%
0$
0#
x"
x!
$end
#3
0(
0'
#4
0&
#6
0"
#8
0!
#10
1%
#14
1!
#20
0%
1$
#24
0!
1&
#28
1!
#30
1%
#33
1(
#34
0!
#36
1"
#40
0%
0$
1#
#43
0(
#44
1!
#46
0"
#50
1%
#53
1(
#54
0!
#56
1"
#60
0%
1$
#63
0(
1'
#64
1!
0&
#68
0!
#70
1%
#74
1!
#80
