
---------- Begin Simulation Statistics ----------
final_tick                               1837161725940                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 607503                       # Simulator instruction rate (inst/s)
host_mem_usage                               10794656                       # Number of bytes of host memory used
host_op_rate                                  1048439                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3275.33                       # Real time elapsed on the host
host_tick_rate                              560908989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1989771480                       # Number of instructions simulated
sim_ops                                    3433982308                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.837162                       # Number of seconds simulated
sim_ticks                                1837161725940                       # Number of ticks simulated
system.cpu0.Branches                         98982218                       # Number of branches fetched
system.cpu0.committedInsts                  989771479                       # Number of instructions committed
system.cpu0.committedOps                   1880568861                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  395901025                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       193623                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  197952190                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1286704471                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5517002175                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5517002175                       # Number of busy cycles
system.cpu0.num_cc_register_reads           494911430                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          593863690                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     98979872                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1880564310                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1880564310                       # number of integer instructions
system.cpu0.num_int_register_reads         3761123875                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1583629592                       # number of times the integer registers were written
system.cpu0.num_load_insts                  395900986                       # Number of load instructions
system.cpu0.num_mem_refs                    593853141                       # number of memory refs
system.cpu0.num_store_insts                 197952155                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1286710706     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               395900031     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              197951344     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1880568861                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        105943926                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1553413447                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  298173263                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         7447                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  134478866                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         2115                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1346437696                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5517002180                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5517002180                       # Number of busy cycles
system.cpu1.num_cc_register_reads           810731249                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          826147910                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     63413623                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              63978436                       # Number of float alu accesses
system.cpu1.num_fp_insts                     63978436                       # number of float instructions
system.cpu1.num_fp_register_reads            68263228                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           54957000                       # number of times the floating registers were written
system.cpu1.num_func_calls                   40092444                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1494887904                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1494887904                       # number of integer instructions
system.cpu1.num_int_register_reads         3379609145                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1238607035                       # number of times the integer registers were written
system.cpu1.num_load_insts                  298159878                       # Number of load instructions
system.cpu1.num_mem_refs                    432636844                       # number of memory refs
system.cpu1.num_store_insts                 134476966                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             20529387      1.32%      1.32% # Class of executed instruction
system.cpu1.op_class::IntAlu               1049156898     67.54%     68.86% # Class of executed instruction
system.cpu1.op_class::IntMult                  268761      0.02%     68.88% # Class of executed instruction
system.cpu1.op_class::IntDiv                   237032      0.02%     68.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd               16790476      1.08%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   20512      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   62606      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      18      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdCvt                   11198      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdMisc               33600414      2.16%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdShift                 28404      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd              11959      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              47328      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                192      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             11418      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::MemRead               297979081     19.18%     91.33% # Class of executed instruction
system.cpu1.op_class::MemWrite              125484173      8.08%     99.41% # Class of executed instruction
system.cpu1.op_class::FloatMemRead             180797      0.01%     99.42% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           8992793      0.58%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1553413447                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5783049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11828965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71493495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1841                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    142987932                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1841                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5925872                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       101850                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5681199                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120044                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120044                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5925872                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17874881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17874881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17874881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    393457024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    393457024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               393457024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6045916                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6045916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6045916                       # Request fanout histogram
system.membus.reqLayer4.occupancy         17566941869                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        32354832454                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1286704018                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1286704018                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1286704018                       # number of overall hits
system.cpu0.icache.overall_hits::total     1286704018                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38205756                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38205756                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38205756                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38205756                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1286704471                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1286704471                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1286704471                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1286704471                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84339.417219                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84339.417219                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84339.417219                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84339.417219                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37904058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37904058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37904058                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37904058                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83673.417219                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83673.417219                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83673.417219                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83673.417219                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1286704018                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1286704018                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38205756                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38205756                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1286704471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1286704471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84339.417219                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84339.417219                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37904058                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37904058                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83673.417219                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83673.417219                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.372126                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1286704471                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2840407.220751                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.372126                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801508                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801508                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10293636221                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10293636221                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    581478050                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       581478050                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    581478050                       # number of overall hits
system.cpu0.dcache.overall_hits::total      581478050                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12375165                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12375165                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12375165                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12375165                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 592914320172                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 592914320172                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 592914320172                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 592914320172                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    593853215                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    593853215                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    593853215                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    593853215                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47911.629475                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47911.629475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47911.629475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47911.629475                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2116                       # number of writebacks
system.cpu0.dcache.writebacks::total             2116                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12375165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12375165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12375165                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12375165                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 584672460948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 584672460948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 584672460948                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 584672460948                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 47245.629529                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47245.629529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 47245.629529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47245.629529                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12375156                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    383526939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      383526939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12374086                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12374086                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 592874340192                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 592874340192                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    395901025                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    395901025                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 47912.576346                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47912.576346                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12374086                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12374086                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 584633199582                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 584633199582                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 47246.576400                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47246.576400                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    197951111                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     197951111                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     39979980                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39979980                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    197952190                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    197952190                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37052.808156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37052.808156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     39261366                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     39261366                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36386.808156                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36386.808156                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          593853214                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12375164                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987503                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4763200884                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4763200884                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1346433652                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1346433652                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1346433652                       # number of overall hits
system.cpu1.icache.overall_hits::total     1346433652                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4044                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4044                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4044                       # number of overall misses
system.cpu1.icache.overall_misses::total         4044                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    230557878                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    230557878                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    230557878                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    230557878                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1346437696                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1346437696                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1346437696                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1346437696                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57012.333828                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57012.333828                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57012.333828                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57012.333828                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3532                       # number of writebacks
system.cpu1.icache.writebacks::total             3532                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4044                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    227864574                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    227864574                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    227864574                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    227864574                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56346.333828                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56346.333828                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56346.333828                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56346.333828                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3532                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1346433652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1346433652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    230557878                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    230557878                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1346437696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1346437696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57012.333828                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57012.333828                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    227864574                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    227864574                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56346.333828                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56346.333828                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.090979                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1346437696                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4044                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         332947.006924                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   510.090979                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.996271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10771505612                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10771505612                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    373537354                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       373537354                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    373537354                       # number of overall hits
system.cpu1.dcache.overall_hits::total      373537354                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     59114775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      59114775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     59114775                       # number of overall misses
system.cpu1.dcache.overall_misses::total     59114775                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 691443000531                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 691443000531                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 691443000531                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 691443000531                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    432652129                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    432652129                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    432652129                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    432652129                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.136634                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.136634                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.136634                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.136634                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11696.619001                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11696.619001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11696.619001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11696.619001                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     23099552                       # number of writebacks
system.cpu1.dcache.writebacks::total         23099552                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     59114775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     59114775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     59114775                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     59114775                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 652072560381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 652072560381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 652072560381                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 652072560381                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.136634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.136634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.136634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.136634                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11030.619001                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11030.619001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11030.619001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11030.619001                       # average overall mshr miss latency
system.cpu1.dcache.replacements              59114767                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    251180914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      251180914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     46992349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46992349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 533486597049                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 533486597049                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    298173263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    298173263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11352.626723                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11352.626723                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     46992349                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     46992349                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 502189692615                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 502189692615                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.157601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.157601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10686.626723                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10686.626723                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    122356440                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     122356440                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     12122426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     12122426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 157956403482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 157956403482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    134478866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    134478866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.090144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.090144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 13030.098388                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13030.098388                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     12122426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     12122426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 149882867766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 149882867766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12364.098388                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12364.098388                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          432652129                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         59114775                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.318849                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3520331807                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3520331807                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6459352                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            58987598                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65448520                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6459352                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1569                       # number of overall hits
system.l2.overall_hits::.cpu1.data           58987598                       # number of overall hits
system.l2.overall_hits::total                65448520                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5915813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2475                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            127177                       # number of demand (read+write) misses
system.l2.demand_misses::total                6045917                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5915813                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2475                       # number of overall misses
system.l2.overall_misses::.cpu1.data           127177                       # number of overall misses
system.l2.overall_misses::total               6045917                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37435194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 509838319998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    208608183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11003547105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     521087910480                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37435194                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 509838319998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    208608183                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11003547105                       # number of overall miss cycles
system.l2.overall_miss_latency::total    521087910480                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12375165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        59114775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71494437                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12375165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       59114775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71494437                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.478039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.612018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.002151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084565                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.478039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.612018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.002151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084565                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82821.225664                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86182.291428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84286.134545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86521.518081                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86188.399622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82821.225664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86182.291428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84286.134545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86521.518081                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86188.399622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              101850                       # number of writebacks
system.l2.writebacks::total                    101850                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5915813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       127177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6045917                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5915813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       127177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6045917                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34352377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 469456962019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    191717271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  10135426158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 479818457825                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34352377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 469456962019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    191717271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  10135426158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 479818457825                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.478039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.612018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.002151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084565                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.478039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.612018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.002151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084565                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76000.834071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79356.288310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77461.523636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79695.433593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79362.395783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76000.834071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79356.288310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77461.523636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79695.433593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79362.395783                       # average overall mshr miss latency
system.l2.replacements                        5784652                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     23101668                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         23101668                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     23101668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     23101668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3572                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3572                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          238                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           238                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         12002746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              12003461                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         119680                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              120044                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     30695274                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  10362621672                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10393316946                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     12122426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12123505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.337349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.009873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84327.675824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86586.076805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86579.228833                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       119680                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         120044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     28211084                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9545680021                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9573891105                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.337349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.009873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77502.978022                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79760.026913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79753.183041                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2927                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37435194                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    208608183                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    246043377                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.612018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.650878                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82821.225664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84286.134545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84059.916980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2927                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34352377                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    191717271                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    226069648                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.612018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.650878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76000.834071                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77461.523636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77235.957636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6458637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     46984852                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          53443489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5915449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5922946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 509807624724                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    640925433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 510448550157                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12374086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     46992349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59366435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.478051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86182.405549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85490.920768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86181.530299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5915449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5922946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 469428750935                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    589746137                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 470018497072                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.478051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000160                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79356.402352                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78664.283980                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79355.526299                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259482.978752                       # Cycle average of tags in use
system.l2.tags.total_refs                   142987693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6046796                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.646852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.685881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       26.080635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    254573.500226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       92.662189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     4766.049821                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.554926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.565628                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        30519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       228072                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4009708892                       # Number of tag accesses
system.l2.tags.data_accesses               4009708892                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                5784652                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     378611968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        158400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       8139328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          386938624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       158400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        187328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6518400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6518400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5915812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         127177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6045916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       101850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             101850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        206085269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            86220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          4430382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             210617617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        86220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           101966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3548082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3548082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3548082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       206085269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           86220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         4430382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            214165698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    101848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5915804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    126694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020244017402                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5700                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5700                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12663945                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              96149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6045916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     101850                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6045916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   101850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    491                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            188866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            189715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            188838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            188468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            189168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            189086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            189078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            189082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            188509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           188927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           188699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           189015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           188812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           188743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           188527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           188744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           189178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           188818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           188767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           188692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           188905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           189098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           189124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           189004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           189091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           189044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           189184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           188739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           188426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           189348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           188861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             3154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             3188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             3180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             3187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             3208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             3196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             3199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             3195                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 129788328403                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20143356100                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            235534902503                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21468.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38960.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6045916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               101850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6006855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6147214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      6147214    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6147214                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1060.572281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    447.856267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3673.885685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191         5699     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5700                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.857719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.849754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.516037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              404      7.09%      7.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.18%      7.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5279     92.61%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5700                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              386907200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6514496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               386938624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6518400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       210.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    210.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1837161543123                       # Total gap between requests
system.mem_ctrls.avgGap                     298834.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    378611456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       158400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      8108416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6514496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15746.028012421571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 206084990.044238001108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 86219.954271556169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 4413555.913729510270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3545956.737514113542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5915812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       127177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       101850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16024237                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 230430039660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     91414059                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4997424547                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 99580558085030                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35451.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38951.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36934.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39295.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 977717801.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         4793518705.249535                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         8462404175.793538                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        8291857041.984697                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       120252879.600001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     159475551339.423218                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     83460096476.580521                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     542032465006.016907                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       806636145624.337891                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        439.066487                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1614730346120                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  82586350000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 139845029820                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         4792299273.217659                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8460251409.244654                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        8290153699.594296                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       119873071.584001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159475551339.423218                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     83449034625.089661                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     542040101614.139343                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       806627265032.011353                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        439.061653                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1614761168045                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  82586350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 139814207895                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1837161725940                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59370931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23203518                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3572                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        54071057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12123505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12123505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4497                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59366435                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37125485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    177344317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             214482368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    792145920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       484864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   5261716928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6054379264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5784652                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6518400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77279089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000024                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004881                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               77277248    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1841      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77279089                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        63003071196                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       59055680477                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4039956                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12383895072                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
