--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4617 paths analyzed, 621 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.353ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_9 (SLICE_X54Y89.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/busy_sr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.313ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/busy_sr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.XQ      Tcko                  0.592   SCCB/scaler<6>
                                                       SCCB/scaler_6
    SLICE_X67Y82.F3      net (fanout=6)        1.571   SCCB/scaler<6>
    SLICE_X67Y82.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X66Y78.G3      net (fanout=1)        0.272   SCCB/busy_sr_not0003136
    SLICE_X66Y78.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y78.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y78.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X54Y89.CE      net (fanout=48)       4.078   SCCB/busy_sr_not0003
    SLICE_X54Y89.CLK     Tceck                 0.555   SCCB/busy_sr<9>
                                                       SCCB/busy_sr_9
    -------------------------------------------------  ---------------------------
    Total                                      9.313ns (3.369ns logic, 5.944ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/busy_sr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.001ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/busy_sr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.XQ      Tcko                  0.592   SCCB/scaler<6>
                                                       SCCB/scaler_6
    SLICE_X67Y81.G3      net (fanout=6)        1.864   SCCB/scaler<6>
    SLICE_X67Y81.Y       Tilo                  0.704   SCCB/scaler<2>
                                                       SCCB/scaler_and00004
    SLICE_X66Y78.F1      net (fanout=5)        0.449   SCCB/scaler_and00004
    SLICE_X66Y78.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X54Y89.CE      net (fanout=48)       4.078   SCCB/busy_sr_not0003
    SLICE_X54Y89.CLK     Tceck                 0.555   SCCB/busy_sr<9>
                                                       SCCB/busy_sr_9
    -------------------------------------------------  ---------------------------
    Total                                      9.001ns (2.610ns logic, 6.391ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB2 (FF)
  Destination:          SCCB/busy_sr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.114 - 0.120)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB2 to SCCB/busy_sr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y68.YQ      Tcko                  0.652   state_FSM_FFd9
                                                       send_BRB2
    SLICE_X67Y79.F1      net (fanout=1)        1.302   send_BRB2
    SLICE_X67Y79.X       Tilo                  0.704   send_BRB1
                                                       send_mux0000
    SLICE_X66Y78.G4      net (fanout=2)        0.112   send
    SLICE_X66Y78.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y78.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y78.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X54Y89.CE      net (fanout=48)       4.078   SCCB/busy_sr_not0003
    SLICE_X54Y89.CLK     Tceck                 0.555   SCCB/busy_sr<9>
                                                       SCCB/busy_sr_9
    -------------------------------------------------  ---------------------------
    Total                                      8.944ns (3.429ns logic, 5.515ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_29 (SLICE_X56Y86.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/busy_sr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.778ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/busy_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.XQ      Tcko                  0.592   SCCB/scaler<6>
                                                       SCCB/scaler_6
    SLICE_X67Y82.F3      net (fanout=6)        1.571   SCCB/scaler<6>
    SLICE_X67Y82.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X66Y78.G3      net (fanout=1)        0.272   SCCB/busy_sr_not0003136
    SLICE_X66Y78.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y78.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y78.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X56Y86.CE      net (fanout=48)       3.543   SCCB/busy_sr_not0003
    SLICE_X56Y86.CLK     Tceck                 0.555   SCCB/busy_sr<29>
                                                       SCCB/busy_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      8.778ns (3.369ns logic, 5.409ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/busy_sr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.466ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/busy_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.XQ      Tcko                  0.592   SCCB/scaler<6>
                                                       SCCB/scaler_6
    SLICE_X67Y81.G3      net (fanout=6)        1.864   SCCB/scaler<6>
    SLICE_X67Y81.Y       Tilo                  0.704   SCCB/scaler<2>
                                                       SCCB/scaler_and00004
    SLICE_X66Y78.F1      net (fanout=5)        0.449   SCCB/scaler_and00004
    SLICE_X66Y78.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X56Y86.CE      net (fanout=48)       3.543   SCCB/busy_sr_not0003
    SLICE_X56Y86.CLK     Tceck                 0.555   SCCB/busy_sr<29>
                                                       SCCB/busy_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      8.466ns (2.610ns logic, 5.856ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB2 (FF)
  Destination:          SCCB/busy_sr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.409ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.106 - 0.120)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB2 to SCCB/busy_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y68.YQ      Tcko                  0.652   state_FSM_FFd9
                                                       send_BRB2
    SLICE_X67Y79.F1      net (fanout=1)        1.302   send_BRB2
    SLICE_X67Y79.X       Tilo                  0.704   send_BRB1
                                                       send_mux0000
    SLICE_X66Y78.G4      net (fanout=2)        0.112   send
    SLICE_X66Y78.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y78.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y78.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X56Y86.CE      net (fanout=48)       3.543   SCCB/busy_sr_not0003
    SLICE_X56Y86.CLK     Tceck                 0.555   SCCB/busy_sr<29>
                                                       SCCB/busy_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      8.409ns (3.429ns logic, 4.980ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_31 (SLICE_X54Y84.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/data_sr_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/data_sr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.XQ      Tcko                  0.592   SCCB/scaler<6>
                                                       SCCB/scaler_6
    SLICE_X67Y82.F3      net (fanout=6)        1.571   SCCB/scaler<6>
    SLICE_X67Y82.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X66Y78.G3      net (fanout=1)        0.272   SCCB/busy_sr_not0003136
    SLICE_X66Y78.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y78.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y78.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X54Y84.CE      net (fanout=48)       3.011   SCCB/busy_sr_not0003
    SLICE_X54Y84.CLK     Tceck                 0.555   SCCB/data_sr<31>
                                                       SCCB/data_sr_31
    -------------------------------------------------  ---------------------------
    Total                                      8.246ns (3.369ns logic, 4.877ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/data_sr_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.934ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/data_sr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.XQ      Tcko                  0.592   SCCB/scaler<6>
                                                       SCCB/scaler_6
    SLICE_X67Y81.G3      net (fanout=6)        1.864   SCCB/scaler<6>
    SLICE_X67Y81.Y       Tilo                  0.704   SCCB/scaler<2>
                                                       SCCB/scaler_and00004
    SLICE_X66Y78.F1      net (fanout=5)        0.449   SCCB/scaler_and00004
    SLICE_X66Y78.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X54Y84.CE      net (fanout=48)       3.011   SCCB/busy_sr_not0003
    SLICE_X54Y84.CLK     Tceck                 0.555   SCCB/data_sr<31>
                                                       SCCB/data_sr_31
    -------------------------------------------------  ---------------------------
    Total                                      7.934ns (2.610ns logic, 5.324ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB2 (FF)
  Destination:          SCCB/data_sr_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.111 - 0.120)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB2 to SCCB/data_sr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y68.YQ      Tcko                  0.652   state_FSM_FFd9
                                                       send_BRB2
    SLICE_X67Y79.F1      net (fanout=1)        1.302   send_BRB2
    SLICE_X67Y79.X       Tilo                  0.704   send_BRB1
                                                       send_mux0000
    SLICE_X66Y78.G4      net (fanout=2)        0.112   send
    SLICE_X66Y78.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y78.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y78.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X54Y84.CE      net (fanout=48)       3.011   SCCB/busy_sr_not0003
    SLICE_X54Y84.CLK     Tceck                 0.555   SCCB/data_sr<31>
                                                       SCCB/data_sr_31
    -------------------------------------------------  ---------------------------
    Total                                      7.877ns (3.429ns logic, 4.448ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_12 (SLICE_X77Y62.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_11 (FF)
  Destination:          SCCB/data_sr_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.018 - 0.016)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_11 to SCCB/data_sr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y64.YQ      Tcko                  0.470   SCCB/data_sr<7>
                                                       SCCB/data_sr_11
    SLICE_X77Y62.F3      net (fanout=1)        0.279   SCCB/data_sr<11>
    SLICE_X77Y62.CLK     Tckf        (-Th)    -0.516   SCCB/data_sr<12>
                                                       SCCB/data_sr_mux0000<12>1
                                                       SCCB/data_sr_12
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.986ns logic, 0.279ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_28 (SLICE_X57Y86.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_27 (FF)
  Destination:          SCCB/busy_sr_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_27 to SCCB/busy_sr_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.YQ      Tcko                  0.470   SCCB/busy_sr<12>
                                                       SCCB/busy_sr_27
    SLICE_X57Y86.G4      net (fanout=1)        0.282   SCCB/busy_sr<27>
    SLICE_X57Y86.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<28>
                                                       SCCB/busy_sr_mux0000<3>1
                                                       SCCB/busy_sr_28
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.986ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_5 (SLICE_X63Y80.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_4 (FF)
  Destination:          SCCB/busy_sr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_4 to SCCB/busy_sr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.YQ      Tcko                  0.470   SCCB/busy_sr<4>
                                                       SCCB/busy_sr_4
    SLICE_X63Y80.G4      net (fanout=1)        0.289   SCCB/busy_sr<4>
    SLICE_X63Y80.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<5>
                                                       SCCB/busy_sr_mux0000<26>1
                                                       SCCB/busy_sr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.986ns logic, 0.289ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 682 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.571ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_4 (SLICE_X77Y34.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.689ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.091 - 0.138)
  Source Clock:         ov7670_pclk1_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X77Y39.G4      net (fanout=24)       1.741   inst_ov7670capt1/latched_vsync
    SLICE_X77Y39.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X77Y34.CE      net (fanout=11)       1.181   inst_ov7670capt1/address_not0001
    SLICE_X77Y34.CLK     Tceck                 0.555   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.767ns logic, 2.922ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.091 - 0.126)
  Source Clock:         ov7670_pclk1_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y40.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X77Y39.G3      net (fanout=5)        1.101   inst_ov7670capt1/we_reg
    SLICE_X77Y39.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X77Y34.CE      net (fanout=11)       1.181   inst_ov7670capt1/address_not0001
    SLICE_X77Y34.CLK     Tceck                 0.555   inst_ov7670capt1/address<4>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.846ns logic, 2.282ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_5 (SLICE_X77Y35.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.689ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.091 - 0.138)
  Source Clock:         ov7670_pclk1_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X77Y39.G4      net (fanout=24)       1.741   inst_ov7670capt1/latched_vsync
    SLICE_X77Y39.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X77Y35.CE      net (fanout=11)       1.181   inst_ov7670capt1/address_not0001
    SLICE_X77Y35.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.767ns logic, 2.922ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.091 - 0.126)
  Source Clock:         ov7670_pclk1_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y40.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X77Y39.G3      net (fanout=5)        1.101   inst_ov7670capt1/we_reg
    SLICE_X77Y39.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X77Y35.CE      net (fanout=11)       1.181   inst_ov7670capt1/address_not0001
    SLICE_X77Y35.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.846ns logic, 2.282ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_6 (SLICE_X77Y35.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_6 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.689ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.091 - 0.138)
  Source Clock:         ov7670_pclk1_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X77Y39.G4      net (fanout=24)       1.741   inst_ov7670capt1/latched_vsync
    SLICE_X77Y39.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X77Y35.CE      net (fanout=11)       1.181   inst_ov7670capt1/address_not0001
    SLICE_X77Y35.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_6
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.767ns logic, 2.922ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_6 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.091 - 0.126)
  Source Clock:         ov7670_pclk1_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y40.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X77Y39.G3      net (fanout=5)        1.101   inst_ov7670capt1/we_reg
    SLICE_X77Y39.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X77Y35.CE      net (fanout=11)       1.181   inst_ov7670capt1/address_not0001
    SLICE_X77Y35.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_6
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.846ns logic, 2.282ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y4.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.933ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.106 - 0.097)
  Source Clock:         ov7670_pclk1_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y39.YQ      Tcko                  0.470   inst_ov7670capt1/address_14_BRB0
                                                       inst_ov7670capt1/address_7
    RAMB16_X1Y4.ADDRA9   net (fanout=6)        0.603   inst_ov7670capt1/address<7>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.339ns logic, 0.603ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y4.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.995ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.106 - 0.137)
  Source Clock:         ov7670_pclk1_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y33.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<4>
                                                       inst_ov7670capt1/d_latch_4
    RAMB16_X1Y4.DIA1     net (fanout=2)        0.599   inst_ov7670capt1/d_latch<4>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.396ns logic, 0.599ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y4.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y29.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y4.DIA2     net (fanout=2)        0.733   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.396ns logic, 0.733ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address_11_BRB0/SR
  Logical resource: inst_ov7670capt1/address_11_BRB0/SR
  Location pin: SLICE_X79Y37.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address_11_BRB0/SR
  Logical resource: inst_ov7670capt1/address_11_BRB0/SR
  Location pin: SLICE_X79Y37.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address_12_BRB0/SR
  Logical resource: inst_ov7670capt1/address_12_BRB0/SR
  Location pin: SLICE_X79Y38.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 682 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.653ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_8 (SLICE_X24Y90.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_8 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.633ns (Levels of Logic = 1)
  Clock Path Skew:      -0.144ns (0.102 - 0.246)
  Source Clock:         ov7670_pclk2_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X23Y87.G3      net (fanout=24)       3.681   inst_ov7670capt2/latched_vsync
    SLICE_X23Y87.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X24Y90.CE      net (fanout=12)       1.185   inst_ov7670capt2/address_not0001
    SLICE_X24Y90.CLK     Tceck                 0.555   inst_ov7670capt2/address<8>
                                                       inst_ov7670capt2/address_8
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (1.767ns logic, 4.866ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_8 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.282ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.102 - 0.187)
  Source Clock:         ov7670_pclk2_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y101.YQ     Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X23Y87.G4      net (fanout=5)        1.251   inst_ov7670capt2/we_reg
    SLICE_X23Y87.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X24Y90.CE      net (fanout=12)       1.185   inst_ov7670capt2/address_not0001
    SLICE_X24Y90.CLK     Tceck                 0.555   inst_ov7670capt2/address<8>
                                                       inst_ov7670capt2/address_8
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (1.846ns logic, 2.436ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_9 (SLICE_X24Y90.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_9 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.633ns (Levels of Logic = 1)
  Clock Path Skew:      -0.144ns (0.102 - 0.246)
  Source Clock:         ov7670_pclk2_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X23Y87.G3      net (fanout=24)       3.681   inst_ov7670capt2/latched_vsync
    SLICE_X23Y87.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X24Y90.CE      net (fanout=12)       1.185   inst_ov7670capt2/address_not0001
    SLICE_X24Y90.CLK     Tceck                 0.555   inst_ov7670capt2/address<8>
                                                       inst_ov7670capt2/address_9
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (1.767ns logic, 4.866ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_9 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.282ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.102 - 0.187)
  Source Clock:         ov7670_pclk2_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y101.YQ     Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X23Y87.G4      net (fanout=5)        1.251   inst_ov7670capt2/we_reg
    SLICE_X23Y87.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X24Y90.CE      net (fanout=12)       1.185   inst_ov7670capt2/address_not0001
    SLICE_X24Y90.CLK     Tceck                 0.555   inst_ov7670capt2/address<8>
                                                       inst_ov7670capt2/address_9
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (1.846ns logic, 2.436ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_14_BRB1 (SLICE_X24Y91.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_14_BRB1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.633ns (Levels of Logic = 1)
  Clock Path Skew:      -0.144ns (0.102 - 0.246)
  Source Clock:         ov7670_pclk2_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_14_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X23Y87.G3      net (fanout=24)       3.681   inst_ov7670capt2/latched_vsync
    SLICE_X23Y87.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X24Y91.CE      net (fanout=12)       1.185   inst_ov7670capt2/address_not0001
    SLICE_X24Y91.CLK     Tceck                 0.555   inst_ov7670capt2/address_14_BRB1
                                                       inst_ov7670capt2/address_14_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (1.767ns logic, 4.866ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_14_BRB1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.282ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.102 - 0.187)
  Source Clock:         ov7670_pclk2_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_14_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y101.YQ     Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X23Y87.G4      net (fanout=5)        1.251   inst_ov7670capt2/we_reg
    SLICE_X23Y87.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X24Y91.CE      net (fanout=12)       1.185   inst_ov7670capt2/address_not0001
    SLICE_X24Y91.CLK     Tceck                 0.555   inst_ov7670capt2/address_14_BRB1
                                                       inst_ov7670capt2/address_14_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (1.846ns logic, 2.436ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/href_last_1 (SLICE_X21Y116.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/href_last_0 (FF)
  Destination:          inst_ov7670capt2/href_last_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk2_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/href_last_0 to inst_ov7670capt2/href_last_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y117.YQ     Tcko                  0.470   inst_ov7670capt2/href_last<0>
                                                       inst_ov7670capt2/href_last_0
    SLICE_X21Y116.G4     net (fanout=1)        0.289   inst_ov7670capt2/href_last<0>
    SLICE_X21Y116.CLK    Tckg        (-Th)    -0.516   inst_ov7670capt2/href_last<1>
                                                       inst_ov7670capt2/href_last_mux0002<5>1
                                                       inst_ov7670capt2/href_last_1
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.986ns logic, 0.289ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/href_last_3 (SLICE_X21Y115.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/href_last_2 (FF)
  Destination:          inst_ov7670capt2/href_last_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk2_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/href_last_2 to inst_ov7670capt2/href_last_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y115.XQ     Tcko                  0.473   inst_ov7670capt2/href_last<2>
                                                       inst_ov7670capt2/href_last_2
    SLICE_X21Y115.G4     net (fanout=1)        0.289   inst_ov7670capt2/href_last<2>
    SLICE_X21Y115.CLK    Tckg        (-Th)    -0.516   inst_ov7670capt2/href_last<2>
                                                       inst_ov7670capt2/href_last_mux0002<3>1
                                                       inst_ov7670capt2/href_last_3
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.989ns logic, 0.289ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/href_last_2 (SLICE_X21Y115.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/href_last_1 (FF)
  Destination:          inst_ov7670capt2/href_last_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.290ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.010 - 0.012)
  Source Clock:         ov7670_pclk2_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/href_last_1 to inst_ov7670capt2/href_last_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y116.YQ     Tcko                  0.470   inst_ov7670capt2/href_last<1>
                                                       inst_ov7670capt2/href_last_1
    SLICE_X21Y115.F4     net (fanout=1)        0.304   inst_ov7670capt2/href_last<1>
    SLICE_X21Y115.CLK    Tckf        (-Th)    -0.516   inst_ov7670capt2/href_last<2>
                                                       inst_ov7670capt2/href_last_mux0002<4>1
                                                       inst_ov7670capt2/href_last_2
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.986ns logic, 0.304ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt2/address_11_BRB0/SR
  Logical resource: inst_ov7670capt2/address_11_BRB0/SR
  Location pin: SLICE_X25Y91.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt2/address_11_BRB0/SR
  Logical resource: inst_ov7670capt2/address_11_BRB0/SR
  Location pin: SLICE_X25Y91.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt2/address_12_BRB0/SR
  Logical resource: inst_ov7670capt2/address_12_BRB0/SR
  Location pin: SLICE_X25Y92.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 682 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.257ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/href_hold (SLICE_X16Y113.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_href (FF)
  Destination:          inst_ov7670capt3/href_hold (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.042ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.072 - 0.109)
  Source Clock:         ov7670_pclk3_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_href to inst_ov7670capt3/href_hold
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D5.IQ1               Tiockiq               0.508   ov7670_href3
                                                       inst_ov7670capt3/latched_href
    SLICE_X16Y113.BY     net (fanout=6)        5.152   inst_ov7670capt3/latched_href
    SLICE_X16Y113.CLK    Tdick                 0.382   inst_ov7670capt3/href_hold
                                                       inst_ov7670capt3/href_hold
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (0.890ns logic, 5.152ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/d_latch_8 (SLICE_X13Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_href (FF)
  Destination:          inst_ov7670capt3/d_latch_8 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.889ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.096 - 0.109)
  Source Clock:         ov7670_pclk3_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_href to inst_ov7670capt3/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D5.IQ1               Tiockiq               0.508   ov7670_href3
                                                       inst_ov7670capt3/latched_href
    SLICE_X13Y102.CE     net (fanout=6)        4.826   inst_ov7670capt3/latched_href
    SLICE_X13Y102.CLK    Tceck                 0.555   inst_ov7670capt3/d_latch<8>
                                                       inst_ov7670capt3/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      5.889ns (1.063ns logic, 4.826ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_12_BRB0 (SLICE_X31Y102.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_12_BRB0 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.157 - 0.170)
  Source Clock:         ov7670_pclk3_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_12_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X23Y100.G4     net (fanout=24)       1.870   inst_ov7670capt3/latched_vsync
    SLICE_X23Y100.Y      Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X31Y102.CE     net (fanout=12)       1.686   inst_ov7670capt3/address_not0001
    SLICE_X31Y102.CLK    Tceck                 0.555   inst_ov7670capt3/address_12_BRB0
                                                       inst_ov7670capt3/address_12_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.767ns logic, 3.556ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_12_BRB0 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.157 - 0.178)
  Source Clock:         ov7670_pclk3_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_12_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y107.YQ     Tcko                  0.587   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X23Y100.G3     net (fanout=5)        0.964   inst_ov7670capt3/we_reg
    SLICE_X23Y100.Y      Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X31Y102.CE     net (fanout=12)       1.686   inst_ov7670capt3/address_not0001
    SLICE_X31Y102.CLK    Tceck                 0.555   inst_ov7670capt3/address_12_BRB0
                                                       inst_ov7670capt3/address_12_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.846ns logic, 2.650ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X0Y13.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.958ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/d_latch_8 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.123 - 0.096)
  Source Clock:         ov7670_pclk3_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/d_latch_8 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y102.YQ     Tcko                  0.470   inst_ov7670capt3/d_latch<8>
                                                       inst_ov7670capt3/d_latch_8
    RAMB16_X0Y13.DIA2    net (fanout=2)        0.641   inst_ov7670capt3/d_latch<8>
    RAMB16_X0Y13.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.344ns logic, 0.641ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/href_last_6 (SLICE_X27Y117.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/href_last_5 (FF)
  Destination:          inst_ov7670capt3/href_last_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.315ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk3_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/href_last_5 to inst_ov7670capt3/href_last_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y116.YQ     Tcko                  0.470   inst_ov7670capt3/href_last<3>
                                                       inst_ov7670capt3/href_last_5
    SLICE_X27Y117.G3     net (fanout=1)        0.329   inst_ov7670capt3/href_last<5>
    SLICE_X27Y117.CLK    Tckg        (-Th)    -0.516   inst_ov7670capt3/href_last<6>
                                                       inst_ov7670capt3/href_last_mux0002<0>1
                                                       inst_ov7670capt3/href_last_6
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.986ns logic, 0.329ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y12.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/d_latch_4 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.117ns (0.128 - 0.011)
  Source Clock:         ov7670_pclk3_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/d_latch_4 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.YQ     Tcko                  0.470   inst_ov7670capt3/d_latch<4>
                                                       inst_ov7670capt3/d_latch_4
    RAMB16_X0Y12.DIA0    net (fanout=2)        1.090   inst_ov7670capt3/d_latch<4>
    RAMB16_X0Y12.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.344ns logic, 1.090ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt3/address_11_BRB0/SR
  Logical resource: inst_ov7670capt3/address_11_BRB0/SR
  Location pin: SLICE_X31Y101.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt3/address_11_BRB0/SR
  Logical resource: inst_ov7670capt3/address_11_BRB0/SR
  Location pin: SLICE_X31Y101.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt3/address_12_BRB0/SR
  Logical resource: inst_ov7670capt3/address_12_BRB0/SR
  Location pin: SLICE_X31Y102.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 682 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.743ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_2 (SLICE_X75Y90.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.193ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (0.146 - 0.275)
  Source Clock:         ov7670_pclk4_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X79Y96.G4      net (fanout=24)       2.199   inst_ov7670capt4/latched_vsync
    SLICE_X79Y96.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X75Y90.CE      net (fanout=15)       1.227   inst_ov7670capt4/address_not0001
    SLICE_X75Y90.CLK     Tceck                 0.555   inst_ov7670capt4/address<2>
                                                       inst_ov7670capt4/address_2
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (1.767ns logic, 3.426ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.797ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.146 - 0.234)
  Source Clock:         ov7670_pclk4_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y103.YQ     Tcko                  0.587   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X79Y96.G3      net (fanout=5)        0.724   inst_ov7670capt4/we_reg
    SLICE_X79Y96.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X75Y90.CE      net (fanout=15)       1.227   inst_ov7670capt4/address_not0001
    SLICE_X75Y90.CLK     Tceck                 0.555   inst_ov7670capt4/address<2>
                                                       inst_ov7670capt4/address_2
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (1.846ns logic, 1.951ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_3 (SLICE_X72Y90.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_3 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.156ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (0.132 - 0.275)
  Source Clock:         ov7670_pclk4_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X79Y96.G4      net (fanout=24)       2.199   inst_ov7670capt4/latched_vsync
    SLICE_X79Y96.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X72Y90.CE      net (fanout=15)       1.190   inst_ov7670capt4/address_not0001
    SLICE_X72Y90.CLK     Tceck                 0.555   inst_ov7670capt4/address<3>
                                                       inst_ov7670capt4/address_3
    -------------------------------------------------  ---------------------------
    Total                                      5.156ns (1.767ns logic, 3.389ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_3 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.760ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (0.132 - 0.234)
  Source Clock:         ov7670_pclk4_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y103.YQ     Tcko                  0.587   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X79Y96.G3      net (fanout=5)        0.724   inst_ov7670capt4/we_reg
    SLICE_X79Y96.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X72Y90.CE      net (fanout=15)       1.190   inst_ov7670capt4/address_not0001
    SLICE_X72Y90.CLK     Tceck                 0.555   inst_ov7670capt4/address<3>
                                                       inst_ov7670capt4/address_3
    -------------------------------------------------  ---------------------------
    Total                                      3.760ns (1.846ns logic, 1.914ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_0 (SLICE_X74Y91.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_0 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.158ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (0.146 - 0.275)
  Source Clock:         ov7670_pclk4_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X79Y96.G4      net (fanout=24)       2.199   inst_ov7670capt4/latched_vsync
    SLICE_X79Y96.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X74Y91.CE      net (fanout=15)       1.192   inst_ov7670capt4/address_not0001
    SLICE_X74Y91.CLK     Tceck                 0.555   inst_ov7670capt4/address<0>
                                                       inst_ov7670capt4/address_0
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (1.767ns logic, 3.391ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_0 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.762ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.146 - 0.234)
  Source Clock:         ov7670_pclk4_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y103.YQ     Tcko                  0.587   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X79Y96.G3      net (fanout=5)        0.724   inst_ov7670capt4/we_reg
    SLICE_X79Y96.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X74Y91.CE      net (fanout=15)       1.192   inst_ov7670capt4/address_not0001
    SLICE_X74Y91.CLK     Tceck                 0.555   inst_ov7670capt4/address<0>
                                                       inst_ov7670capt4/address_0
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (1.846ns logic, 1.916ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y13.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_4 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.103 - 0.093)
  Source Clock:         ov7670_pclk4_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_4 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y105.YQ     Tcko                  0.470   inst_ov7670capt4/d_latch<4>
                                                       inst_ov7670capt4/d_latch_4
    RAMB16_X1Y13.DIA0    net (fanout=2)        0.490   inst_ov7670capt4/d_latch<4>
    RAMB16_X1Y13.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.344ns logic, 0.490ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y12.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_8 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.108 - 0.104)
  Source Clock:         ov7670_pclk4_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_8 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y97.YQ      Tcko                  0.470   inst_ov7670capt4/d_latch<8>
                                                       inst_ov7670capt4/d_latch_8
    RAMB16_X1Y12.DIA0    net (fanout=2)        0.490   inst_ov7670capt4/d_latch<8>
    RAMB16_X1Y12.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.344ns logic, 0.490ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y11.ADDRA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/address_0 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.255 - 0.146)
  Source Clock:         ov7670_pclk4_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/address_0 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y91.YQ      Tcko                  0.522   inst_ov7670capt4/address<0>
                                                       inst_ov7670capt4/address_0
    RAMB16_X1Y11.ADDRA0  net (fanout=6)        0.801   inst_ov7670capt4/address<0>
    RAMB16_X1Y11.CLKA    Tbcka       (-Th)     0.131   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.391ns logic, 0.801ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt4/address_11_BRB0/SR
  Logical resource: inst_ov7670capt4/address_11_BRB0/SR
  Location pin: SLICE_X73Y95.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt4/address_11_BRB0/SR
  Logical resource: inst_ov7670capt4/address_11_BRB0/SR
  Location pin: SLICE_X73Y95.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt4/address_12_BRB0/SR
  Logical resource: inst_ov7670capt4/address_12_BRB0/SR
  Location pin: SLICE_X73Y96.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam / 0.25 HIGH 
50% INPUT_JITTER         0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2411 paths analyzed, 606 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.548ns.
--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_1 (U5.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d4_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y82.XQ      Tcko                  0.592   inst_imagegen/d4<1>
                                                       inst_imagegen/d4_1
    SLICE_X46Y49.G1      net (fanout=1)        3.160   inst_imagegen/d4<1>
    SLICE_X46Y49.Y       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X46Y49.F3      net (fanout=1)        0.023   inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X46Y49.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.757   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      8.734ns (2.794ns logic, 5.940ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.357ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y90.XQ      Tcko                  0.592   inst_imagegen/d3<1>
                                                       inst_imagegen/d3_1
    SLICE_X32Y77.F1      net (fanout=1)        1.094   inst_imagegen/d3<1>
    SLICE_X32Y77.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X46Y49.F2      net (fanout=1)        1.712   inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X46Y49.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.757   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      8.357ns (2.794ns logic, 5.563ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.903ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.XQ      Tcko                  0.592   inst_imagegen/d2<1>
                                                       inst_imagegen/d2_1
    SLICE_X32Y77.F3      net (fanout=1)        0.640   inst_imagegen/d2<1>
    SLICE_X32Y77.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X46Y49.F2      net (fanout=1)        1.712   inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X46Y49.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.757   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.903ns (2.794ns logic, 5.109ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_4 (N8.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.953ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y90.YQ      Tcko                  0.652   inst_imagegen/d3<4>
                                                       inst_imagegen/d3_4
    SLICE_X32Y76.F1      net (fanout=1)        1.442   inst_imagegen/d3<4>
    SLICE_X32Y76.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>16
                                                       inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X48Y48.F4      net (fanout=1)        1.633   inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X48Y48.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        2.024   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.953ns (2.854ns logic, 5.099ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d4_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y82.YQ      Tcko                  0.587   inst_imagegen/d4<4>
                                                       inst_imagegen/d4_4
    SLICE_X48Y48.G3      net (fanout=1)        2.218   inst_imagegen/d4<4>
    SLICE_X48Y48.Y       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>4
    SLICE_X48Y48.F2      net (fanout=1)        0.399   inst_imagegen/RGB_out_mux0004<4>4
    SLICE_X48Y48.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        2.024   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (2.789ns logic, 4.641ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.132ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.YQ      Tcko                  0.652   inst_imagegen/d2<4>
                                                       inst_imagegen/d2_4
    SLICE_X32Y76.F4      net (fanout=1)        0.621   inst_imagegen/d2<4>
    SLICE_X32Y76.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>16
                                                       inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X48Y48.F4      net (fanout=1)        1.633   inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X48Y48.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        2.024   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (2.854ns logic, 4.278ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_7 (R9.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.YQ      Tcko                  0.587   inst_imagegen/d3<7>
                                                       inst_imagegen/d3_7
    SLICE_X33Y76.F2      net (fanout=1)        1.354   inst_imagegen/d3<7>
    SLICE_X33Y76.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>16
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X49Y49.F3      net (fanout=1)        1.626   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X49Y49.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.923   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (2.679ns logic, 4.903ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.886ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d4_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y83.YQ      Tcko                  0.587   inst_imagegen/d4<7>
                                                       inst_imagegen/d4_7
    SLICE_X49Y49.G4      net (fanout=1)        2.261   inst_imagegen/d4<7>
    SLICE_X49Y49.Y       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X49Y49.F4      net (fanout=1)        0.023   inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X49Y49.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.923   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (2.679ns logic, 4.207ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.868ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.YQ      Tcko                  0.587   inst_imagegen/d2<7>
                                                       inst_imagegen/d2_7
    SLICE_X33Y76.F4      net (fanout=1)        0.640   inst_imagegen/d2<7>
    SLICE_X33Y76.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>16
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X49Y49.F3      net (fanout=1)        1.626   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X49Y49.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.923   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.868ns (2.679ns logic, 4.189ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam / 0.25 HIGH 50% INPUT_JITTER
        0.08 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (SLICE_X31Y93.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen3/addr_13 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen3/addr_13 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y95.XQ      Tcko                  0.474   inst_addrgen3/addr<13>
                                                       inst_addrgen3/addr_13
    SLICE_X31Y93.BY      net (fanout=7)        0.463   inst_addrgen3/addr<13>
    SLICE_X31Y93.CLK     Tckdi       (-Th)    -0.135   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.609ns logic, 0.463ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (SLICE_X69Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen4/addr_12 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.121ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.043 - 0.055)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen4/addr_12 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y87.XQ      Tcko                  0.474   inst_addrgen4/addr<12>
                                                       inst_addrgen4/addr_12
    SLICE_X69Y85.BY      net (fanout=7)        0.512   inst_addrgen4/addr<12>
    SLICE_X69Y85.CLK     Tckdi       (-Th)    -0.135   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.609ns logic, 0.512ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (SLICE_X68Y38.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_13 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.267ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.038 - 0.062)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_13 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y37.YQ      Tcko                  0.470   inst_addrgen1/addr<13>
                                                       inst_addrgen1/addr_13
    SLICE_X68Y38.BY      net (fanout=7)        0.645   inst_addrgen1/addr<13>
    SLICE_X68Y38.CLK     Tckdi       (-Th)    -0.152   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      1.267ns (0.622ns logic, 0.645ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam / 0.25 HIGH 50% INPUT_JITTER
        0.08 ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<4>/SR
  Logical resource: inst_imagegen/RGB_out_4/SR
  Location pin: N8.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.353ns|      4.387ns|            0|            0|         4617|         2411|
| TS_clk251                     |     40.000ns|     17.548ns|          N/A|            0|            0|         2411|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.353|    8.774|    5.974|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    6.885|    4.786|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    6.572|    6.827|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    6.213|    6.129|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    6.625|    5.372|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9756 paths, 0 nets, and 3289 connections

Design statistics:
   Minimum period:  17.548ns{1}   (Maximum frequency:  56.987MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 31 19:26:31 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



