#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec  4 18:43:48 2017
# Process ID: 2280
# Current directory: C:/Users/User/Desktop/Final_Project/Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2236 C:\Users\User\Desktop\Final_Project\Final_Project\Final_Project.xpr
# Log file: C:/Users/User/Desktop/Final_Project/Final_Project/vivado.log
# Journal file: C:/Users/User/Desktop/Final_Project/Final_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
close [ open C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/final.v w ]
add_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/final.v
update_compile_order -fileset sources_1
close [ open C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.h w ]
add_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.h
set_property file_type {Memory File} [get_files  C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.h]
update_files -from_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.mem -to_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/ram.h -filesets [get_filesets *]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram16x8s [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
launch_simulation
source reg8_bit.tcl
remove_files  C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/reg8_bit.v
file mkdir C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
config_webtalk -user on
set_property top ram16x8s [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source ram16x8s.tcl
close_sim
launch_simulation
source ram16x8s.tcl
close_sim
launch_simulation
source ram16x8s.tcl
close_sim
launch_simulation
source ram16x8s.tcl
close_sim
launch_simulation
source ram16x8s.tcl
close_sim
launch_simulation
source ram16x8s.tcl
add_force {/ram16x8s/ADDR} -radix bin {0001 0ns}
add_force {/ram16x8s/WE} -radix hex {0 0ns}
add_force {/ram16x8s/CLK} -radix hex {0 0ns}
add_force {/ram16x8s/D} -radix hex {0 0ns}
current_sim simulation_1
close_sim
close_sim
launch_simulation
source ram16x8s.tcl
restart
restart
close_sim
launch_simulation
source ram16x8s.tcl
restart
restart
run all
run all
restart
close_sim
refresh_design
launch_simulation
source ram16x8s.tcl
close_sim
refresh_design
close [ open C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/sequencer.v w ]
add_files C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/sequencer.v
update_compile_order -fileset sources_1
