design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_data_fifo_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
AXIS2VGA_IP.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/eae1/sources_1/new/AXIS2VGA_IP.vhd,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_AXIS2VGA_IP_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_AXIS2VGA_IP_0_0/sim/design_1_AXIS2VGA_IP_0_0.vhd,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
SNAKEGAME2AXIS.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/1ba2/SNAKEGAME2AXIS.vhd,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_SNAKEGAME2AXIS_0_6.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_SNAKEGAME2AXIS_0_6/sim/design_1_SNAKEGAME2AXIS_0_6.vhd,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="$ref_dir/../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
