//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: /home/stche/Documents/Projets/FPGA/issue/gowin_flipflop_drainer/impl/gwsynthesis/gowin_flipflop_drainer.vg
<Physical Constraints File>: /home/stche/Documents/Projets/FPGA/issue/gowin_flipflop_drainer/src/pin_constraints.cst
<Timing Constraints File>: /home/stche/Documents/Projets/FPGA/issue/gowin_flipflop_drainer/src/constraints.sdc
<Version>: V1.9.8.09 Education
<Part Number>: GW1NR-LV9QN88PC6/I5
<Device>: GW1NR-9C
<Created Time>: Sat Apr 22 19:35:39 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:6558
<Numbers of Endpoints Analyzed>:4728
<Numbers of Falling Endpoints>:0
<Numbers of Setup Violated Endpoints>:18
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
               Clock Name                   Type      Period   Frequency    Rise     Fall          Source                        Master                                                                                                                                                                    Objects                                                                                                                                                     
 ======================================= =========== ======== ============ ======= ======== ===================== ===================================== ============================================================================================================================================================================================================================================================================================================== 
  clk                                     Base        37.000   27.027MHz    0.000   18.000                                                               clk                                                                                                                                                                                                                                                                                                           
  hdmi_clk_5x                             Generated   3.083    324.324MHz   0.000   1.542    clk                   clk                                   hdmi_out/encode_r/o_tmds_0_s0 hdmi_out/encode_r/o_tmds_1_s0 hdmi_out/encode_r/o_tmds_2_s0 hdmi_out/encode_r/o_tmds_3_s0 hdmi_out/encode_r/o_tmds_4_s0 hdmi_out/encode_r/o_tmds_5_s0 hdmi_out/encode_r/o_tmds_6_s0 hdmi_out/encode_r/o_tmds_7_s0 hdmi_out/encode_r/o_tmds_8_s0 hdmi_out/encode_r/o_tmds_9_s0   
  hdmi_pll/pll/CLKOUT.default_gen_clk     Generated   3.083    324.324MHz   0.000   1.542    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUT                                                                                                                                                                                                                                                                                           
  hdmi_pll/pll/CLKOUTP.default_gen_clk    Generated   3.083    324.324MHz   0.000   1.542    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTP                                                                                                                                                                                                                                                                                          
  hdmi_pll/pll/CLKOUTD.default_gen_clk    Generated   6.167    162.162MHz   0.000   3.083    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTD                                                                                                                                                                                                                                                                                          
  hdmi_pll/pll/CLKOUTD3.default_gen_clk   Generated   9.250    108.108MHz   0.000   4.625    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTD3                                                                                                                                                                                                                                                                                         
  hdmi_clock_div/CLKOUT.default_gen_clk   Generated   15.417   64.865MHz    0.000   7.708    hdmi_pll/pll/CLKOUT   hdmi_pll/pll/CLKOUT.default_gen_clk   hdmi_clock_div/CLKOUT                                                                                                                                                                                                                                                                                         

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax    Level   Entity  
 ===== ======================================= ============= ============== ======= ======== 
  1     clk                                     27.027(MHz)   128.750(MHz)   3       TOP     
  2     hdmi_clock_div/CLKOUT.default_gen_clk   64.865(MHz)   138.477(MHz)   5       TOP     
No timing paths to get frequency of hdmi_clk_5x!
No timing paths to get frequency of hdmi_pll/pll/CLKOUT.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTP.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTD.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
               Clock Name                 Analysis Type   EndPoints TNS   Number of EndPoints  
 ======================================= =============== =============== ===================== 
  clk                                     setup           0.000           0                    
  clk                                     hold            0.000           0                    
  hdmi_clk_5x                             setup           0.000           0                    
  hdmi_clk_5x                             hold            0.000           0                    
  hdmi_pll/pll/CLKOUT.default_gen_clk     setup           0.000           0                    
  hdmi_pll/pll/CLKOUT.default_gen_clk     hold            0.000           0                    
  hdmi_pll/pll/CLKOUTP.default_gen_clk    setup           0.000           0                    
  hdmi_pll/pll/CLKOUTP.default_gen_clk    hold            0.000           0                    
  hdmi_pll/pll/CLKOUTD.default_gen_clk    setup           0.000           0                    
  hdmi_pll/pll/CLKOUTD.default_gen_clk    hold            0.000           0                    
  hdmi_pll/pll/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  hdmi_pll/pll/CLKOUTD3.default_gen_clk   hold            0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk   setup           0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                From Node                               To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ====================================== ===================================== =========================================== =========================================== ========== ============ ============ 
  1             -3.539       hdmi_out/encode_r/bias_1_s0/Q          hdmi_out/encode_r/o_tmds_9_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        5.620       
  2             -2.435       hdmi_out/encode_r/bias_1_s0/Q          hdmi_out/encode_r/o_tmds_7_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        4.516       
  3             -2.383       hdmi_out/encode_r/tmds_neg18_3_s0/Q    hdmi_out/encode_r/o_tmds_3_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        4.464       
  4             -2.373       hdmi_out/encode_r/tmds_neg18_2_s0/Q    hdmi_out/encode_r/o_tmds_2_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        4.454       
  5             -2.181       hdmi_out/encode_r/bias_1_s0/Q          hdmi_out/encode_r/o_tmds_1_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        4.262       
  6             -2.181       hdmi_out/encode_r/bias_1_s0/Q          hdmi_out/encode_r/o_tmds_4_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        4.262       
  7             -2.181       hdmi_out/encode_r/bias_1_s0/Q          hdmi_out/encode_r/o_tmds_5_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        4.262       
  8             -2.181       hdmi_out/encode_r/bias_1_s0/Q          hdmi_out/encode_r/o_tmds_6_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        4.262       
  9             -1.781       hdmi_out/encode_r/bias_1_s0/Q          hdmi_out/encode_r/o_tmds_0_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        3.862       
  10            -0.455       hdmi_out/encode_r/tmds_even18_8_s0/Q   hdmi_out/encode_r/o_tmds_8_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        2.536       
  11            -0.277       hdmi_out/encode_r/o_tmds_6_s0/Q        hdmi_out/ser_c2/D6                    hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   3.083      -0.572       3.858       
  12            -0.277       hdmi_out/encode_r/o_tmds_5_s0/Q        hdmi_out/ser_c2/D5                    hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   3.083      -0.572       3.858       
  13            -0.277       hdmi_out/encode_r/o_tmds_4_s0/Q        hdmi_out/ser_c2/D4                    hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   3.083      -0.572       3.858       
  14            -0.277       hdmi_out/encode_r/o_tmds_3_s0/Q        hdmi_out/ser_c2/D3                    hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   3.083      -0.572       3.858       
  15            -0.277       hdmi_out/encode_r/o_tmds_2_s0/Q        hdmi_out/ser_c2/D2                    hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   3.083      -0.572       3.858       
  16            -0.277       hdmi_out/encode_r/o_tmds_1_s0/Q        hdmi_out/ser_c2/D1                    hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   3.083      -0.572       3.858       
  17            -0.277       hdmi_out/encode_r/o_tmds_0_s0/Q        hdmi_out/ser_c2/D0                    hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   3.083      -0.572       3.858       
  18            -0.030       hdmi_out/encode_b/not_den18_s0/Q       hdmi_out/encode_r/o_tmds_8_s0/SET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        2.468       
  19            0.037        hdmi_out/encode_r/o_tmds_9_s0/Q        hdmi_out/ser_c2/D9                    hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   3.083      -0.572       3.543       
  20            0.207        hdmi_out/encode_r/o_tmds_7_s0/Q        hdmi_out/ser_c2/D7                    hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   3.083      -0.572       3.373       
  21            0.252        hdmi_out/encode_b/not_den18_s0/Q       hdmi_out/encode_r/o_tmds_1_s0/RESET   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        2.186       
  22            0.252        hdmi_out/encode_b/not_den18_s0/Q       hdmi_out/encode_r/o_tmds_4_s0/SET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        2.186       
  23            0.252        hdmi_out/encode_b/not_den18_s0/Q       hdmi_out/encode_r/o_tmds_5_s0/RESET   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        2.186       
  24            0.252        hdmi_out/encode_b/not_den18_s0/Q       hdmi_out/encode_r/o_tmds_6_s0/SET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        2.186       
  25            0.267        hdmi_out/encode_b/not_den18_s0/Q       hdmi_out/encode_r/o_tmds_0_s0/RESET   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clk_5x:[R]                             3.083      0.572        2.171       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack              From Node                            To Node                                 From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================= ====================================== =========================================== =========================================== ========== ============ ============ 
  1             0.556        hdmi_out/encode_r/enc10_3_s0/Q    hdmi_out/encode_r/tpb11_3_s0/RESET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  2             0.556        hdmi_out/encode_g/dat3_3_s0/Q     hdmi_out/encode_g/par4_1_s0/SET        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  3             0.556        hdmi_out/encode_b/enc10_3_s0/Q    hdmi_out/encode_b/tpb11_3_s0/RESET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  4             0.556        hdmi_out/encode_b/dat3_3_s0/Q     hdmi_out/encode_b/par4_1_s0/SET        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  5             0.557        hdmi_out/encode_b/dat4_4_s0/Q     hdmi_out/encode_b/par5_1_s0/SET        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.572       
  6             0.562        hdmi_out/encode_r/dat3_3_s0/Q     hdmi_out/encode_r/par4_3_s0/RESET      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  7             0.570        hdmi_out/encode_r/enc7_1_s0/Q     hdmi_out/encode_r/enc8_1_s0/D          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  8             0.570        hdmi_out/encode_r/enc6_5_s0/Q     hdmi_out/encode_r/enc7_5_s0/D          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  9             0.609        hdmi_out/encode_r/o_tmds_8_s0/Q   hdmi_out/ser_c2/D8                     hdmi_clk_5x:[R]                             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      -0.513       1.167       
  10            0.708        hdmi_out/encode_b/par9_s8/Q       hdmi_out/encode_b/par9_s8/D            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  11            0.712        hdmi_out/encode_b/enc11_0_s4/Q    hdmi_out/encode_b/enc11_0_s4/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.712       
  12            0.731        ds/y_6_s0/Q                       ds/y_6_s0/D                            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  13            0.731        ds/y_8_s0/Q                       ds/y_8_s0/D                            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  14            0.731        ds/x_2_s0/Q                       ds/x_2_s0/D                            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  15            0.731        ds/x_8_s0/Q                       ds/x_8_s0/D                            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  16            0.732        ds/x_12_s0/Q                      ds/x_12_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.732       
  17            0.732        ds/y_12_s0/Q                      ds/y_12_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.732       
  18            0.732        ds/x_6_s0/Q                       ds/x_6_s0/D                            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.732       
  19            0.733        ds/y_2_s0/Q                       ds/y_2_s0/D                            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.733       
  20            0.769        hdmi_out/encode_b/par9_s8/Q       hdmi_out/encode_r/tmds_even18_9_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.769       
  21            0.769        hdmi_out/encode_b/par9_s8/Q       hdmi_out/encode_g/tmds_even18_9_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.769       
  22            0.769        hdmi_out/encode_b/par9_s8/Q       hdmi_out/encode_b/tmds_even18_9_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.769       
  23            0.775        hdmi_out/encode_b/enc11_0_s6/Q    hdmi_out/encode_g/tmds_neg18_0_s0/D    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.775       
  24            0.775        hdmi_out/encode_b/enc11_0_s6/Q    hdmi_out/encode_g/tmds_neg18_1_s0/D    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.775       
  25            0.775        hdmi_out/encode_b/enc11_0_s6/Q    hdmi_out/encode_g/tmds_neg18_2_s0/D    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.775       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                Objects               
 ======== ======= ============== ================ ================= ======================================= =================================== 
  1        6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_11_s0                         
  2        6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_10_s0                         
  3        6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_9_s0                          
  4        6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/o_y_6_s0                        
  5        6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_b/enc9_5_s0        
  6        6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_b/tmds_pos18_3_s0  
  7        6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_b/ctl2_0_s8        
  8        6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_g/dat1_6_s0        
  9        6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_g/dat2_6_s0        
  10       6.384   7.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_g/dat2_2_s0        

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -3.539
Data Arrival Time : 6.193
Data Required Time: 2.653
From              : bias_1_s0
To                : o_tmds_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/Q          
  1.853   0.822   tNET   FF   1        R23C45[2][B]   hdmi_out/encode_r/n196_s3/I1           
  2.885   1.032   tINS   FF   13       R23C45[2][B]   hdmi_out/encode_r/n196_s3/F            
  4.056   1.171   tNET   FF   1        R22C42[3][B]   hdmi_out/encode_r/n196_s2/I1           
  5.155   1.099   tINS   FF   1        R22C42[3][B]   hdmi_out/encode_r/n196_s2/F            
  5.161   0.005   tNET   FF   1        R22C42[0][A]   hdmi_out/encode_r/n196_s4/I3           
  6.193   1.032   tINS   FF   1        R22C42[0][A]   hdmi_out/encode_r/n196_s4/F            
  6.193   0.000   tNET   FF   1        R22C42[0][A]   hdmi_out/encode_r/o_tmds_9_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C42[0][A]   hdmi_out/encode_r/o_tmds_9_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_9_s0      
  2.653   -0.400   tSu         1        R22C42[0][A]   hdmi_out/encode_r/o_tmds_9_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.163 56.277%, 
                    route: 1.999 35.568%, 
                    tC2Q: 0.458 8.155%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path2						
Path Summary:
Slack             : -2.435
Data Arrival Time : 5.088
Data Required Time: 2.653
From              : bias_1_s0
To                : o_tmds_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/Q          
  1.853   0.822   tNET   FF   1        R23C45[2][B]   hdmi_out/encode_r/n196_s3/I1           
  2.885   1.032   tINS   FF   13       R23C45[2][B]   hdmi_out/encode_r/n196_s3/F            
  4.056   1.171   tNET   FF   1        R22C42[0][B]   hdmi_out/encode_r/n198_s3/I3           
  5.088   1.032   tINS   FF   1        R22C42[0][B]   hdmi_out/encode_r/n198_s3/F            
  5.088   0.000   tNET   FF   1        R22C42[0][B]   hdmi_out/encode_r/o_tmds_7_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C42[0][B]   hdmi_out/encode_r/o_tmds_7_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_7_s0      
  2.653   -0.400   tSu         1        R22C42[0][B]   hdmi_out/encode_r/o_tmds_7_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.064 45.705%, 
                    route: 1.994 44.146%, 
                    tC2Q: 0.458 10.149%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path3						
Path Summary:
Slack             : -2.383
Data Arrival Time : 5.037
Data Required Time: 2.653
From              : tmds_neg18_3_s0
To                : o_tmds_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R14C42[1][B]   hdmi_out/encode_r/tmds_neg18_3_s0/CLK  
  1.030   0.458   tC2Q   RF   1        R14C42[1][B]   hdmi_out/encode_r/tmds_neg18_3_s0/Q    
  2.483   1.452   tNET   FF   1        R23C43[3][B]   hdmi_out/encode_r/n202_s2/I0           
  3.515   1.032   tINS   FF   1        R23C43[3][B]   hdmi_out/encode_r/n202_s2/F            
  4.005   0.490   tNET   FF   1        R23C44[2][A]   hdmi_out/encode_r/n202_s3/I0           
  5.037   1.032   tINS   FF   1        R23C44[2][A]   hdmi_out/encode_r/n202_s3/F            
  5.037   0.000   tNET   FF   1        R23C44[2][A]   hdmi_out/encode_r/o_tmds_3_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R23C44[2][A]   hdmi_out/encode_r/o_tmds_3_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_3_s0      
  2.653   -0.400   tSu         1        R23C44[2][A]   hdmi_out/encode_r/o_tmds_3_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.064 46.232%, 
                    route: 1.942 43.502%, 
                    tC2Q: 0.458 10.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path4						
Path Summary:
Slack             : -2.373
Data Arrival Time : 5.026
Data Required Time: 2.653
From              : tmds_neg18_2_s0
To                : o_tmds_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R14C42[1][A]   hdmi_out/encode_r/tmds_neg18_2_s0/CLK  
  1.030   0.458   tC2Q   RF   1        R14C42[1][A]   hdmi_out/encode_r/tmds_neg18_2_s0/Q    
  2.483   1.452   tNET   FF   1        R23C43[3][A]   hdmi_out/encode_r/n203_s2/I0           
  3.509   1.026   tINS   FR   1        R23C43[3][A]   hdmi_out/encode_r/n203_s2/F            
  3.927   0.419   tNET   RR   1        R23C44[2][B]   hdmi_out/encode_r/n203_s3/I0           
  5.026   1.099   tINS   RF   1        R23C44[2][B]   hdmi_out/encode_r/n203_s3/F            
  5.026   0.000   tNET   FF   1        R23C44[2][B]   hdmi_out/encode_r/o_tmds_2_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R23C44[2][B]   hdmi_out/encode_r/o_tmds_2_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_2_s0      
  2.653   -0.400   tSu         1        R23C44[2][B]   hdmi_out/encode_r/o_tmds_2_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.125 47.707%, 
                    route: 1.871 42.004%, 
                    tC2Q: 0.458 10.290%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path5						
Path Summary:
Slack             : -2.181
Data Arrival Time : 4.834
Data Required Time: 2.653
From              : bias_1_s0
To                : o_tmds_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/Q          
  1.853   0.822   tNET   FF   1        R23C45[2][B]   hdmi_out/encode_r/n196_s3/I1           
  2.885   1.032   tINS   FF   13       R23C45[2][B]   hdmi_out/encode_r/n196_s3/F            
  3.735   0.850   tNET   FF   1        R22C43[2][A]   hdmi_out/encode_r/n204_s3/I3           
  4.834   1.099   tINS   FF   1        R22C43[2][A]   hdmi_out/encode_r/n204_s3/F            
  4.834   0.000   tNET   FF   1        R22C43[2][A]   hdmi_out/encode_r/o_tmds_1_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C43[2][A]   hdmi_out/encode_r/o_tmds_1_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_1_s0      
  2.653   -0.400   tSu         1        R22C43[2][A]   hdmi_out/encode_r/o_tmds_1_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.131 50.002%, 
                    route: 1.672 39.243%, 
                    tC2Q: 0.458 10.754%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path6						
Path Summary:
Slack             : -2.181
Data Arrival Time : 4.834
Data Required Time: 2.653
From              : bias_1_s0
To                : o_tmds_4_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/Q          
  1.853   0.822   tNET   FF   1        R23C45[2][B]   hdmi_out/encode_r/n196_s3/I1           
  2.885   1.032   tINS   FF   13       R23C45[2][B]   hdmi_out/encode_r/n196_s3/F            
  3.735   0.850   tNET   FF   1        R22C43[1][A]   hdmi_out/encode_r/n201_s3/I3           
  4.834   1.099   tINS   FF   1        R22C43[1][A]   hdmi_out/encode_r/n201_s3/F            
  4.834   0.000   tNET   FF   1        R22C43[1][A]   hdmi_out/encode_r/o_tmds_4_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C43[1][A]   hdmi_out/encode_r/o_tmds_4_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_4_s0      
  2.653   -0.400   tSu         1        R22C43[1][A]   hdmi_out/encode_r/o_tmds_4_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.131 50.002%, 
                    route: 1.672 39.243%, 
                    tC2Q: 0.458 10.754%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path7						
Path Summary:
Slack             : -2.181
Data Arrival Time : 4.834
Data Required Time: 2.653
From              : bias_1_s0
To                : o_tmds_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/Q          
  1.853   0.822   tNET   FF   1        R23C45[2][B]   hdmi_out/encode_r/n196_s3/I1           
  2.885   1.032   tINS   FF   13       R23C45[2][B]   hdmi_out/encode_r/n196_s3/F            
  3.735   0.850   tNET   FF   1        R22C43[0][B]   hdmi_out/encode_r/n200_s3/I3           
  4.834   1.099   tINS   FF   1        R22C43[0][B]   hdmi_out/encode_r/n200_s3/F            
  4.834   0.000   tNET   FF   1        R22C43[0][B]   hdmi_out/encode_r/o_tmds_5_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C43[0][B]   hdmi_out/encode_r/o_tmds_5_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_5_s0      
  2.653   -0.400   tSu         1        R22C43[0][B]   hdmi_out/encode_r/o_tmds_5_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.131 50.002%, 
                    route: 1.672 39.243%, 
                    tC2Q: 0.458 10.754%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path8						
Path Summary:
Slack             : -2.181
Data Arrival Time : 4.834
Data Required Time: 2.653
From              : bias_1_s0
To                : o_tmds_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/Q          
  1.853   0.822   tNET   FF   1        R23C45[2][B]   hdmi_out/encode_r/n196_s3/I1           
  2.885   1.032   tINS   FF   13       R23C45[2][B]   hdmi_out/encode_r/n196_s3/F            
  3.735   0.850   tNET   FF   1        R22C43[0][A]   hdmi_out/encode_r/n199_s3/I3           
  4.834   1.099   tINS   FF   1        R22C43[0][A]   hdmi_out/encode_r/n199_s3/F            
  4.834   0.000   tNET   FF   1        R22C43[0][A]   hdmi_out/encode_r/o_tmds_6_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C43[0][A]   hdmi_out/encode_r/o_tmds_6_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_6_s0      
  2.653   -0.400   tSu         1        R22C43[0][A]   hdmi_out/encode_r/o_tmds_6_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.131 50.002%, 
                    route: 1.672 39.243%, 
                    tC2Q: 0.458 10.754%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path9						
Path Summary:
Slack             : -1.781
Data Arrival Time : 4.434
Data Required Time: 2.653
From              : bias_1_s0
To                : o_tmds_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R22C46[2][B]   hdmi_out/encode_r/bias_1_s0/Q          
  1.853   0.822   tNET   FF   1        R23C45[2][B]   hdmi_out/encode_r/n196_s3/I1           
  2.885   1.032   tINS   FF   13       R23C45[2][B]   hdmi_out/encode_r/n196_s3/F            
  3.402   0.517   tNET   FF   1        R23C43[0][A]   hdmi_out/encode_r/n205_s3/I3           
  4.434   1.032   tINS   FF   1        R23C43[0][A]   hdmi_out/encode_r/n205_s3/F            
  4.434   0.000   tNET   FF   1        R23C43[0][A]   hdmi_out/encode_r/o_tmds_0_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R23C43[0][A]   hdmi_out/encode_r/o_tmds_0_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_0_s0      
  2.653   -0.400   tSu         1        R23C43[0][A]   hdmi_out/encode_r/o_tmds_0_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.064 53.440%, 
                    route: 1.340 34.693%, 
                    tC2Q: 0.458 11.867%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path10						
Path Summary:
Slack             : -0.455
Data Arrival Time : 3.109
Data Required Time: 2.653
From              : tmds_even18_8_s0
To                : o_tmds_8_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk   
  0.330   0.330   tCL    RR   619      TOPSIDE[0]    hdmi_clock_div/CLKOUT                   
  0.572   0.242   tNET   RR   1        R8C42[1][A]   hdmi_out/encode_r/tmds_even18_8_s0/CLK  
  1.030   0.458   tC2Q   RF   1        R8C42[1][A]   hdmi_out/encode_r/tmds_even18_8_s0/Q    
  3.109   2.078   tNET   FF   1        R3C41[1][B]   hdmi_out/encode_r/o_tmds_8_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  3.083   3.083                                       active clock edge time             
  3.083   0.000                                       hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R3C41[1][B]   hdmi_out/encode_r/o_tmds_8_s0/CLK  
  3.053   -0.030   tUnc                               hdmi_out/encode_r/o_tmds_8_s0      
  2.653   -0.400   tSu         1        R3C41[1][B]   hdmi_out/encode_r/o_tmds_8_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.078 81.930%, 
                    tC2Q: 0.458 18.070%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path11						
Path Summary:
Slack             : -0.277
Data Arrival Time : 16.191
Data Required Time: 15.914
From              : o_tmds_6_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  12.333   12.333                                       active clock edge time             
  12.333   0.000                                        hdmi_clk_5x                        
  12.333   0.000    tCL    RR   1        R22C43[0][A]   hdmi_out/encode_r/o_tmds_6_s0/CLK  
  12.792   0.458    tC2Q   RF   1        R22C43[0][A]   hdmi_out/encode_r/o_tmds_6_s0/Q    
  16.191   3.399    tNET   FF   1        IOT38[A]       hdmi_out/ser_c2/D6                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.989   0.242    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.959   -0.030   tUnc                              hdmi_out/ser_c2                        
  15.914   -0.045   tSu         1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.399 88.119%, 
                    tC2Q: 0.458 11.881%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path12						
Path Summary:
Slack             : -0.277
Data Arrival Time : 16.191
Data Required Time: 15.914
From              : o_tmds_5_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  12.333   12.333                                       active clock edge time             
  12.333   0.000                                        hdmi_clk_5x                        
  12.333   0.000    tCL    RR   1        R22C43[0][B]   hdmi_out/encode_r/o_tmds_5_s0/CLK  
  12.792   0.458    tC2Q   RF   1        R22C43[0][B]   hdmi_out/encode_r/o_tmds_5_s0/Q    
  16.191   3.399    tNET   FF   1        IOT38[A]       hdmi_out/ser_c2/D5                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.989   0.242    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.959   -0.030   tUnc                              hdmi_out/ser_c2                        
  15.914   -0.045   tSu         1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.399 88.119%, 
                    tC2Q: 0.458 11.881%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path13						
Path Summary:
Slack             : -0.277
Data Arrival Time : 16.191
Data Required Time: 15.914
From              : o_tmds_4_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  12.333   12.333                                       active clock edge time             
  12.333   0.000                                        hdmi_clk_5x                        
  12.333   0.000    tCL    RR   1        R22C43[1][A]   hdmi_out/encode_r/o_tmds_4_s0/CLK  
  12.792   0.458    tC2Q   RF   1        R22C43[1][A]   hdmi_out/encode_r/o_tmds_4_s0/Q    
  16.191   3.399    tNET   FF   1        IOT38[A]       hdmi_out/ser_c2/D4                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.989   0.242    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.959   -0.030   tUnc                              hdmi_out/ser_c2                        
  15.914   -0.045   tSu         1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.399 88.119%, 
                    tC2Q: 0.458 11.881%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path14						
Path Summary:
Slack             : -0.277
Data Arrival Time : 16.191
Data Required Time: 15.914
From              : o_tmds_3_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  12.333   12.333                                       active clock edge time             
  12.333   0.000                                        hdmi_clk_5x                        
  12.333   0.000    tCL    RR   1        R23C44[2][A]   hdmi_out/encode_r/o_tmds_3_s0/CLK  
  12.792   0.458    tC2Q   RF   1        R23C44[2][A]   hdmi_out/encode_r/o_tmds_3_s0/Q    
  16.191   3.399    tNET   FF   1        IOT38[A]       hdmi_out/ser_c2/D3                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.989   0.242    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.959   -0.030   tUnc                              hdmi_out/ser_c2                        
  15.914   -0.045   tSu         1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.399 88.119%, 
                    tC2Q: 0.458 11.881%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path15						
Path Summary:
Slack             : -0.277
Data Arrival Time : 16.191
Data Required Time: 15.914
From              : o_tmds_2_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  12.333   12.333                                       active clock edge time             
  12.333   0.000                                        hdmi_clk_5x                        
  12.333   0.000    tCL    RR   1        R23C44[2][B]   hdmi_out/encode_r/o_tmds_2_s0/CLK  
  12.792   0.458    tC2Q   RF   1        R23C44[2][B]   hdmi_out/encode_r/o_tmds_2_s0/Q    
  16.191   3.399    tNET   FF   1        IOT38[A]       hdmi_out/ser_c2/D2                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.989   0.242    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.959   -0.030   tUnc                              hdmi_out/ser_c2                        
  15.914   -0.045   tSu         1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.399 88.119%, 
                    tC2Q: 0.458 11.881%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path16						
Path Summary:
Slack             : -0.277
Data Arrival Time : 16.191
Data Required Time: 15.914
From              : o_tmds_1_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  12.333   12.333                                       active clock edge time             
  12.333   0.000                                        hdmi_clk_5x                        
  12.333   0.000    tCL    RR   1        R22C43[2][A]   hdmi_out/encode_r/o_tmds_1_s0/CLK  
  12.792   0.458    tC2Q   RF   1        R22C43[2][A]   hdmi_out/encode_r/o_tmds_1_s0/Q    
  16.191   3.399    tNET   FF   1        IOT38[A]       hdmi_out/ser_c2/D1                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.989   0.242    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.959   -0.030   tUnc                              hdmi_out/ser_c2                        
  15.914   -0.045   tSu         1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.399 88.119%, 
                    tC2Q: 0.458 11.881%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path17						
Path Summary:
Slack             : -0.277
Data Arrival Time : 16.191
Data Required Time: 15.914
From              : o_tmds_0_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  12.333   12.333                                       active clock edge time             
  12.333   0.000                                        hdmi_clk_5x                        
  12.333   0.000    tCL    RR   1        R23C43[0][A]   hdmi_out/encode_r/o_tmds_0_s0/CLK  
  12.792   0.458    tC2Q   RF   1        R23C43[0][A]   hdmi_out/encode_r/o_tmds_0_s0/Q    
  16.191   3.399    tNET   FF   1        IOT38[A]       hdmi_out/ser_c2/D0                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.989   0.242    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.959   -0.030   tUnc                              hdmi_out/ser_c2                        
  15.914   -0.045   tSu         1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.399 88.119%, 
                    tC2Q: 0.458 11.881%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path18						
Path Summary:
Slack             : -0.030
Data Arrival Time : 3.040
Data Required Time: 3.010
From              : not_den18_s0
To                : o_tmds_8_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C44[1][A]   hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RR   43       R9C44[1][A]   hdmi_out/encode_b/not_den18_s0/Q       
  3.040   2.010   tNET   RR   1        R3C41[1][B]   hdmi_out/encode_r/o_tmds_8_s0/SET      

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  3.083   3.083                                       active clock edge time             
  3.083   0.000                                       hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R3C41[1][B]   hdmi_out/encode_r/o_tmds_8_s0/CLK  
  3.053   -0.030   tUnc                               hdmi_out/encode_r/o_tmds_8_s0      
  3.010   -0.043   tSu         1        R3C41[1][B]   hdmi_out/encode_r/o_tmds_8_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.010 81.431%, 
                    tC2Q: 0.458 18.569%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path19						
Path Summary:
Slack             : 0.037
Data Arrival Time : 15.877
Data Required Time: 15.914
From              : o_tmds_9_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  12.333   12.333                                       active clock edge time             
  12.333   0.000                                        hdmi_clk_5x                        
  12.333   0.000    tCL    RR   1        R22C42[0][A]   hdmi_out/encode_r/o_tmds_9_s0/CLK  
  12.792   0.458    tC2Q   RF   1        R22C42[0][A]   hdmi_out/encode_r/o_tmds_9_s0/Q    
  15.877   3.085    tNET   FF   1        IOT38[A]       hdmi_out/ser_c2/D9                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.989   0.242    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.959   -0.030   tUnc                              hdmi_out/ser_c2                        
  15.914   -0.045   tSu         1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 3.085 87.065%, 
                    tC2Q: 0.458 12.935%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path20						
Path Summary:
Slack             : 0.207
Data Arrival Time : 15.707
Data Required Time: 15.914
From              : o_tmds_7_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  12.333   12.333                                       active clock edge time             
  12.333   0.000                                        hdmi_clk_5x                        
  12.333   0.000    tCL    RR   1        R22C42[0][B]   hdmi_out/encode_r/o_tmds_7_s0/CLK  
  12.792   0.458    tC2Q   RF   1        R22C42[0][B]   hdmi_out/encode_r/o_tmds_7_s0/Q    
  15.707   2.915    tNET   FF   1        IOT38[A]       hdmi_out/ser_c2/D7                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.989   0.242    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.959   -0.030   tUnc                              hdmi_out/ser_c2                        
  15.914   -0.045   tSu         1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.915 86.412%, 
                    tC2Q: 0.458 13.588%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path21						
Path Summary:
Slack             : 0.252
Data Arrival Time : 2.758
Data Required Time: 3.010
From              : not_den18_s0
To                : o_tmds_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RR   43       R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/Q       
  2.758   1.728   tNET   RR   1        R22C43[2][A]   hdmi_out/encode_r/o_tmds_1_s0/RESET    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C43[2][A]   hdmi_out/encode_r/o_tmds_1_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_1_s0      
  3.010   -0.043   tSu         1        R22C43[2][A]   hdmi_out/encode_r/o_tmds_1_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.728 79.033%, 
                    tC2Q: 0.458 20.967%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path22						
Path Summary:
Slack             : 0.252
Data Arrival Time : 2.758
Data Required Time: 3.010
From              : not_den18_s0
To                : o_tmds_4_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RR   43       R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/Q       
  2.758   1.728   tNET   RR   1        R22C43[1][A]   hdmi_out/encode_r/o_tmds_4_s0/SET      

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C43[1][A]   hdmi_out/encode_r/o_tmds_4_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_4_s0      
  3.010   -0.043   tSu         1        R22C43[1][A]   hdmi_out/encode_r/o_tmds_4_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.728 79.033%, 
                    tC2Q: 0.458 20.967%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path23						
Path Summary:
Slack             : 0.252
Data Arrival Time : 2.758
Data Required Time: 3.010
From              : not_den18_s0
To                : o_tmds_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RR   43       R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/Q       
  2.758   1.728   tNET   RR   1        R22C43[0][B]   hdmi_out/encode_r/o_tmds_5_s0/RESET    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C43[0][B]   hdmi_out/encode_r/o_tmds_5_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_5_s0      
  3.010   -0.043   tSu         1        R22C43[0][B]   hdmi_out/encode_r/o_tmds_5_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.728 79.033%, 
                    tC2Q: 0.458 20.967%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path24						
Path Summary:
Slack             : 0.252
Data Arrival Time : 2.758
Data Required Time: 3.010
From              : not_den18_s0
To                : o_tmds_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RR   43       R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/Q       
  2.758   1.728   tNET   RR   1        R22C43[0][A]   hdmi_out/encode_r/o_tmds_6_s0/SET      

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R22C43[0][A]   hdmi_out/encode_r/o_tmds_6_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_6_s0      
  3.010   -0.043   tSu         1        R22C43[0][A]   hdmi_out/encode_r/o_tmds_6_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.728 79.033%, 
                    tC2Q: 0.458 20.967%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

						Path25						
Path Summary:
Slack             : 0.267
Data Arrival Time : 2.743
Data Required Time: 3.010
From              : not_den18_s0
To                : o_tmds_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clk_5x:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RR   43       R9C44[1][A]    hdmi_out/encode_b/not_den18_s0/Q       
  2.743   1.713   tNET   RR   1        R23C43[0][A]   hdmi_out/encode_r/o_tmds_0_s0/RESET    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  3.083   3.083                                        active clock edge time             
  3.083   0.000                                        hdmi_clk_5x                        
  3.083   0.000    tCL    RR   1        R23C43[0][A]   hdmi_out/encode_r/o_tmds_0_s0/CLK  
  3.053   -0.030   tUnc                                hdmi_out/encode_r/o_tmds_0_s0      
  3.010   -0.043   tSu         1        R23C43[0][A]   hdmi_out/encode_r/o_tmds_0_s0      

Path Statistics:
Clock Skew: -0.572
Setup Relationship: 3.083
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.713 78.892%, 
                    tC2Q: 0.458 21.108%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : enc10_3_s0
To                : tpb11_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R22C45[0][B]   hdmi_out/encode_r/enc10_3_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R22C45[0][B]   hdmi_out/encode_r/enc10_3_s0/Q         
  1.084   0.238   tNET   RR   1        R22C45[1][A]   hdmi_out/encode_r/tpb11_3_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R22C45[1][A]   hdmi_out/encode_r/tpb11_3_s0/CLK       
  0.528   0.015   tHld        1        R22C45[1][A]   hdmi_out/encode_r/tpb11_3_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path2						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C43[0][A]   hdmi_out/encode_g/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R5C43[0][A]   hdmi_out/encode_g/dat3_3_s0/Q          
  1.084   0.238   tNET   RR   1        R5C43[2][A]   hdmi_out/encode_g/par4_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C43[2][A]   hdmi_out/encode_g/par4_1_s0/CLK        
  0.528   0.015   tHld        1        R5C43[2][A]   hdmi_out/encode_g/par4_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path3						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : enc10_3_s0
To                : tpb11_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C46[2][B]   hdmi_out/encode_b/enc10_3_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R16C46[2][B]   hdmi_out/encode_b/enc10_3_s0/Q         
  1.084   0.238   tNET   RR   1        R16C46[1][A]   hdmi_out/encode_b/tpb11_3_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C46[1][A]   hdmi_out/encode_b/tpb11_3_s0/CLK       
  0.528   0.015   tHld        1        R16C46[1][A]   hdmi_out/encode_b/tpb11_3_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path4						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R20C44[1][A]   hdmi_out/encode_b/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R20C44[1][A]   hdmi_out/encode_b/dat3_3_s0/Q          
  1.084   0.238   tNET   RR   1        R20C44[2][A]   hdmi_out/encode_b/par4_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R20C44[2][A]   hdmi_out/encode_b/par4_1_s0/CLK        
  0.528   0.015   tHld        1        R20C44[2][A]   hdmi_out/encode_b/par4_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path5						
Path Summary:
Slack             : 0.557
Data Arrival Time : 1.085
Data Required Time: 0.528
From              : dat4_4_s0
To                : par5_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R20C43[1][B]   hdmi_out/encode_b/dat4_4_s0/CLK        
  0.846   0.333   tC2Q   RR   4        R20C43[1][B]   hdmi_out/encode_b/dat4_4_s0/Q          
  1.085   0.239   tNET   RR   1        R20C43[2][A]   hdmi_out/encode_b/par5_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R20C43[2][A]   hdmi_out/encode_b/par5_1_s0/CLK        
  0.528   0.015   tHld        1        R20C43[2][A]   hdmi_out/encode_b/par5_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path6						
Path Summary:
Slack             : 0.562
Data Arrival Time : 1.090
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R26C41[1][B]   hdmi_out/encode_r/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R26C41[1][B]   hdmi_out/encode_r/dat3_3_s0/Q          
  1.090   0.244   tNET   RR   1        R26C41[2][A]   hdmi_out/encode_r/par4_3_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R26C41[2][A]   hdmi_out/encode_r/par4_3_s0/CLK        
  0.528   0.015   tHld        1        R26C41[2][A]   hdmi_out/encode_r/par4_3_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path7						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc7_1_s0
To                : enc8_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R22C46[0][A]   hdmi_out/encode_r/enc7_1_s0/CLK        
  0.846   0.333   tC2Q   RR   1        R22C46[0][A]   hdmi_out/encode_r/enc7_1_s0/Q          
  1.083   0.236   tNET   RR   1        R22C46[1][B]   hdmi_out/encode_r/enc8_1_s0/D          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R22C46[1][B]   hdmi_out/encode_r/enc8_1_s0/CLK        
  0.513   0.000   tHld        1        R22C46[1][B]   hdmi_out/encode_r/enc8_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path8						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc6_5_s0
To                : enc7_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R22C45[2][A]   hdmi_out/encode_r/enc6_5_s0/CLK        
  0.846   0.333   tC2Q   RR   1        R22C45[2][A]   hdmi_out/encode_r/enc6_5_s0/Q          
  1.083   0.236   tNET   RR   1        R22C45[2][B]   hdmi_out/encode_r/enc7_5_s0/D          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R22C45[2][B]   hdmi_out/encode_r/enc7_5_s0/CLK        
  0.513   0.000   tHld        1        R22C45[2][B]   hdmi_out/encode_r/enc7_5_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path9						
Path Summary:
Slack             : 0.609
Data Arrival Time : 16.584
Data Required Time: 15.975
From              : o_tmds_8_s0
To                : ser_c2
Launch Clk        : hdmi_clk_5x:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======== ======== ====== ==== ======== ============= =================================== 
  15.417   15.417                                      active clock edge time             
  15.417   0.000                                       hdmi_clk_5x                        
  15.417   0.000    tCL    RR   1        R3C41[1][B]   hdmi_out/encode_r/o_tmds_8_s0/CLK  
  15.750   0.333    tC2Q   RR   1        R3C41[1][B]   hdmi_out/encode_r/o_tmds_8_s0/Q    
  16.584   0.834    tNET   RR   1        IOT38[A]      hdmi_out/ser_c2/D8                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.417   15.417                                     active clock edge time                 
  15.417   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330    tCL    RR   619      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  15.930   0.183    tNET   RR   1        IOT38[A]     hdmi_out/ser_c2/PCLK                   
  15.960   0.030    tUnc                              hdmi_out/ser_c2                        
  15.975   0.015    tHld        1        IOT38[A]     hdmi_out/ser_c2                        

Path Statistics:
Clock Skew: 0.513
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.834 71.448%, 
                    tC2Q: 0.333 28.552%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path10						
Path Summary:
Slack             : 0.708
Data Arrival Time : 1.221
Data Required Time: 0.513
From              : par9_s8
To                : par9_s8
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C44[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.846   0.333   tC2Q   RR   3        R13C44[0][A]   hdmi_out/encode_b/par9_s8/Q            
  0.849   0.002   tNET   RR   1        R13C44[0][A]   hdmi_out/encode_b/par9_s13/I3          
  1.221   0.372   tINS   RF   1        R13C44[0][A]   hdmi_out/encode_b/par9_s13/F           
  1.221   0.000   tNET   FF   1        R13C44[0][A]   hdmi_out/encode_b/par9_s8/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C44[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.513   0.000   tHld        1        R13C44[0][A]   hdmi_out/encode_b/par9_s8              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path11						
Path Summary:
Slack             : 0.712
Data Arrival Time : 1.226
Data Required Time: 0.513
From              : enc11_0_s4
To                : enc11_0_s4
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C46[1][A]   hdmi_out/encode_b/enc11_0_s4/CLK       
  0.846   0.333   tC2Q   RR   16       R13C46[1][A]   hdmi_out/encode_b/enc11_0_s4/Q         
  0.854   0.007   tNET   RR   1        R13C46[1][A]   hdmi_out/encode_b/tpa12_0_s9/I1        
  1.226   0.372   tINS   RF   1        R13C46[1][A]   hdmi_out/encode_b/tpa12_0_s9/F         
  1.226   0.000   tNET   FF   1        R13C46[1][A]   hdmi_out/encode_b/enc11_0_s4/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C46[1][A]   hdmi_out/encode_b/enc11_0_s4/CLK       
  0.513   0.000   tHld        1        R13C46[1][A]   hdmi_out/encode_b/enc11_0_s4           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.217%, 
                    route: 0.007 0.994%, 
                    tC2Q: 0.333 46.789%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path12						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : y_6_s0
To                : y_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C40[0][A]   ds/y_6_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R13C40[0][A]   ds/y_6_s0/Q                            
  0.850   0.004   tNET   RR   2        R13C40[0][A]   ds/n71_s/I1                            
  1.244   0.394   tINS   RF   1        R13C40[0][A]   ds/n71_s/SUM                           
  1.244   0.000   tNET   FF   1        R13C40[0][A]   ds/y_6_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C40[0][A]   ds/y_6_s0/CLK                          
  0.513   0.000   tHld        1        R13C40[0][A]   ds/y_6_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path13						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : y_8_s0
To                : y_8_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C40[1][A]   ds/y_8_s0/CLK                          
  0.846   0.333   tC2Q   RR   3        R13C40[1][A]   ds/y_8_s0/Q                            
  0.850   0.004   tNET   RR   2        R13C40[1][A]   ds/n69_s/I1                            
  1.244   0.394   tINS   RF   1        R13C40[1][A]   ds/n69_s/SUM                           
  1.244   0.000   tNET   FF   1        R13C40[1][A]   ds/y_8_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C40[1][A]   ds/y_8_s0/CLK                          
  0.513   0.000   tHld        1        R13C40[1][A]   ds/y_8_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path14						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : x_2_s0
To                : x_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C39[1][A]   ds/x_2_s0/CLK                          
  0.846   0.333   tC2Q   RR   3        R16C39[1][A]   ds/x_2_s0/Q                            
  0.850   0.004   tNET   RR   2        R16C39[1][A]   ds/n27_s/I1                            
  1.244   0.394   tINS   RF   1        R16C39[1][A]   ds/n27_s/SUM                           
  1.244   0.000   tNET   FF   1        R16C39[1][A]   ds/x_2_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C39[1][A]   ds/x_2_s0/CLK                          
  0.513   0.000   tHld        1        R16C39[1][A]   ds/x_2_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path15						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : x_8_s0
To                : x_8_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C40[1][A]   ds/x_8_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R16C40[1][A]   ds/x_8_s0/Q                            
  0.850   0.004   tNET   RR   2        R16C40[1][A]   ds/n21_s/I1                            
  1.244   0.394   tINS   RF   1        R16C40[1][A]   ds/n21_s/SUM                           
  1.244   0.000   tNET   FF   1        R16C40[1][A]   ds/x_8_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C40[1][A]   ds/x_8_s0/CLK                          
  0.513   0.000   tHld        1        R16C40[1][A]   ds/x_8_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path16						
Path Summary:
Slack             : 0.732
Data Arrival Time : 1.245
Data Required Time: 0.513
From              : x_12_s0
To                : x_12_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C41[0][A]   ds/x_12_s0/CLK                         
  0.846   0.333   tC2Q   RR   5        R16C41[0][A]   ds/x_12_s0/Q                           
  0.851   0.005   tNET   RR   2        R16C41[0][A]   ds/n17_s/I1                            
  1.245   0.394   tINS   RF   1        R16C41[0][A]   ds/n17_s/SUM                           
  1.245   0.000   tNET   FF   1        R16C41[0][A]   ds/x_12_s0/D                           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C41[0][A]   ds/x_12_s0/CLK                         
  0.513   0.000   tHld        1        R16C41[0][A]   ds/x_12_s0                             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.821%, 
                    route: 0.005 0.645%, 
                    tC2Q: 0.333 45.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path17						
Path Summary:
Slack             : 0.732
Data Arrival Time : 1.245
Data Required Time: 0.513
From              : y_12_s0
To                : y_12_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C41[0][A]   ds/y_12_s0/CLK                         
  0.846   0.333   tC2Q   RR   5        R13C41[0][A]   ds/y_12_s0/Q                           
  0.851   0.005   tNET   RR   2        R13C41[0][A]   ds/n65_s/I1                            
  1.245   0.394   tINS   RF   1        R13C41[0][A]   ds/n65_s/SUM                           
  1.245   0.000   tNET   FF   1        R13C41[0][A]   ds/y_12_s0/D                           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C41[0][A]   ds/y_12_s0/CLK                         
  0.513   0.000   tHld        1        R13C41[0][A]   ds/y_12_s0                             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.821%, 
                    route: 0.005 0.645%, 
                    tC2Q: 0.333 45.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path18						
Path Summary:
Slack             : 0.732
Data Arrival Time : 1.245
Data Required Time: 0.513
From              : x_6_s0
To                : x_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C40[0][A]   ds/x_6_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R16C40[0][A]   ds/x_6_s0/Q                            
  0.851   0.005   tNET   RR   2        R16C40[0][A]   ds/n23_s/I1                            
  1.245   0.394   tINS   RF   1        R16C40[0][A]   ds/n23_s/SUM                           
  1.245   0.000   tNET   FF   1        R16C40[0][A]   ds/x_6_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C40[0][A]   ds/x_6_s0/CLK                          
  0.513   0.000   tHld        1        R16C40[0][A]   ds/x_6_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.821%, 
                    route: 0.005 0.645%, 
                    tC2Q: 0.333 45.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path19						
Path Summary:
Slack             : 0.733
Data Arrival Time : 1.246
Data Required Time: 0.513
From              : y_2_s0
To                : y_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C39[1][A]   ds/y_2_s0/CLK                          
  0.846   0.333   tC2Q   RR   5        R13C39[1][A]   ds/y_2_s0/Q                            
  0.852   0.006   tNET   RR   2        R13C39[1][A]   ds/n75_s/I1                            
  1.246   0.394   tINS   RF   1        R13C39[1][A]   ds/n75_s/SUM                           
  1.246   0.000   tNET   FF   1        R13C39[1][A]   ds/y_2_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C39[1][A]   ds/y_2_s0/CLK                          
  0.513   0.000   tHld        1        R13C39[1][A]   ds/y_2_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.734%, 
                    route: 0.006 0.805%, 
                    tC2Q: 0.333 45.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path20						
Path Summary:
Slack             : 0.769
Data Arrival Time : 1.282
Data Required Time: 0.513
From              : par9_s8
To                : tmds_even18_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C44[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.846   0.333   tC2Q   RF   3        R13C44[0][A]   hdmi_out/encode_b/par9_s8/Q            
  1.109   0.263   tNET   FF   4        R14C44         hdmi_out/encode_b/par9_s9/RAD[3]       
  1.282   0.173   tINS   FR   21       R14C44         hdmi_out/encode_b/par9_s9/DO[2]        
  1.282   0.000   tNET   RR   1        R14C44[1][A]   hdmi_out/encode_r/tmds_even18_9_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk   
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  0.513   0.183   tNET   RR   1        R14C44[1][A]   hdmi_out/encode_r/tmds_even18_9_s0/CLK  
  0.513   0.000   tHld        1        R14C44[1][A]   hdmi_out/encode_r/tmds_even18_9_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 22.533%, 
                    route: 0.263 34.134%, 
                    tC2Q: 0.333 43.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path21						
Path Summary:
Slack             : 0.769
Data Arrival Time : 1.282
Data Required Time: 0.513
From              : par9_s8
To                : tmds_even18_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C44[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.846   0.333   tC2Q   RF   3        R13C44[0][A]   hdmi_out/encode_b/par9_s8/Q            
  1.109   0.263   tNET   FF   4        R14C44         hdmi_out/encode_b/par9_s9/RAD[3]       
  1.282   0.173   tINS   FR   21       R14C44         hdmi_out/encode_b/par9_s9/DO[1]        
  1.282   0.000   tNET   RR   1        R14C44[0][B]   hdmi_out/encode_g/tmds_even18_9_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk   
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  0.513   0.183   tNET   RR   1        R14C44[0][B]   hdmi_out/encode_g/tmds_even18_9_s0/CLK  
  0.513   0.000   tHld        1        R14C44[0][B]   hdmi_out/encode_g/tmds_even18_9_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 22.533%, 
                    route: 0.263 34.134%, 
                    tC2Q: 0.333 43.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path22						
Path Summary:
Slack             : 0.769
Data Arrival Time : 1.282
Data Required Time: 0.513
From              : par9_s8
To                : tmds_even18_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C44[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.846   0.333   tC2Q   RF   3        R13C44[0][A]   hdmi_out/encode_b/par9_s8/Q            
  1.109   0.263   tNET   FF   4        R14C44         hdmi_out/encode_b/par9_s9/RAD[3]       
  1.282   0.173   tINS   FR   21       R14C44         hdmi_out/encode_b/par9_s9/DO[0]        
  1.282   0.000   tNET   RR   1        R14C44[0][A]   hdmi_out/encode_b/tmds_even18_9_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk   
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  0.513   0.183   tNET   RR   1        R14C44[0][A]   hdmi_out/encode_b/tmds_even18_9_s0/CLK  
  0.513   0.000   tHld        1        R14C44[0][A]   hdmi_out/encode_b/tmds_even18_9_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 22.533%, 
                    route: 0.263 34.134%, 
                    tC2Q: 0.333 43.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path23						
Path Summary:
Slack             : 0.775
Data Arrival Time : 1.288
Data Required Time: 0.513
From              : enc11_0_s6
To                : tmds_neg18_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C46[0][B]   hdmi_out/encode_b/enc11_0_s6/CLK       
  0.846   0.333   tC2Q   RF   13       R13C46[0][B]   hdmi_out/encode_b/enc11_0_s6/Q         
  1.114   0.268   tNET   FF   4        R14C46         hdmi_out/encode_b/enc11_0_s9/RAD[2]    
  1.288   0.173   tINS   FR   3        R14C46         hdmi_out/encode_b/enc11_0_s9/DO[0]     
  1.288   0.000   tNET   RR   1        R14C46[0][A]   hdmi_out/encode_g/tmds_neg18_0_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R14C46[0][A]   hdmi_out/encode_g/tmds_neg18_0_s0/CLK  
  0.513   0.000   tHld        1        R14C46[0][A]   hdmi_out/encode_g/tmds_neg18_0_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 22.378%, 
                    route: 0.268 34.587%, 
                    tC2Q: 0.333 43.035%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path24						
Path Summary:
Slack             : 0.775
Data Arrival Time : 1.288
Data Required Time: 0.513
From              : enc11_0_s6
To                : tmds_neg18_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C46[0][B]   hdmi_out/encode_b/enc11_0_s6/CLK       
  0.846   0.333   tC2Q   RF   13       R13C46[0][B]   hdmi_out/encode_b/enc11_0_s6/Q         
  1.114   0.268   tNET   FF   4        R14C46         hdmi_out/encode_b/enc11_0_s9/RAD[2]    
  1.288   0.173   tINS   FR   3        R14C46         hdmi_out/encode_b/enc11_0_s9/DO[1]     
  1.288   0.000   tNET   RR   1        R14C46[0][B]   hdmi_out/encode_g/tmds_neg18_1_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R14C46[0][B]   hdmi_out/encode_g/tmds_neg18_1_s0/CLK  
  0.513   0.000   tHld        1        R14C46[0][B]   hdmi_out/encode_g/tmds_neg18_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 22.378%, 
                    route: 0.268 34.587%, 
                    tC2Q: 0.333 43.035%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path25						
Path Summary:
Slack             : 0.775
Data Arrival Time : 1.288
Data Required Time: 0.513
From              : enc11_0_s6
To                : tmds_neg18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C46[0][B]   hdmi_out/encode_b/enc11_0_s6/CLK       
  0.846   0.333   tC2Q   RF   13       R13C46[0][B]   hdmi_out/encode_b/enc11_0_s6/Q         
  1.114   0.268   tNET   FF   4        R14C46         hdmi_out/encode_b/enc11_0_s9/RAD[2]    
  1.288   0.173   tINS   FR   3        R14C46         hdmi_out/encode_b/enc11_0_s9/DO[2]     
  1.288   0.000   tNET   RR   1        R14C46[1][A]   hdmi_out/encode_g/tmds_neg18_2_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   619      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R14C46[1][A]   hdmi_out/encode_g/tmds_neg18_2_s0/CLK  
  0.513   0.000   tHld        1        R14C46[1][A]   hdmi_out/encode_g/tmds_neg18_2_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 22.378%, 
                    route: 0.268 34.587%, 
                    tC2Q: 0.333 43.035%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_11_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   ds/x_11_s0/CLK                         

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   ds/x_11_s0/CLK                         

								MPW2
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   ds/x_10_s0/CLK                         

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   ds/x_10_s0/CLK                         

								MPW3
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   ds/x_9_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   ds/x_9_s0/CLK                          

								MPW4
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/o_y_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   ds/o_y_6_s0/CLK                        

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   ds/o_y_6_s0/CLK                        

								MPW5
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_b/enc9_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   hdmi_out/encode_b/enc9_5_s0/CLK        

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   hdmi_out/encode_b/enc9_5_s0/CLK        

								MPW6
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_b/tmds_pos18_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   hdmi_out/encode_b/tmds_pos18_3_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   hdmi_out/encode_b/tmds_pos18_3_s0/CLK  

								MPW7
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_b/ctl2_0_s8

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   hdmi_out/encode_b/ctl2_0_s8/CLK        

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   hdmi_out/encode_b/ctl2_0_s8/CLK        

								MPW8
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_g/dat1_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   hdmi_out/encode_g/dat1_6_s0/CLK        

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   hdmi_out/encode_g/dat1_6_s0/CLK        

								MPW9
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_g/dat2_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   hdmi_out/encode_g/dat2_6_s0/CLK        

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   hdmi_out/encode_g/dat2_6_s0/CLK        

								MPW10
MPW Summary:
Slack:          6.384
Actual Width:   7.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_g/dat2_2_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.708   0.000               active clock edge time                 
  7.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.295   0.257   tNET   FF   hdmi_out/encode_g/dat2_2_s0/CLK        

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.417   0.000               active clock edge time                 
  15.417   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.747   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.930   0.183   tNET   RR   hdmi_out/encode_g/dat2_2_s0/CLK        

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT   NET NAME    WORST SLACK   MAX DELAY  
 ======== =========== ============= =========== 
  3806     clk_d       29.233        0.262      
  619      hdmi_clk    -3.539        0.257      
  43       not_den18   -0.030        2.962      
  29       enc11_0_5   8.347         1.998      
  27       n15_3       8.205         1.805      
  25       den1        11.977        2.938      
  21       par17_23    10.300        1.810      
  21       par17       9.813         2.125      
  21       par17_24    9.576         2.257      
  17       bias[3]     10.448        0.863      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R16C40     0.889              
  R13C44     0.847              
  R14C45     0.847              
  R3C44      0.833              
  R13C46     0.833              
  R3C4       0.819              
  R4C4       0.819              
  R17C43     0.819              
  R9C43      0.819              
  R16C45     0.819              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
   SDC Command Type     State                                                                                                                                                                                                           Detail Command                                                                                                                                                                                                          
 ==================== ========= =============================================================================================================================================================================================================================================================================================================================================================================================================================== 
  TC_CLOCK             Actived   create_clock -name clk -period 37 -waveform {0 18} [get_ports {clk}] -add                                                                                                                                                                                                                                                                                                                                                      
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name hdmi_clk_5x -source [get_ports {clk}] -master_clock clk -multiply_by 12 [get_regs {hdmi_out/encode_r/o_tmds_0_s0 hdmi_out/encode_r/o_tmds_1_s0 hdmi_out/encode_r/o_tmds_2_s0 hdmi_out/encode_r/o_tmds_3_s0 hdmi_out/encode_r/o_tmds_4_s0 hdmi_out/encode_r/o_tmds_5_s0 hdmi_out/encode_r/o_tmds_6_s0 hdmi_out/encode_r/o_tmds_7_s0 hdmi_out/encode_r/o_tmds_8_s0 hdmi_out/encode_r/o_tmds_9_s0}]  

