--
--	Conversion of WOTAN.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Nov 26 16:25:35 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__P_CH1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__P_CH1_net_0 : bit;
TERMINAL CH1 : bit;
SIGNAL tmpIO_0__P_CH1_net_0 : bit;
TERMINAL tmpSIOVREF__P_CH1_net_0 : bit;
TERMINAL Net_2374 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__P_CH1_net_0 : bit;
SIGNAL \IDAC8_4:Net_125\ : bit;
SIGNAL \IDAC8_4:Net_158\ : bit;
SIGNAL \IDAC8_4:Net_123\ : bit;
TERMINAL \IDAC8_4:Net_124\ : bit;
TERMINAL CH4 : bit;
SIGNAL \IDAC8_4:Net_157\ : bit;
SIGNAL \IDAC8_4:Net_194\ : bit;
SIGNAL \IDAC8_4:Net_195\ : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL \ADC_SAR_1:Net_233\ : bit;
SIGNAL Net_68 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
SIGNAL clk_ADC : bit;
TERMINAL Net_524 : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL clkSAMP_ADC : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_1077 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_210\ : bit;
SIGNAL \ADC_SAR_1:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
SIGNAL \ADC_SAR_1:Net_381\ : bit;
SIGNAL \ADC_SAR_1:Net_376\ : bit;
SIGNAL Net_242 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL Net_238 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL Net_243 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL Net_100 : bit;
SIGNAL clkDAC : bit;
SIGNAL Net_71 : bit;
SIGNAL clkD1 : bit;
SIGNAL n_clkSAMP_ADC : bit;
TERMINAL \ADC_SAR_2:Net_248\ : bit;
TERMINAL \ADC_SAR_2:Net_233\ : bit;
SIGNAL Net_67 : bit;
SIGNAL \ADC_SAR_2:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_2:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_2:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_2:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_2:Net_188\ : bit;
TERMINAL Net_473 : bit;
TERMINAL \ADC_SAR_2:Net_126\ : bit;
TERMINAL \ADC_SAR_2:Net_215\ : bit;
TERMINAL \ADC_SAR_2:Net_257\ : bit;
SIGNAL \ADC_SAR_2:Net_252\ : bit;
SIGNAL Net_1074 : bit;
SIGNAL \ADC_SAR_2:Net_207_11\ : bit;
SIGNAL \ADC_SAR_2:Net_207_10\ : bit;
SIGNAL \ADC_SAR_2:Net_207_9\ : bit;
SIGNAL \ADC_SAR_2:Net_207_8\ : bit;
SIGNAL \ADC_SAR_2:Net_207_7\ : bit;
SIGNAL \ADC_SAR_2:Net_207_6\ : bit;
SIGNAL \ADC_SAR_2:Net_207_5\ : bit;
SIGNAL \ADC_SAR_2:Net_207_4\ : bit;
SIGNAL \ADC_SAR_2:Net_207_3\ : bit;
SIGNAL \ADC_SAR_2:Net_207_2\ : bit;
SIGNAL \ADC_SAR_2:Net_207_1\ : bit;
SIGNAL \ADC_SAR_2:Net_207_0\ : bit;
TERMINAL \ADC_SAR_2:Net_210\ : bit;
SIGNAL \ADC_SAR_2:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_2:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_2:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_2:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_2:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_2:Net_149\ : bit;
TERMINAL \ADC_SAR_2:Net_209\ : bit;
TERMINAL \ADC_SAR_2:Net_255\ : bit;
TERMINAL \ADC_SAR_2:Net_368\ : bit;
SIGNAL \ADC_SAR_2:Net_221\ : bit;
SIGNAL \ADC_SAR_2:Net_381\ : bit;
SIGNAL \ADC_SAR_2:Net_376\ : bit;
SIGNAL Net_73 : bit;
SIGNAL Net_2362 : bit;
SIGNAL \pwmSAMPLING:Net_107\ : bit;
SIGNAL \pwmSAMPLING:Net_113\ : bit;
SIGNAL Net_696 : bit;
SIGNAL \pwmSAMPLING:Net_63\ : bit;
SIGNAL \pwmSAMPLING:Net_57\ : bit;
SIGNAL \pwmSAMPLING:Net_54\ : bit;
SIGNAL synClk : bit;
SIGNAL Net_2366 : bit;
SIGNAL Net_2363 : bit;
SIGNAL Net_2229 : bit;
SIGNAL \pwmSAMPLING:Net_114\ : bit;
SIGNAL \IDAC8_3:Net_125\ : bit;
SIGNAL \IDAC8_3:Net_158\ : bit;
SIGNAL \IDAC8_3:Net_123\ : bit;
TERMINAL \IDAC8_3:Net_124\ : bit;
TERMINAL CH3 : bit;
SIGNAL \IDAC8_3:Net_157\ : bit;
SIGNAL \IDAC8_3:Net_194\ : bit;
SIGNAL \IDAC8_3:Net_195\ : bit;
SIGNAL Net_509 : bit;
SIGNAL \ShiftReg_4:Net_350\ : bit;
SIGNAL clkD4 : bit;
SIGNAL \ShiftReg_4:Net_1\ : bit;
SIGNAL \ShiftReg_4:Net_2\ : bit;
SIGNAL \ShiftReg_4:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ShiftReg_4:bSR:control_0\ : bit;
SIGNAL \ShiftReg_4:bSR:ctrl_f0_full\ : bit;
SIGNAL \ShiftReg_4:bSR:control_1\ : bit;
SIGNAL \ShiftReg_4:bSR:clk_fin\ : bit;
SIGNAL \ShiftReg_4:bSR:control_7\ : bit;
SIGNAL \ShiftReg_4:bSR:control_6\ : bit;
SIGNAL \ShiftReg_4:bSR:control_5\ : bit;
SIGNAL \ShiftReg_4:bSR:control_4\ : bit;
SIGNAL \ShiftReg_4:bSR:control_3\ : bit;
SIGNAL \ShiftReg_4:bSR:control_2\ : bit;
SIGNAL \ShiftReg_4:bSR:status_2\ : bit;
SIGNAL \ShiftReg_4:bSR:status_0\ : bit;
SIGNAL \ShiftReg_4:bSR:final_load\ : bit;
SIGNAL \ShiftReg_4:bSR:status_1\ : bit;
SIGNAL \ShiftReg_4:bSR:status_3\ : bit;
SIGNAL \ShiftReg_4:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ShiftReg_4:bSR:status_4\ : bit;
SIGNAL \ShiftReg_4:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ShiftReg_4:bSR:status_5\ : bit;
SIGNAL \ShiftReg_4:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ShiftReg_4:bSR:status_6\ : bit;
SIGNAL \ShiftReg_4:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_510 : bit;
SIGNAL \ShiftReg_4:bSR:load_reg\ : bit;
SIGNAL \ShiftReg_4:bSR:f0_blk_stat_8\ : bit;
SIGNAL \ShiftReg_4:bSR:f0_bus_stat_8\ : bit;
SIGNAL \ShiftReg_4:bSR:f1_blk_stat_8\ : bit;
SIGNAL \ShiftReg_4:bSR:f1_bus_stat_8\ : bit;
SIGNAL \ShiftReg_4:bSR:store\ : bit;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:so_8\ : bit;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_4:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_4:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL clkD2 : bit;
SIGNAL Net_148 : bit;
SIGNAL Net_504 : bit;
SIGNAL \ShiftReg_3:Net_350\ : bit;
SIGNAL clkD3 : bit;
SIGNAL \ShiftReg_3:Net_1\ : bit;
SIGNAL \ShiftReg_3:Net_2\ : bit;
SIGNAL \ShiftReg_3:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ShiftReg_3:bSR:control_0\ : bit;
SIGNAL \ShiftReg_3:bSR:ctrl_f0_full\ : bit;
SIGNAL \ShiftReg_3:bSR:control_1\ : bit;
SIGNAL \ShiftReg_3:bSR:clk_fin\ : bit;
SIGNAL \ShiftReg_3:bSR:control_7\ : bit;
SIGNAL \ShiftReg_3:bSR:control_6\ : bit;
SIGNAL \ShiftReg_3:bSR:control_5\ : bit;
SIGNAL \ShiftReg_3:bSR:control_4\ : bit;
SIGNAL \ShiftReg_3:bSR:control_3\ : bit;
SIGNAL \ShiftReg_3:bSR:control_2\ : bit;
SIGNAL \ShiftReg_3:bSR:status_2\ : bit;
SIGNAL \ShiftReg_3:bSR:status_0\ : bit;
SIGNAL \ShiftReg_3:bSR:final_load\ : bit;
SIGNAL \ShiftReg_3:bSR:status_1\ : bit;
SIGNAL \ShiftReg_3:bSR:status_3\ : bit;
SIGNAL \ShiftReg_3:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ShiftReg_3:bSR:status_4\ : bit;
SIGNAL \ShiftReg_3:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ShiftReg_3:bSR:status_5\ : bit;
SIGNAL \ShiftReg_3:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ShiftReg_3:bSR:status_6\ : bit;
SIGNAL \ShiftReg_3:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_505 : bit;
SIGNAL \ShiftReg_3:bSR:load_reg\ : bit;
SIGNAL \ShiftReg_3:bSR:f0_blk_stat_8\ : bit;
SIGNAL \ShiftReg_3:bSR:f0_bus_stat_8\ : bit;
SIGNAL \ShiftReg_3:bSR:f1_blk_stat_8\ : bit;
SIGNAL \ShiftReg_3:bSR:f1_bus_stat_8\ : bit;
SIGNAL \ShiftReg_3:bSR:store\ : bit;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:so_8\ : bit;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_3:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_3:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \IDAC8_2:Net_125\ : bit;
SIGNAL \IDAC8_2:Net_158\ : bit;
SIGNAL \IDAC8_2:Net_123\ : bit;
TERMINAL \IDAC8_2:Net_124\ : bit;
TERMINAL CH2 : bit;
SIGNAL \IDAC8_2:Net_157\ : bit;
SIGNAL \IDAC8_2:Net_194\ : bit;
SIGNAL \IDAC8_2:Net_195\ : bit;
SIGNAL Net_158 : bit;
SIGNAL Net_499 : bit;
SIGNAL \ShiftReg_2:Net_350\ : bit;
SIGNAL \ShiftReg_2:Net_1\ : bit;
SIGNAL \ShiftReg_2:Net_2\ : bit;
SIGNAL \ShiftReg_2:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ShiftReg_2:bSR:control_0\ : bit;
SIGNAL \ShiftReg_2:bSR:ctrl_f0_full\ : bit;
SIGNAL \ShiftReg_2:bSR:control_1\ : bit;
SIGNAL \ShiftReg_2:bSR:clk_fin\ : bit;
SIGNAL \ShiftReg_2:bSR:control_7\ : bit;
SIGNAL \ShiftReg_2:bSR:control_6\ : bit;
SIGNAL \ShiftReg_2:bSR:control_5\ : bit;
SIGNAL \ShiftReg_2:bSR:control_4\ : bit;
SIGNAL \ShiftReg_2:bSR:control_3\ : bit;
SIGNAL \ShiftReg_2:bSR:control_2\ : bit;
SIGNAL \ShiftReg_2:bSR:status_2\ : bit;
SIGNAL \ShiftReg_2:bSR:status_0\ : bit;
SIGNAL \ShiftReg_2:bSR:final_load\ : bit;
SIGNAL \ShiftReg_2:bSR:status_1\ : bit;
SIGNAL \ShiftReg_2:bSR:status_3\ : bit;
SIGNAL \ShiftReg_2:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ShiftReg_2:bSR:status_4\ : bit;
SIGNAL \ShiftReg_2:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ShiftReg_2:bSR:status_5\ : bit;
SIGNAL \ShiftReg_2:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ShiftReg_2:bSR:status_6\ : bit;
SIGNAL \ShiftReg_2:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_500 : bit;
SIGNAL \ShiftReg_2:bSR:load_reg\ : bit;
SIGNAL \ShiftReg_2:bSR:f0_blk_stat_8\ : bit;
SIGNAL \ShiftReg_2:bSR:f0_bus_stat_8\ : bit;
SIGNAL \ShiftReg_2:bSR:f1_blk_stat_8\ : bit;
SIGNAL \ShiftReg_2:bSR:f1_bus_stat_8\ : bit;
SIGNAL \ShiftReg_2:bSR:store\ : bit;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:so_8\ : bit;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_2:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_2:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \IDAC8_1:Net_125\ : bit;
SIGNAL \IDAC8_1:Net_158\ : bit;
SIGNAL \IDAC8_1:Net_123\ : bit;
TERMINAL \IDAC8_1:Net_124\ : bit;
SIGNAL \IDAC8_1:Net_157\ : bit;
SIGNAL \IDAC8_1:Net_194\ : bit;
SIGNAL \IDAC8_1:Net_195\ : bit;
SIGNAL Net_168 : bit;
SIGNAL Net_494 : bit;
SIGNAL \ShiftReg_1:Net_350\ : bit;
SIGNAL \ShiftReg_1:Net_1\ : bit;
SIGNAL \ShiftReg_1:Net_2\ : bit;
SIGNAL \ShiftReg_1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ShiftReg_1:bSR:control_0\ : bit;
SIGNAL \ShiftReg_1:bSR:ctrl_f0_full\ : bit;
SIGNAL \ShiftReg_1:bSR:control_1\ : bit;
SIGNAL \ShiftReg_1:bSR:clk_fin\ : bit;
SIGNAL \ShiftReg_1:bSR:control_7\ : bit;
SIGNAL \ShiftReg_1:bSR:control_6\ : bit;
SIGNAL \ShiftReg_1:bSR:control_5\ : bit;
SIGNAL \ShiftReg_1:bSR:control_4\ : bit;
SIGNAL \ShiftReg_1:bSR:control_3\ : bit;
SIGNAL \ShiftReg_1:bSR:control_2\ : bit;
SIGNAL \ShiftReg_1:bSR:status_2\ : bit;
SIGNAL \ShiftReg_1:bSR:status_0\ : bit;
SIGNAL \ShiftReg_1:bSR:final_load\ : bit;
SIGNAL \ShiftReg_1:bSR:status_1\ : bit;
SIGNAL \ShiftReg_1:bSR:status_3\ : bit;
SIGNAL \ShiftReg_1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ShiftReg_1:bSR:status_4\ : bit;
SIGNAL \ShiftReg_1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ShiftReg_1:bSR:status_5\ : bit;
SIGNAL \ShiftReg_1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ShiftReg_1:bSR:status_6\ : bit;
SIGNAL \ShiftReg_1:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_495 : bit;
SIGNAL \ShiftReg_1:bSR:load_reg\ : bit;
SIGNAL \ShiftReg_1:bSR:f0_blk_stat_8\ : bit;
SIGNAL \ShiftReg_1:bSR:f0_bus_stat_8\ : bit;
SIGNAL \ShiftReg_1:bSR:f1_blk_stat_8\ : bit;
SIGNAL \ShiftReg_1:bSR:f1_bus_stat_8\ : bit;
SIGNAL \ShiftReg_1:bSR:store\ : bit;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:so_8\ : bit;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL tmpOE__P_CH4_net_0 : bit;
SIGNAL tmpFB_0__P_CH4_net_0 : bit;
SIGNAL tmpIO_0__P_CH4_net_0 : bit;
TERMINAL tmpSIOVREF__P_CH4_net_0 : bit;
TERMINAL Net_2402 : bit;
SIGNAL tmpINTERRUPT_0__P_CH4_net_0 : bit;
SIGNAL tmpOE__P_CH3_net_0 : bit;
SIGNAL tmpFB_0__P_CH3_net_0 : bit;
SIGNAL tmpIO_0__P_CH3_net_0 : bit;
TERMINAL tmpSIOVREF__P_CH3_net_0 : bit;
TERMINAL Net_2401 : bit;
SIGNAL tmpINTERRUPT_0__P_CH3_net_0 : bit;
SIGNAL tmpOE__P_CH2_net_0 : bit;
SIGNAL tmpFB_0__P_CH2_net_0 : bit;
SIGNAL tmpIO_0__P_CH2_net_0 : bit;
TERMINAL tmpSIOVREF__P_CH2_net_0 : bit;
TERMINAL Net_2400 : bit;
SIGNAL tmpINTERRUPT_0__P_CH2_net_0 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL Net_658 : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_657 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_655 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_654 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
TERMINAL Net_570 : bit;
TERMINAL \refOut:Net_29\ : bit;
TERMINAL Net_1069 : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
TERMINAL Net_1026 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__Sig_inN_net_0 : bit;
SIGNAL tmpFB_0__Sig_inN_net_0 : bit;
SIGNAL tmpIO_0__Sig_inN_net_0 : bit;
TERMINAL tmpSIOVREF__Sig_inN_net_0 : bit;
TERMINAL Net_2489 : bit;
SIGNAL tmpINTERRUPT_0__Sig_inN_net_0 : bit;
TERMINAL MPI_sig : bit;
TERMINAL ADCin : bit;
SIGNAL tmpOE__Sig_inP_net_0 : bit;
SIGNAL tmpFB_0__Sig_inP_net_0 : bit;
TERMINAL Net_1038 : bit;
SIGNAL tmpIO_0__Sig_inP_net_0 : bit;
TERMINAL tmpSIOVREF__Sig_inP_net_0 : bit;
TERMINAL Net_2488 : bit;
SIGNAL tmpINTERRUPT_0__Sig_inP_net_0 : bit;
TERMINAL \Track_Hold_2:Net_105\ : bit;
SIGNAL \Track_Hold_2:Net_74\ : bit;
SIGNAL \Track_Hold_2:Net_60\ : bit;
SIGNAL \Track_Hold_2:Net_67\ : bit;
SIGNAL \Track_Hold_2:Net_56\ : bit;
SIGNAL \Track_Hold_2:Net_85\ : bit;
TERMINAL \Track_Hold_2:Net_104\ : bit;
TERMINAL \Track_Hold_1:Net_105\ : bit;
SIGNAL \Track_Hold_1:Net_74\ : bit;
SIGNAL \Track_Hold_1:Net_60\ : bit;
SIGNAL \Track_Hold_1:Net_67\ : bit;
SIGNAL \Track_Hold_1:Net_56\ : bit;
SIGNAL \Track_Hold_1:Net_85\ : bit;
TERMINAL \Track_Hold_1:Net_104\ : bit;
TERMINAL Net_573 : bit;
TERMINAL Net_575 : bit;
SIGNAL Net_576 : bit;
SIGNAL \CompTrigger:Net_1\ : bit;
SIGNAL Net_667 : bit;
SIGNAL \CompTrigger:Net_9\ : bit;
SIGNAL externTrigger : bit;
SIGNAL tmpOE__triggerIn_net_0 : bit;
SIGNAL tmpFB_0__triggerIn_net_0 : bit;
SIGNAL tmpIO_0__triggerIn_net_0 : bit;
TERMINAL tmpSIOVREF__triggerIn_net_0 : bit;
TERMINAL Net_2516 : bit;
SIGNAL tmpINTERRUPT_0__triggerIn_net_0 : bit;
SIGNAL Net_668 : bit;
SIGNAL tmpOE__SW_net_0 : bit;
SIGNAL Net_670 : bit;
SIGNAL tmpIO_0__SW_net_0 : bit;
TERMINAL tmpSIOVREF__SW_net_0 : bit;
TERMINAL Net_1023 : bit;
SIGNAL tmpINTERRUPT_0__SW_net_0 : bit;
SIGNAL \internTrigger:clk\ : bit;
SIGNAL \internTrigger:rst\ : bit;
SIGNAL Net_747 : bit;
SIGNAL \internTrigger:control_out_0\ : bit;
SIGNAL Net_2220 : bit;
SIGNAL \internTrigger:control_out_1\ : bit;
SIGNAL Net_2221 : bit;
SIGNAL \internTrigger:control_out_2\ : bit;
SIGNAL Net_2222 : bit;
SIGNAL \internTrigger:control_out_3\ : bit;
SIGNAL Net_2223 : bit;
SIGNAL \internTrigger:control_out_4\ : bit;
SIGNAL Net_2224 : bit;
SIGNAL \internTrigger:control_out_5\ : bit;
SIGNAL Net_2225 : bit;
SIGNAL \internTrigger:control_out_6\ : bit;
SIGNAL Net_2226 : bit;
SIGNAL \internTrigger:control_out_7\ : bit;
SIGNAL \internTrigger:control_7\ : bit;
SIGNAL \internTrigger:control_6\ : bit;
SIGNAL \internTrigger:control_5\ : bit;
SIGNAL \internTrigger:control_4\ : bit;
SIGNAL \internTrigger:control_3\ : bit;
SIGNAL \internTrigger:control_2\ : bit;
SIGNAL \internTrigger:control_1\ : bit;
SIGNAL \internTrigger:control_0\ : bit;
SIGNAL tmpOE__GND_XTAL_2_net_0 : bit;
SIGNAL tmpFB_0__GND_XTAL_2_net_0 : bit;
SIGNAL tmpIO_0__GND_XTAL_2_net_0 : bit;
TERMINAL tmpSIOVREF__GND_XTAL_2_net_0 : bit;
TERMINAL Net_999 : bit;
SIGNAL tmpINTERRUPT_0__GND_XTAL_2_net_0 : bit;
SIGNAL tmpOE__GND_XTAL_1_net_0 : bit;
SIGNAL tmpFB_0__GND_XTAL_1_net_0 : bit;
SIGNAL tmpIO_0__GND_XTAL_1_net_0 : bit;
TERMINAL tmpSIOVREF__GND_XTAL_1_net_0 : bit;
TERMINAL Net_998 : bit;
SIGNAL tmpINTERRUPT_0__GND_XTAL_1_net_0 : bit;
TERMINAL Net_975 : bit;
TERMINAL Net_974 : bit;
TERMINAL Net_1011 : bit;
TERMINAL Net_1012 : bit;
TERMINAL Net_1013 : bit;
TERMINAL Net_1014 : bit;
TERMINAL Net_1015 : bit;
TERMINAL Net_1016 : bit;
TERMINAL Net_1017 : bit;
TERMINAL Net_1018 : bit;
TERMINAL Net_1019 : bit;
TERMINAL Net_1020 : bit;
TERMINAL Net_1021 : bit;
TERMINAL Net_1004 : bit;
TERMINAL Net_1005 : bit;
TERMINAL Net_1006 : bit;
TERMINAL Net_1007 : bit;
TERMINAL Net_1008 : bit;
TERMINAL Net_1009 : bit;
TERMINAL Net_1010 : bit;
TERMINAL Net_1024 : bit;
TERMINAL Net_1027 : bit;
TERMINAL Net_1028 : bit;
TERMINAL \sigBuf:Net_29\ : bit;
TERMINAL Net_2375 : bit;
TERMINAL Net_2397 : bit;
TERMINAL Net_2386 : bit;
TERMINAL Net_2387 : bit;
TERMINAL Net_2388 : bit;
TERMINAL Net_2389 : bit;
TERMINAL Net_2390 : bit;
TERMINAL Net_2391 : bit;
TERMINAL Net_2392 : bit;
TERMINAL Net_2393 : bit;
TERMINAL Net_2394 : bit;
TERMINAL Net_2395 : bit;
TERMINAL Net_2378 : bit;
TERMINAL Net_2396 : bit;
TERMINAL Net_2379 : bit;
TERMINAL Net_2380 : bit;
TERMINAL Net_2381 : bit;
TERMINAL Net_2382 : bit;
TERMINAL Net_2383 : bit;
TERMINAL Net_2384 : bit;
TERMINAL Net_2385 : bit;
TERMINAL Net_2403 : bit;
TERMINAL Net_2404 : bit;
TERMINAL Net_2413 : bit;
TERMINAL Net_2414 : bit;
TERMINAL Net_2415 : bit;
TERMINAL Net_2416 : bit;
TERMINAL Net_2417 : bit;
TERMINAL Net_2418 : bit;
TERMINAL Net_2419 : bit;
TERMINAL Net_2420 : bit;
TERMINAL Net_2421 : bit;
TERMINAL Net_2422 : bit;
TERMINAL Net_2405 : bit;
TERMINAL Net_2423 : bit;
TERMINAL Net_2406 : bit;
TERMINAL Net_2407 : bit;
TERMINAL Net_2408 : bit;
TERMINAL Net_2409 : bit;
TERMINAL Net_2410 : bit;
TERMINAL Net_2411 : bit;
TERMINAL Net_2412 : bit;
TERMINAL Net_2424 : bit;
TERMINAL Net_2425 : bit;
TERMINAL Net_2434 : bit;
TERMINAL Net_2435 : bit;
TERMINAL Net_2436 : bit;
TERMINAL Net_2437 : bit;
TERMINAL Net_2438 : bit;
TERMINAL Net_2439 : bit;
TERMINAL Net_2440 : bit;
TERMINAL Net_2441 : bit;
TERMINAL Net_2442 : bit;
TERMINAL Net_2443 : bit;
TERMINAL Net_2426 : bit;
TERMINAL Net_2444 : bit;
TERMINAL Net_2427 : bit;
TERMINAL Net_2428 : bit;
TERMINAL Net_2429 : bit;
TERMINAL Net_2430 : bit;
TERMINAL Net_2431 : bit;
TERMINAL Net_2432 : bit;
TERMINAL Net_2433 : bit;
TERMINAL Net_2487 : bit;
TERMINAL Net_2446 : bit;
TERMINAL Net_2476 : bit;
TERMINAL Net_2477 : bit;
TERMINAL Net_2478 : bit;
TERMINAL Net_2479 : bit;
TERMINAL Net_2480 : bit;
TERMINAL Net_2481 : bit;
TERMINAL Net_2482 : bit;
TERMINAL Net_2483 : bit;
TERMINAL Net_2484 : bit;
TERMINAL Net_2485 : bit;
TERMINAL Net_2447 : bit;
TERMINAL Net_2486 : bit;
TERMINAL Net_2469 : bit;
TERMINAL Net_2470 : bit;
TERMINAL Net_2471 : bit;
TERMINAL Net_2472 : bit;
TERMINAL Net_2473 : bit;
TERMINAL Net_2474 : bit;
TERMINAL Net_2475 : bit;
TERMINAL Net_2490 : bit;
TERMINAL Net_2492 : bit;
TERMINAL Net_2503 : bit;
TERMINAL Net_2504 : bit;
TERMINAL Net_2505 : bit;
TERMINAL Net_2506 : bit;
TERMINAL Net_2507 : bit;
TERMINAL Net_2508 : bit;
TERMINAL Net_2509 : bit;
TERMINAL Net_2510 : bit;
TERMINAL Net_2511 : bit;
TERMINAL Net_2512 : bit;
TERMINAL Net_2495 : bit;
TERMINAL Net_2513 : bit;
TERMINAL Net_2496 : bit;
TERMINAL Net_2497 : bit;
TERMINAL Net_2498 : bit;
TERMINAL Net_2499 : bit;
TERMINAL Net_2500 : bit;
TERMINAL Net_2501 : bit;
TERMINAL Net_2502 : bit;
TERMINAL Net_2526 : bit;
TERMINAL Net_2527 : bit;
TERMINAL Net_2528 : bit;
TERMINAL Net_2529 : bit;
TERMINAL Net_2530 : bit;
TERMINAL Net_2531 : bit;
TERMINAL Net_2532 : bit;
TERMINAL Net_2533 : bit;
TERMINAL Net_2534 : bit;
TERMINAL Net_2535 : bit;
TERMINAL Net_2538 : bit;
TERMINAL Net_2536 : bit;
TERMINAL Net_2519 : bit;
TERMINAL Net_2520 : bit;
TERMINAL Net_2521 : bit;
TERMINAL Net_2522 : bit;
TERMINAL Net_2523 : bit;
TERMINAL Net_2524 : bit;
TERMINAL Net_2525 : bit;
SIGNAL \ShiftReg_4:bSR:load_reg\\D\ : bit;
SIGNAL \ShiftReg_3:bSR:load_reg\\D\ : bit;
SIGNAL \ShiftReg_2:bSR:load_reg\\D\ : bit;
SIGNAL \ShiftReg_1:bSR:load_reg\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_655D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__P_CH1_net_0 <=  ('1') ;

clkDAC <= (not clkSAMP_ADC);

Net_238 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_655D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_243 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not Net_243 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_243)
	OR (not Net_243 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_243 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not Net_243 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not Net_243 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not Net_243 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_243));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

externTrigger <= (not Net_670
	OR Net_667);

Net_696 <= (Net_747
	OR not Net_670
	OR Net_667);

P_CH1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P_CH1_net_0),
		analog=>CH1,
		io=>(tmpIO_0__P_CH1_net_0),
		siovref=>(tmpSIOVREF__P_CH1_net_0),
		annotation=>Net_2374,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_CH1_net_0);
\IDAC8_4:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC8_4:Net_124\,
		iout=>CH4);
\IDAC8_4:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC8_4:Net_124\);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>\ADC_SAR_1:Net_233\);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_68);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_524,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>clk_ADC,
		pump_clock=>clk_ADC,
		sof_udb=>clkSAMP_ADC,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_1077,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_68);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_210\);
\ADC_SAR_1:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dfb3522d-b930-4df1-8f72-a93637091638/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(\ADC_SAR_1:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_1:Net_210\,
		io=>(\ADC_SAR_1:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_1:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>\ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_1:Net_233\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>Net_238,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>Net_243,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
isr_DAC_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_100);
DMA_ADC_1:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_68,
		trq=>zero,
		nrq=>Net_71);
DMA_DAC_1:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>clkD1,
		trq=>zero,
		nrq=>Net_100);
\ADC_SAR_2:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_248\,
		signal2=>\ADC_SAR_2:Net_233\);
\ADC_SAR_2:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_67);
\ADC_SAR_2:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_473,
		vminus=>\ADC_SAR_2:Net_126\,
		ext_pin=>\ADC_SAR_2:Net_215\,
		vrefhi_out=>\ADC_SAR_2:Net_257\,
		vref=>\ADC_SAR_2:Net_248\,
		clock=>clk_ADC,
		pump_clock=>clk_ADC,
		sof_udb=>clkDAC,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_2:Net_252\,
		next_out=>Net_1074,
		data_out=>(\ADC_SAR_2:Net_207_11\, \ADC_SAR_2:Net_207_10\, \ADC_SAR_2:Net_207_9\, \ADC_SAR_2:Net_207_8\,
			\ADC_SAR_2:Net_207_7\, \ADC_SAR_2:Net_207_6\, \ADC_SAR_2:Net_207_5\, \ADC_SAR_2:Net_207_4\,
			\ADC_SAR_2:Net_207_3\, \ADC_SAR_2:Net_207_2\, \ADC_SAR_2:Net_207_1\, \ADC_SAR_2:Net_207_0\),
		eof_udb=>Net_67);
\ADC_SAR_2:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_215\,
		signal2=>\ADC_SAR_2:Net_210\);
\ADC_SAR_2:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"51a9f655-0069-4beb-842b-9457dbf1ac92/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(\ADC_SAR_2:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_2:Net_210\,
		io=>(\ADC_SAR_2:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_2:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>\ADC_SAR_2:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_2:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_126\,
		signal2=>\ADC_SAR_2:Net_149\);
\ADC_SAR_2:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_2:Net_209\);
\ADC_SAR_2:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_2:Net_233\);
\ADC_SAR_2:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_257\,
		signal2=>\ADC_SAR_2:Net_149\);
\ADC_SAR_2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_2:Net_255\);
\ADC_SAR_2:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_2:Net_368\);
DMA_ADC_2:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_67,
		trq=>zero,
		nrq=>Net_73);
\pwmSAMPLING:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2362,
		kill=>zero,
		enable=>tmpOE__P_CH1_net_0,
		capture=>zero,
		timer_reset=>Net_696,
		tc=>\pwmSAMPLING:Net_63\,
		compare=>clkSAMP_ADC,
		interrupt=>\pwmSAMPLING:Net_54\);
\IDAC8_3:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC8_3:Net_124\,
		iout=>CH3);
\IDAC8_3:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC8_3:Net_124\);
clkADC:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5fd770f4-4524-4afc-a6a8-45d48684189d",
		source_clock_id=>"",
		divisor=>0,
		period=>"55555555.5555556",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>clk_ADC,
		dig_domain_out=>open);
\ShiftReg_4:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clkDAC,
		enable=>tmpOE__P_CH1_net_0,
		clock_out=>\ShiftReg_4:bSR:clk_fin\);
\ShiftReg_4:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_4:bSR:clk_fin\,
		control=>(\ShiftReg_4:bSR:control_7\, \ShiftReg_4:bSR:control_6\, \ShiftReg_4:bSR:control_5\, \ShiftReg_4:bSR:control_4\,
			\ShiftReg_4:bSR:control_3\, \ShiftReg_4:bSR:control_2\, \ShiftReg_4:bSR:control_1\, \ShiftReg_4:bSR:ctrl_clk_enable\));
\ShiftReg_4:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_4:bSR:clk_fin\,
		status=>(\ShiftReg_4:bSR:status_6\, \ShiftReg_4:bSR:status_5\, \ShiftReg_4:bSR:status_4\, \ShiftReg_4:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_510);
\ShiftReg_4:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_4:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_4:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>clkD4,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>clkD4,
		f0_bus_stat=>\ShiftReg_4:bSR:status_4\,
		f0_blk_stat=>\ShiftReg_4:bSR:status_3\,
		f1_bus_stat=>\ShiftReg_4:bSR:status_6\,
		f1_blk_stat=>\ShiftReg_4:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
DMA_DAC_2:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>clkD2,
		trq=>zero,
		nrq=>Net_148);
isr_DAC_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_148);
\ShiftReg_3:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clkDAC,
		enable=>tmpOE__P_CH1_net_0,
		clock_out=>\ShiftReg_3:bSR:clk_fin\);
\ShiftReg_3:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_3:bSR:clk_fin\,
		control=>(\ShiftReg_3:bSR:control_7\, \ShiftReg_3:bSR:control_6\, \ShiftReg_3:bSR:control_5\, \ShiftReg_3:bSR:control_4\,
			\ShiftReg_3:bSR:control_3\, \ShiftReg_3:bSR:control_2\, \ShiftReg_3:bSR:control_1\, \ShiftReg_3:bSR:ctrl_clk_enable\));
\ShiftReg_3:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_3:bSR:clk_fin\,
		status=>(\ShiftReg_3:bSR:status_6\, \ShiftReg_3:bSR:status_5\, \ShiftReg_3:bSR:status_4\, \ShiftReg_3:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_505);
\ShiftReg_3:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_3:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_3:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>clkD3,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>clkD3,
		f0_bus_stat=>\ShiftReg_3:bSR:status_4\,
		f0_blk_stat=>\ShiftReg_3:bSR:status_3\,
		f1_bus_stat=>\ShiftReg_3:bSR:status_6\,
		f1_blk_stat=>\ShiftReg_3:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\IDAC8_2:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC8_2:Net_124\,
		iout=>CH2);
\IDAC8_2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC8_2:Net_124\);
DMA_DAC_3:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>clkD3,
		trq=>zero,
		nrq=>Net_158);
isr_DAC_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_158);
\ShiftReg_2:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clkDAC,
		enable=>tmpOE__P_CH1_net_0,
		clock_out=>\ShiftReg_2:bSR:clk_fin\);
\ShiftReg_2:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_2:bSR:clk_fin\,
		control=>(\ShiftReg_2:bSR:control_7\, \ShiftReg_2:bSR:control_6\, \ShiftReg_2:bSR:control_5\, \ShiftReg_2:bSR:control_4\,
			\ShiftReg_2:bSR:control_3\, \ShiftReg_2:bSR:control_2\, \ShiftReg_2:bSR:control_1\, \ShiftReg_2:bSR:ctrl_clk_enable\));
\ShiftReg_2:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_2:bSR:clk_fin\,
		status=>(\ShiftReg_2:bSR:status_6\, \ShiftReg_2:bSR:status_5\, \ShiftReg_2:bSR:status_4\, \ShiftReg_2:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_500);
\ShiftReg_2:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_2:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>clkD2,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>clkD2,
		f0_bus_stat=>\ShiftReg_2:bSR:status_4\,
		f0_blk_stat=>\ShiftReg_2:bSR:status_3\,
		f1_bus_stat=>\ShiftReg_2:bSR:status_6\,
		f1_blk_stat=>\ShiftReg_2:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\IDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC8_1:Net_124\,
		iout=>CH1);
\IDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC8_1:Net_124\);
DMA_DAC_4:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>clkD4,
		trq=>zero,
		nrq=>Net_168);
isr_DAC_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_168);
\ShiftReg_1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clkDAC,
		enable=>tmpOE__P_CH1_net_0,
		clock_out=>\ShiftReg_1:bSR:clk_fin\);
\ShiftReg_1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_1:bSR:clk_fin\,
		control=>(\ShiftReg_1:bSR:control_7\, \ShiftReg_1:bSR:control_6\, \ShiftReg_1:bSR:control_5\, \ShiftReg_1:bSR:control_4\,
			\ShiftReg_1:bSR:control_3\, \ShiftReg_1:bSR:control_2\, \ShiftReg_1:bSR:control_1\, \ShiftReg_1:bSR:ctrl_clk_enable\));
\ShiftReg_1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_1:bSR:clk_fin\,
		status=>(\ShiftReg_1:bSR:status_6\, \ShiftReg_1:bSR:status_5\, \ShiftReg_1:bSR:status_4\, \ShiftReg_1:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_495);
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_1:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>clkD1,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>clkD1,
		f0_bus_stat=>\ShiftReg_1:bSR:status_4\,
		f0_blk_stat=>\ShiftReg_1:bSR:status_3\,
		f1_bus_stat=>\ShiftReg_1:bSR:status_6\,
		f1_blk_stat=>\ShiftReg_1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
P_CH4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0a49cf4-e27b-44f0-8c79-e1d736486812",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P_CH4_net_0),
		analog=>CH4,
		io=>(tmpIO_0__P_CH4_net_0),
		siovref=>(tmpSIOVREF__P_CH4_net_0),
		annotation=>Net_2402,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_CH4_net_0);
P_CH3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ff2c999-57a1-4360-ad38-0f82b98f0a11",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P_CH3_net_0),
		analog=>CH3,
		io=>(tmpIO_0__P_CH3_net_0),
		siovref=>(tmpSIOVREF__P_CH3_net_0),
		annotation=>Net_2401,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_CH3_net_0);
P_CH2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c805b1e3-af66-4b67-bba1-83b521a46d8e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P_CH2_net_0),
		analog=>CH2,
		io=>(tmpIO_0__P_CH2_net_0),
		siovref=>(tmpSIOVREF__P_CH2_net_0),
		annotation=>Net_2400,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_CH2_net_0);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_658);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>tmpOE__P_CH1_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__P_CH1_net_0,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_658);
\refOut:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_570,
		vminus=>\refOut:Net_29\,
		vout=>Net_1069);
\refOut:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\refOut:Net_29\,
		signal2=>Net_1069);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_570);
isr_ADC_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_71);
isr_ADC_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_73);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>Net_1026,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
Sig_inN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"76d8e462-4e04-4a61-b3c9-c128677591ec",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sig_inN_net_0),
		analog=>Net_1069,
		io=>(tmpIO_0__Sig_inN_net_0),
		siovref=>(tmpSIOVREF__Sig_inN_net_0),
		annotation=>Net_2489,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sig_inN_net_0);
ChannelSel:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>5,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(MPI_sig, CH4, CH3, CH2,
			CH1),
		hw_ctrl_en=>(others => zero),
		vout=>ADCin);
Sig_inP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8cc0935d-da2f-4299-9a4e-079ee7c257cb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sig_inP_net_0),
		analog=>Net_1038,
		io=>(tmpIO_0__Sig_inP_net_0),
		siovref=>(tmpSIOVREF__Sig_inP_net_0),
		annotation=>Net_2488,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sig_inP_net_0);
\Track_Hold_2:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\Track_Hold_2:Net_105\,
		vin=>ADCin,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>clkSAMP_ADC,
		modout_sync=>\Track_Hold_2:Net_56\,
		vout=>Net_473);
\Track_Hold_2:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Track_Hold_2:Net_105\,
		signal2=>\Track_Hold_2:Net_104\);
\Track_Hold_2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Track_Hold_2:Net_104\);
\Track_Hold_1:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\Track_Hold_1:Net_105\,
		vin=>ADCin,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>clkDAC,
		modout_sync=>\Track_Hold_1:Net_56\,
		vout=>Net_524);
\Track_Hold_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Track_Hold_1:Net_105\,
		signal2=>\Track_Hold_1:Net_104\);
\Track_Hold_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Track_Hold_1:Net_104\);
\CompTrigger:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_573,
		vminus=>Net_575,
		clock=>Net_576,
		clk_udb=>Net_576,
		cmpout=>Net_667);
isrTrigger:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>externTrigger);
vRef_2:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_575);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"93cb239f-515a-479e-b162-92bd50b3a1c8",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_576,
		dig_domain_out=>open);
triggerIn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d6a24c0-53d2-4451-883b-442b6f29573d",
		drive_mode=>"011",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__triggerIn_net_0),
		analog=>Net_573,
		io=>(tmpIO_0__triggerIn_net_0),
		siovref=>(tmpSIOVREF__triggerIn_net_0),
		annotation=>Net_2516,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__triggerIn_net_0);
SW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>Net_670,
		analog=>(open),
		io=>(tmpIO_0__SW_net_0),
		siovref=>(tmpSIOVREF__SW_net_0),
		annotation=>Net_1023,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SW_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"55c91b51-514c-4108-98c1-e7b9389db070",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2362,
		dig_domain_out=>open);
\internTrigger:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\internTrigger:control_7\, \internTrigger:control_6\, \internTrigger:control_5\, \internTrigger:control_4\,
			\internTrigger:control_3\, \internTrigger:control_2\, \internTrigger:control_1\, Net_747));
GND_XTAL_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"31ed52bc-d10d-462a-8dbe-c1acbd467d95",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__GND_XTAL_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__GND_XTAL_2_net_0),
		siovref=>(tmpSIOVREF__GND_XTAL_2_net_0),
		annotation=>Net_999,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GND_XTAL_2_net_0);
GND_XTAL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"93da7c2e-b1b7-4065-b31d-b2f3837f3c07",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P_CH1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__GND_XTAL_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__GND_XTAL_1_net_0),
		siovref=>(tmpSIOVREF__GND_XTAL_1_net_0),
		annotation=>Net_998,
		in_clock=>zero,
		in_clock_en=>tmpOE__P_CH1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P_CH1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GND_XTAL_1_net_0);
X_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Crystal_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_975, Net_974));
P15p0_P15p1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_974, Net_1011, Net_1012, Net_1013,
			Net_1014, Net_1015, Net_1016, Net_1017,
			Net_1018, Net_1019, Net_1020, Net_975,
			Net_1021, Net_1004, Net_1005, Net_1006,
			Net_1007, Net_1008, Net_1009, Net_1010));
CL_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_974, Net_998));
CL_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_975, Net_999));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_1024);
SW1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1024, Net_1023));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1026, Net_1027));
LED1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_1027, Net_1028));
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_1028);
\sigBuf:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1038,
		vminus=>\sigBuf:Net_29\,
		vout=>MPI_sig);
\sigBuf:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\sigBuf:Net_29\,
		signal2=>MPI_sig);
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2375, Net_2374));
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2375);
BNC_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_2397, Net_2386, Net_2387, Net_2388,
			Net_2389, Net_2390, Net_2391, Net_2392,
			Net_2393, Net_2394, Net_2395, Net_2378,
			Net_2396, Net_2379, Net_2380, Net_2381,
			Net_2382, Net_2383, Net_2384, Net_2385));
GND_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2378);
C_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2374, Net_2397));
R_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2403, Net_2400));
GND_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2403);
BNC_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_2404, Net_2413, Net_2414, Net_2415,
			Net_2416, Net_2417, Net_2418, Net_2419,
			Net_2420, Net_2421, Net_2422, Net_2405,
			Net_2423, Net_2406, Net_2407, Net_2408,
			Net_2409, Net_2410, Net_2411, Net_2412));
GND_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2405);
C_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2400, Net_2404));
R_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2424, Net_2401));
GND_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2424);
BNC_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_2425, Net_2434, Net_2435, Net_2436,
			Net_2437, Net_2438, Net_2439, Net_2440,
			Net_2441, Net_2442, Net_2443, Net_2426,
			Net_2444, Net_2427, Net_2428, Net_2429,
			Net_2430, Net_2431, Net_2432, Net_2433));
GND_8:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2426);
C_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2401, Net_2425));
R_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2487, Net_2402));
GND_9:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2487);
BNC_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_2446, Net_2476, Net_2477, Net_2478,
			Net_2479, Net_2480, Net_2481, Net_2482,
			Net_2483, Net_2484, Net_2485, Net_2447,
			Net_2486, Net_2469, Net_2470, Net_2471,
			Net_2472, Net_2473, Net_2474, Net_2475));
GND_10:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2447);
C_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2402, Net_2446));
C_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2490, Net_2489));
C_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2492, Net_2488));
BNC_SigIn:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_2492, Net_2503, Net_2504, Net_2505,
			Net_2506, Net_2507, Net_2508, Net_2509,
			Net_2510, Net_2511, Net_2512, Net_2495,
			Net_2513, Net_2496, Net_2497, Net_2498,
			Net_2499, Net_2500, Net_2501, Net_2502));
GND_11:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2495);
GND_12:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2490);
R_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2489, Net_2488));
BNC_Trigger:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_2516, Net_2526, Net_2527, Net_2528,
			Net_2529, Net_2530, Net_2531, Net_2532,
			Net_2533, Net_2534, Net_2535, Net_2538,
			Net_2536, Net_2519, Net_2520, Net_2521,
			Net_2522, Net_2523, Net_2524, Net_2525));
GND_13:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2538);
\ShiftReg_4:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ShiftReg_4:bSR:clk_fin\,
		q=>\ShiftReg_4:bSR:load_reg\);
\ShiftReg_3:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ShiftReg_3:bSR:clk_fin\,
		q=>\ShiftReg_3:bSR:load_reg\);
\ShiftReg_2:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ShiftReg_2:bSR:clk_fin\,
		q=>\ShiftReg_2:bSR:load_reg\);
\ShiftReg_1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ShiftReg_1:bSR:clk_fin\,
		q=>\ShiftReg_1:bSR:load_reg\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_655:cy_dff
	PORT MAP(d=>Net_655D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_655);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);

END R_T_L;
