# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab,do
# Cannot open macro file: runlab,do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:17 on Oct 20,2022
# vlog -reportprogress 300 ./LFSR.v 
# -- Compiling module LFSR
# 
# Top level modules:
# 	LFSR
# End time: 03:04:17 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:17 on Oct 20,2022
# vlog -reportprogress 300 ./multihat.v 
# -- Compiling module multihat
# 
# Top level modules:
# 	multihat
# End time: 03:04:17 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:17 on Oct 20,2022
# vlog -reportprogress 300 ./multihat_tb.sv 
# -- Compiling module multihat_tb
# 
# Top level modules:
# 	multihat_tb
# End time: 03:04:17 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work multihat_tb 
# Start time: 03:04:17 on Oct 20,2022
# Loading sv_std.std
# Loading work.multihat_tb
# Loading work.multihat
# Loading work.LFSR
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./multihat_tb.sv(57)
#    Time: 1015 ns  Iteration: 1  Instance: /multihat_tb
# Break in Module multihat_tb at ./multihat_tb.sv line 57
