Classic Timing Analyzer report for add5_q9
Tue Sep 07 08:39:01 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.096 ns    ; Cin  ; Cout ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 8.096 ns        ; Cin  ; Cout ;
; N/A   ; None              ; 8.069 ns        ; b[4] ; Cout ;
; N/A   ; None              ; 8.056 ns        ; Cin  ; s[3] ;
; N/A   ; None              ; 7.978 ns        ; b[3] ; Cout ;
; N/A   ; None              ; 7.974 ns        ; Cin  ; s[2] ;
; N/A   ; None              ; 7.928 ns        ; Cin  ; s[1] ;
; N/A   ; None              ; 7.924 ns        ; Cin  ; s[4] ;
; N/A   ; None              ; 7.910 ns        ; b[2] ; Cout ;
; N/A   ; None              ; 7.870 ns        ; b[2] ; s[3] ;
; N/A   ; None              ; 7.861 ns        ; Cin  ; s[0] ;
; N/A   ; None              ; 7.806 ns        ; b[3] ; s[4] ;
; N/A   ; None              ; 7.738 ns        ; b[2] ; s[4] ;
; N/A   ; None              ; 7.626 ns        ; b[3] ; s[3] ;
; N/A   ; None              ; 7.582 ns        ; a[1] ; Cout ;
; N/A   ; None              ; 7.577 ns        ; b[4] ; s[4] ;
; N/A   ; None              ; 7.542 ns        ; a[1] ; s[3] ;
; N/A   ; None              ; 7.472 ns        ; b[2] ; s[2] ;
; N/A   ; None              ; 7.460 ns        ; a[1] ; s[2] ;
; N/A   ; None              ; 7.410 ns        ; a[1] ; s[4] ;
; N/A   ; None              ; 7.381 ns        ; b[0] ; Cout ;
; N/A   ; None              ; 7.355 ns        ; a[0] ; Cout ;
; N/A   ; None              ; 7.341 ns        ; b[0] ; s[3] ;
; N/A   ; None              ; 7.325 ns        ; b[1] ; Cout ;
; N/A   ; None              ; 7.315 ns        ; a[0] ; s[3] ;
; N/A   ; None              ; 7.285 ns        ; b[1] ; s[3] ;
; N/A   ; None              ; 7.259 ns        ; b[0] ; s[2] ;
; N/A   ; None              ; 7.237 ns        ; a[2] ; Cout ;
; N/A   ; None              ; 7.233 ns        ; a[0] ; s[2] ;
; N/A   ; None              ; 7.213 ns        ; b[0] ; s[1] ;
; N/A   ; None              ; 7.209 ns        ; b[0] ; s[4] ;
; N/A   ; None              ; 7.203 ns        ; b[1] ; s[2] ;
; N/A   ; None              ; 7.197 ns        ; a[2] ; s[3] ;
; N/A   ; None              ; 7.187 ns        ; a[0] ; s[1] ;
; N/A   ; None              ; 7.183 ns        ; a[0] ; s[4] ;
; N/A   ; None              ; 7.153 ns        ; b[1] ; s[4] ;
; N/A   ; None              ; 7.111 ns        ; a[4] ; Cout ;
; N/A   ; None              ; 7.099 ns        ; a[1] ; s[1] ;
; N/A   ; None              ; 7.085 ns        ; a[3] ; Cout ;
; N/A   ; None              ; 7.065 ns        ; a[2] ; s[4] ;
; N/A   ; None              ; 6.913 ns        ; a[3] ; s[4] ;
; N/A   ; None              ; 6.845 ns        ; b[1] ; s[1] ;
; N/A   ; None              ; 6.831 ns        ; b[0] ; s[0] ;
; N/A   ; None              ; 6.804 ns        ; a[0] ; s[0] ;
; N/A   ; None              ; 6.800 ns        ; a[2] ; s[2] ;
; N/A   ; None              ; 6.730 ns        ; a[3] ; s[3] ;
; N/A   ; None              ; 6.622 ns        ; a[4] ; s[4] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 07 08:39:01 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off add5_q9 -c add5_q9 --timing_analysis_only
Info: Longest tpd from source pin "Cin" to destination pin "Cout" is 8.096 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'Cin'
    Info: 2: + IC(2.364 ns) + CELL(0.393 ns) = 3.756 ns; Loc. = LCCOMB_X61_Y4_N4; Fanout = 2; COMB Node = 'Add0~1'
    Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 3.827 ns; Loc. = LCCOMB_X61_Y4_N6; Fanout = 2; COMB Node = 'Add0~3'
    Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.898 ns; Loc. = LCCOMB_X61_Y4_N8; Fanout = 2; COMB Node = 'Add0~5'
    Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.969 ns; Loc. = LCCOMB_X61_Y4_N10; Fanout = 2; COMB Node = 'Add0~7'
    Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.040 ns; Loc. = LCCOMB_X61_Y4_N12; Fanout = 2; COMB Node = 'Add0~9'
    Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 4.199 ns; Loc. = LCCOMB_X61_Y4_N14; Fanout = 1; COMB Node = 'Add0~11'
    Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 4.609 ns; Loc. = LCCOMB_X61_Y4_N16; Fanout = 1; COMB Node = 'Add0~12'
    Info: 9: + IC(0.679 ns) + CELL(2.808 ns) = 8.096 ns; Loc. = PIN_AD23; Fanout = 0; PIN Node = 'Cout'
    Info: Total cell delay = 5.053 ns ( 62.41 % )
    Info: Total interconnect delay = 3.043 ns ( 37.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Sep 07 08:39:01 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


