

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>mini_jit::instructions &mdash; Machine Learning Compilers  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/copybutton.css?v=76b2166b" />
      <link rel="stylesheet" type="text/css" href="../../_static/graphviz.css?v=4ae1632d" />
      <link rel="stylesheet" type="text/css" href="../../_static/sphinx-design.min.css?v=95c83b7e" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../../_static/clipboard.min.js?v=a7894cd8"></script>
      <script src="../../_static/copybutton.js?v=f281be69"></script>
      <script src="../../_static/design-tabs.js?v=f930bc37"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="mini_jit::kernels" href="mini_jit_kernels.html" />
    <link rel="prev" title="mini_jit::converters" href="mini_jit_converters.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Machine Learning Compilers
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Project Overview</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../project_overview/01_project_information.html">Machine Learning Compilers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../project_overview/02_docu_setup.html">Documentation Setup</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Submissions</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/01_assembly.html">1. Assembly</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/02_base.html">2. Base</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/03_neon.html">3. Neon</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/04_code_gen.html">4. Code Generation</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">API</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="mini_jit.html">mini_jit</a></li>
<li class="toctree-l1"><a class="reference internal" href="mini_jit_converters.html">mini_jit::converters</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">mini_jit::instructions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions3retEv"><code class="docutils literal notranslate"><span class="pre">ret()</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="#mini-jit-instructions-base">mini_jit::instructions::base</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">add()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">add()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">cbnz()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">ldp()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">ldpPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">ldpPre()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">ldr()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3movE5gpr_t5gpr_t"><code class="docutils literal notranslate"><span class="pre">mov()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3movE5gpr_t8uint64_t"><code class="docutils literal notranslate"><span class="pre">mov()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t"><code class="docutils literal notranslate"><span class="pre">movSP()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">movz()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t"><code class="docutils literal notranslate"><span class="pre">mul()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">orr()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">stp()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">stpPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">stpPre()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">str()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">sub()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#mini-jit-instructions-simd-fp">mini_jit::instructions::simd_fp</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fmlaVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fmlaElem()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldp()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldpPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldpPre()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldr()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">stp()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">stpPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">stpPre()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="mini_jit_kernels.html">mini_jit::kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="mini_jit_registers.html">mini_jit::registers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Machine Learning Compilers</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">mini_jit::instructions</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/api/namespaces/mini_jit_instructions.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="mini-jit-instructions">
<span id="api-mini-jit-instructions"></span><h1>mini_jit::instructions<a class="headerlink" href="#mini-jit-instructions" title="Link to this heading"></a></h1>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions3retEv">
<span id="_CPPv3N8mini_jit12instructions3retEv"></span><span id="_CPPv2N8mini_jit12instructions3retEv"></span><span id="mini_jit::instructions::retCE"></span><span class="target" id="ret_8h_1a960dde14d5959cab45e9d22943c8463c"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ret</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions3retEv" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a RET instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<section id="mini-jit-instructions-base">
<h2>mini_jit::instructions::base<a class="headerlink" href="#mini-jit-instructions-base" title="Link to this heading"></a></h2>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="mini_jit::instructions::base::add__gpr_t.gpr_t.uint32_t.uint32_tCE"></span><span class="target" id="add_8h_1abff3ab729e1fce54e6426e6b1b9a1d71"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">add</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm12</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an ADD (immediate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – source register. </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
<li><p><strong>shift</strong> – shift value.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="mini_jit::instructions::base::add__gpr_t.gpr_t.gpr_t.uint32_t.uint32_tCE"></span><span class="target" id="add_8h_1a863769a4a81fe837a227b4ba915314a1"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">add</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm6</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an ADD (shifted register) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>imm6</strong> – 6-bit immediate value. </p></li>
<li><p><strong>shift</strong> – shift value.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::cbnz__gpr_t.int32_tCE"></span><span class="target" id="cbnz_8h_1a7a5bc168187cdf0ccda8339cfdca225a"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">cbnz</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm19</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a CBNZ instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg</strong> – general-purpose register. </p></li>
<li><p><strong>imm19</strong> – immediate value (not the offset bytes!).</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::ldp__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2ldp_8h_1aaf7273e0af58a9e119faa4d040598f05"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldp</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a base LDP instruction using signed offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::ldpPost__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2ldp_8h_1aeeb9dc79d275ec0579e9b9c69a831075"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldpPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a base LDP instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::ldpPre__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2ldp_8h_1a088011dc196605cda4d66aed3b162c7f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldpPre</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a base LDP instruction using pre-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t"></span><span id="mini_jit::instructions::base::ldr__gpr_t.gpr_t.uint32_tCE"></span><span class="target" id="base_2ldr_8h_1a3b469879282231790c86ec49435655c6"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldr</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a base LDR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3movE5gpr_t5gpr_t">
<span id="_CPPv3N8mini_jit12instructions4base3movE5gpr_t5gpr_t"></span><span id="_CPPv2N8mini_jit12instructions4base3movE5gpr_t5gpr_t"></span><span id="mini_jit::instructions::base::mov__gpr_t.gpr_tCE"></span><span class="target" id="mov_8h_1abadef09cad6a0f4ef4267d52939b4df4"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">mov</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3movE5gpr_t5gpr_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOV (register) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3movE5gpr_t8uint64_t">
<span id="_CPPv3N8mini_jit12instructions4base3movE5gpr_t8uint64_t"></span><span id="_CPPv2N8mini_jit12instructions4base3movE5gpr_t8uint64_t"></span><span id="mini_jit::instructions::base::mov__gpr_t.uint64_tCE"></span><span class="target" id="mov_8h_1ae62c0e1f8848fd4e7e3eedb5668ac3c4"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">mov</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm16</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3movE5gpr_t8uint64_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOV 16-bit immediate instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>imm16</strong> – 16-bit unsigned immediate value.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t">
<span id="_CPPv3N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t"></span><span id="_CPPv2N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t"></span><span id="mini_jit::instructions::base::movSP__gpr_t.gpr_tCE"></span><span class="target" id="mov_8h_1ab8a0c436cf2b391ecefdce605200ebd1"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">movSP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOV (from/to SP) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – source register.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t"></span><span id="mini_jit::instructions::base::movz__gpr_t.uint16_t.uint32_tCE"></span><span class="target" id="movz_8h_1a182dbaa253ab48b8c0d66db9d503f27f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">movz</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm16</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOVZ instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>imm16</strong> – 16-bit unsigned immediate value. </p></li>
<li><p><strong>shift</strong> – amount by which to left shift the immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t">
<span id="_CPPv3N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t"></span><span id="_CPPv2N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t"></span><span id="mini_jit::instructions::base::mul__gpr_t.gpr_t.gpr_tCE"></span><span class="target" id="mul_8h_1af5890ea2863390ce7223a9b1bd4c034f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">mul</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MUL (register) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="mini_jit::instructions::base::orr__gpr_t.gpr_t.gpr_t.uint32_t.uint32_tCE"></span><span class="target" id="orr_8h_1a9cfe17774b31d3d658ad921a72b80c19"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">orr</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">amount</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an ORR (shifted register) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>shift</strong> – shift value. </p></li>
<li><p><strong>amount</strong> – amount to shift.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::stp__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2stp_8h_1a9f8d7486d9eb93d8dcf00eb852902bd0"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stp</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using signed offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::stpPost__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2stp_8h_1aedc433ffe929528b8afee6371003c7bb"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stpPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::stpPre__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2stp_8h_1afaa936505ebd6019be848b909151888a"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stpPre</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using pre-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t"></span><span id="mini_jit::instructions::base::str__gpr_t.gpr_t.uint32_tCE"></span><span class="target" id="str_8h_1a1bbe7d8a14c6239a3868a4c48eaf33ce"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">str</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm12</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="mini_jit::instructions::base::sub__gpr_t.gpr_t.uint32_t.uint32_tCE"></span><span class="target" id="sub_8h_1adcab3fed8a7e25813870eda3de9b2e54"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">sub</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm12</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an SUB (immediate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
<li><p><strong>shift</strong> – shift value.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

</section>
<section id="mini-jit-instructions-simd-fp">
<h2>mini_jit::instructions::simd_fp<a class="headerlink" href="#mini-jit-instructions-simd-fp" title="Link to this heading"></a></h2>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmlaVec__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fmla_8h_1ab3c077e2731086e97572e5c34eca9071"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmlaVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMLA (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmlaElem__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fmla_8h_1a59acca6761eb15b1a5339e1779e84c83"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmlaElem</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMLA (by element) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldp__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldp_8h_1a8c55ef6d9ba4f1ac23f04a3968ef2f09"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldp</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDP instruction using signed offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldpPost__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldp_8h_1a03c57c0d9a1078318001d6e9f3648fc1"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldpPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDP instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldpPre__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldp_8h_1a470a1f85338b2bf210cc637784a8e0e0"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldpPre</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDP instruction using pre-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldr__simd_fp_t.gpr_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldr_8h_1a42e04493797f80628f00bf7cfd31f133"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldr</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm12</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::stp__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2stp_8h_1a212f1388445b320ad2c4de22e4b19b74"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stp</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using signed offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::stpPost__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2stp_8h_1a3dd549910f602ef9c3b8722bf4a0e2dd"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stpPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::stpPre__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2stp_8h_1a817e6b36400edd76697233528e4a23a5"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stpPre</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using pre-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="mini_jit_converters.html" class="btn btn-neutral float-left" title="mini_jit::converters" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="mini_jit_kernels.html" class="btn btn-neutral float-right" title="mini_jit::kernels" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, Lucas Obitz, Luca-Philipp Grumbach.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>