--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.481ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X59Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.679ns (-0.258 - -0.937)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y40.DMUX    Tshcko                0.252   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X59Y40.AX      net (fanout=19)       0.266   RX_SELECT
    SLICE_X59Y40.CLK     Tdick                 0.070   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.322ns logic, 0.266ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8 (SLICE_X33Y19.C2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.280ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.737 - 0.803)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.DQ       Tcko                  0.447   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4
    SLICE_X36Y23.A1      net (fanout=8)        4.240   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<4>
    SLICE_X36Y23.A       Tilo                  0.203   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1
    SLICE_X33Y19.C2      net (fanout=8)        1.068   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd03b<3>
    SLICE_X33Y19.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<9>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476311
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8
    -------------------------------------------------  ---------------------------
    Total                                      6.280ns (0.972ns logic, 5.308ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.152 - 0.151)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y23.CQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<28>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27
    SLICE_X36Y23.A2      net (fanout=8)        0.865   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<27>
    SLICE_X36Y23.A       Tilo                  0.203   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1
    SLICE_X33Y19.C2      net (fanout=8)        1.068   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd03b<3>
    SLICE_X33Y19.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<9>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476311
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.916ns logic, 1.933ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15 (SLICE_X33Y20.C3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.277ns (Levels of Logic = 2)
  Clock Path Skew:      -0.068ns (0.735 - 0.803)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.DQ       Tcko                  0.447   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4
    SLICE_X36Y23.A1      net (fanout=8)        4.240   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<4>
    SLICE_X36Y23.A       Tilo                  0.203   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1
    SLICE_X33Y20.C3      net (fanout=8)        1.065   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd03b<3>
    SLICE_X33Y20.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<16>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (0.972ns logic, 5.305ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y23.CQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<28>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27
    SLICE_X36Y23.A2      net (fanout=8)        0.865   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<27>
    SLICE_X36Y23.A       Tilo                  0.203   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1
    SLICE_X33Y20.C3      net (fanout=8)        1.065   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd03b<3>
    SLICE_X33Y20.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<16>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.916ns logic, 1.930ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (SLICE_X21Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X21Y47.SR      net (fanout=5)        0.120   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X21Y47.CLK     Tcksr       (-Th)     0.131   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.103ns logic, 0.120ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (SLICE_X21Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X21Y47.SR      net (fanout=5)        0.120   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X21Y47.CLK     Tcksr       (-Th)     0.128   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.226ns (0.106ns logic, 0.120ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (SLICE_X21Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X21Y47.SR      net (fanout=5)        0.120   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X21Y47.CLK     Tcksr       (-Th)     0.127   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.107ns logic, 0.120ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X0Y26.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X0Y28.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X4Y28.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126140 paths analyzed, 16901 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.780ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[6].drs_read_i/rDRS_A_2 (SLICE_X43Y156.C6), 188 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/rDRS_A_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.975ns (Levels of Logic = 5)
  Clock Path Skew:      -0.166ns (1.631 - 1.797)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[6].drs_read_i/rDRS_A_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y128.BQ     Tcko                  0.391   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_1
    SLICE_X56Y132.B3     net (fanout=21)       0.882   rbcp_reg/regX90Data<1>
    SLICE_X56Y132.BMUX   Tilo                  0.251   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y132.CX     net (fanout=2)        1.206   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y132.COUT   Tcxcy                 0.107   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y133.CIN    net (fanout=1)        0.003   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X56Y133.AMUX   Tcina                 0.177   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X56Y142.A4     net (fanout=3)        0.889   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X56Y142.A      Tilo                  0.205   DRS_READ_GEN[6].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X43Y156.C6     net (fanout=8)        2.542   DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X43Y156.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_2_rstpot
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_2
    -------------------------------------------------  ---------------------------
    Total                                      6.975ns (1.453ns logic, 5.522ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_0 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/rDRS_A_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.878ns (Levels of Logic = 6)
  Clock Path Skew:      -0.162ns (1.631 - 1.793)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_0 to DRS_READ_GEN[6].drs_read_i/rDRS_A_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.AQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_0
    SLICE_X57Y129.A6     net (fanout=35)       0.562   rbcp_reg/regX91Data<0>
    SLICE_X57Y129.A      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT
    SLICE_X56Y130.B3     net (fanout=2)        0.888   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT
    SLICE_X56Y130.COUT   Topcyb                0.375   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>1
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_2
    SLICE_X56Y131.CIN    net (fanout=1)        0.003   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
    SLICE_X56Y131.COUT   Tbyp                  0.076   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X56Y132.CIN    net (fanout=1)        0.003   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X56Y132.CMUX   Tcinc                 0.272   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y142.A5     net (fanout=3)        0.980   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X56Y142.A      Tilo                  0.205   DRS_READ_GEN[6].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X43Y156.C6     net (fanout=8)        2.542   DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X43Y156.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_2_rstpot
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_2
    -------------------------------------------------  ---------------------------
    Total                                      6.878ns (1.900ns logic, 4.978ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/rDRS_A_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.166ns (1.631 - 1.797)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[6].drs_read_i/rDRS_A_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y128.BQ     Tcko                  0.391   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_1
    SLICE_X56Y132.B3     net (fanout=21)       0.882   rbcp_reg/regX90Data<1>
    SLICE_X56Y132.BMUX   Tilo                  0.251   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y132.CX     net (fanout=2)        1.206   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y132.DMUX   Tcxd                  0.259   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y142.A6     net (fanout=3)        0.785   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X56Y142.A      Tilo                  0.205   DRS_READ_GEN[6].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X43Y156.C6     net (fanout=8)        2.542   DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X43Y156.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_2_rstpot
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_2
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (1.428ns logic, 5.415ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_samp_end (SLICE_X71Y144.A5), 125 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_2 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_samp_end (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.824ns (Levels of Logic = 5)
  Clock Path Skew:      -0.244ns (1.549 - 1.793)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_2 to DRS_READ_GEN[4].drs_read_i/drs_samp_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.CQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_2
    SLICE_X72Y140.C4     net (fanout=32)       3.819   rbcp_reg/regX91Data<2>
    SLICE_X72Y140.COUT   Topcyc                0.295   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<3>
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut<2>_INV_0
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<3>
    SLICE_X72Y141.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<3>
    SLICE_X72Y141.AMUX   Tcina                 0.177   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
    SLICE_X70Y143.B3     net (fanout=1)        0.768   DRS_READ_GEN[4].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<4>
    SLICE_X70Y143.COUT   Topcyb                0.380   DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy<3>
                                                       DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy<3>
    SLICE_X70Y144.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy<3>
    SLICE_X70Y144.CMUX   Tcinc                 0.284   DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1
    SLICE_X71Y144.A5     net (fanout=1)        0.382   DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
    SLICE_X71Y144.CLK    Tas                   0.322   DRS_READ_GEN[4].drs_read_i/drs_samp_end
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[4].drs_read_i/drs_samp_end
    -------------------------------------------------  ---------------------------
    Total                                      6.824ns (1.849ns logic, 4.975ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_2 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_samp_end (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.244ns (1.549 - 1.793)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_2 to DRS_READ_GEN[4].drs_read_i/drs_samp_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.CQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_2
    SLICE_X72Y140.C4     net (fanout=32)       3.819   rbcp_reg/regX91Data<2>
    SLICE_X72Y140.CMUX   Topcc                 0.392   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<3>
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut<2>_INV_0
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<3>
    SLICE_X70Y143.A3     net (fanout=1)        0.839   DRS_READ_GEN[4].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<2>
    SLICE_X70Y143.COUT   Topcya                0.379   DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy<3>
                                                       DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut<0>
                                                       DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy<3>
    SLICE_X70Y144.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy<3>
    SLICE_X70Y144.CMUX   Tcinc                 0.284   DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1
    SLICE_X71Y144.A5     net (fanout=1)        0.382   DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
    SLICE_X71Y144.CLK    Tas                   0.322   DRS_READ_GEN[4].drs_read_i/drs_samp_end
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[4].drs_read_i/drs_samp_end
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (1.768ns logic, 5.043ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_2 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_samp_end (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.797ns (Levels of Logic = 6)
  Clock Path Skew:      -0.244ns (1.549 - 1.793)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_2 to DRS_READ_GEN[4].drs_read_i/drs_samp_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.CQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_2
    SLICE_X72Y140.C4     net (fanout=32)       3.819   rbcp_reg/regX91Data<2>
    SLICE_X72Y140.COUT   Topcyc                0.295   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<3>
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut<2>_INV_0
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<3>
    SLICE_X72Y141.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<3>
    SLICE_X72Y141.COUT   Tbyp                  0.076   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
    SLICE_X72Y142.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
    SLICE_X72Y142.COUT   Tbyp                  0.076   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
    SLICE_X72Y143.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
    SLICE_X72Y143.AMUX   Tcina                 0.177   DRS_READ_GEN[4].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
                                                       DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_xor<12>
    SLICE_X70Y144.A1     net (fanout=1)        0.712   DRS_READ_GEN[4].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
    SLICE_X70Y144.CMUX   Topac                 0.538   DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1
    SLICE_X71Y144.A5     net (fanout=1)        0.382   DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
    SLICE_X71Y144.CLK    Tas                   0.322   DRS_READ_GEN[4].drs_read_i/drs_samp_end
                                                       DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[4].drs_read_i/drs_samp_end
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (1.875ns logic, 4.922ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[6].drs_read_i/rDRS_A_3 (SLICE_X43Y156.D6), 188 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/rDRS_A_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.166ns (1.631 - 1.797)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[6].drs_read_i/rDRS_A_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y128.BQ     Tcko                  0.391   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_1
    SLICE_X56Y132.B3     net (fanout=21)       0.882   rbcp_reg/regX90Data<1>
    SLICE_X56Y132.BMUX   Tilo                  0.251   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y132.CX     net (fanout=2)        1.206   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y132.COUT   Tcxcy                 0.107   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y133.CIN    net (fanout=1)        0.003   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X56Y133.AMUX   Tcina                 0.177   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X56Y142.A4     net (fanout=3)        0.889   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X56Y142.A      Tilo                  0.205   DRS_READ_GEN[6].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X43Y156.D6     net (fanout=8)        2.424   DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X43Y156.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_3_rstpot
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_3
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (1.453ns logic, 5.404ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_0 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/rDRS_A_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.760ns (Levels of Logic = 6)
  Clock Path Skew:      -0.162ns (1.631 - 1.793)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_0 to DRS_READ_GEN[6].drs_read_i/rDRS_A_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.AQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_0
    SLICE_X57Y129.A6     net (fanout=35)       0.562   rbcp_reg/regX91Data<0>
    SLICE_X57Y129.A      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT
    SLICE_X56Y130.B3     net (fanout=2)        0.888   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT
    SLICE_X56Y130.COUT   Topcyb                0.375   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>1
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_2
    SLICE_X56Y131.CIN    net (fanout=1)        0.003   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
    SLICE_X56Y131.COUT   Tbyp                  0.076   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X56Y132.CIN    net (fanout=1)        0.003   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X56Y132.CMUX   Tcinc                 0.272   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y142.A5     net (fanout=3)        0.980   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X56Y142.A      Tilo                  0.205   DRS_READ_GEN[6].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X43Y156.D6     net (fanout=8)        2.424   DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X43Y156.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_3_rstpot
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_3
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (1.900ns logic, 4.860ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/rDRS_A_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.725ns (Levels of Logic = 4)
  Clock Path Skew:      -0.166ns (1.631 - 1.797)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[6].drs_read_i/rDRS_A_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y128.BQ     Tcko                  0.391   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_1
    SLICE_X56Y132.B3     net (fanout=21)       0.882   rbcp_reg/regX90Data<1>
    SLICE_X56Y132.BMUX   Tilo                  0.251   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y132.CX     net (fanout=2)        1.206   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y132.DMUX   Tcxd                  0.259   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y142.A6     net (fanout=3)        0.785   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X56Y142.A      Tilo                  0.205   DRS_READ_GEN[6].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X43Y156.D6     net (fanout=8)        2.424   DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X43Y156.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/rDRS_A<3>
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_3_rstpot
                                                       DRS_READ_GEN[6].drs_read_i/rDRS_A_3
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (1.428ns logic, 5.297ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X86Y118.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.192ns (0.971 - 0.779)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y118.CQ     Tcko                  0.198   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X86Y118.B4     net (fanout=1)        0.112   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
    SLICE_X86Y118.CLK    Tah         (-Th)    -0.131   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<12>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>_rt
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.329ns logic, 0.112ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13 (SLICE_X88Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (0.974 - 0.784)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13 to DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y86.BQ      Tcko                  0.198   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13
    SLICE_X88Y86.AX      net (fanout=1)        0.195   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
    SLICE_X88Y86.CLK     Tckdi       (-Th)    -0.048   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<13>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.246ns logic, 0.195ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X80Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.942 - 0.753)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y101.BQ     Tcko                  0.198   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X80Y101.AX     net (fanout=1)        0.195   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
    SLICE_X80Y101.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.246ns logic, 0.195ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y42.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y50.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y50.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.914ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X38Y134.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.235ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (1.620 - 1.848)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X38Y134.SR     net (fanout=899)      4.612   rst_sync
    SLICE_X38Y134.CLK    Trck                  0.232   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      5.235ns (0.623ns logic, 4.612ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X38Y134.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.570ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y134.AQ     Tcko                  0.408   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X38Y134.A2     net (fanout=2)        0.821   int_clk_33m_90
    SLICE_X38Y134.CLK    Tas                   0.341   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.749ns logic, 0.821ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X38Y134.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y134.AQ     Tcko                  0.200   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X38Y134.A2     net (fanout=2)        0.411   int_clk_33m_90
    SLICE_X38Y134.CLK    Tah         (-Th)    -0.190   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.390ns logic, 0.411ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X38Y134.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.984 - 0.787)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X38Y134.SR     net (fanout=899)      2.829   rst_sync
    SLICE_X38Y134.CLK    Tremck      (-Th)    -0.117   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.315ns logic, 2.829ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142549 paths analyzed, 27824 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.407ns.
--------------------------------------------------------------------------------

Paths for end point drs_clock_counter_tmp_1 (SLICE_X72Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_clock_counter_tmp_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.892ns (Levels of Logic = 0)
  Clock Path Skew:      -0.266ns (1.545 - 1.811)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_clock_counter_tmp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y57.SR      net (fanout=602)      6.258   rst_read_sync
    SLICE_X72Y57.CLK     Trck                  0.243   drs_clock_counter_tmp<3>
                                                       drs_clock_counter_tmp_1
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (0.634ns logic, 6.258ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_clock_counter_tmp_0 (SLICE_X72Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_clock_counter_tmp_0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.881ns (Levels of Logic = 0)
  Clock Path Skew:      -0.266ns (1.545 - 1.811)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_clock_counter_tmp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y57.SR      net (fanout=602)      6.258   rst_read_sync
    SLICE_X72Y57.CLK     Trck                  0.232   drs_clock_counter_tmp<3>
                                                       drs_clock_counter_tmp_0
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (0.623ns logic, 6.258ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_clock_counter_tmp_2 (SLICE_X72Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_clock_counter_tmp_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.858ns (Levels of Logic = 0)
  Clock Path Skew:      -0.266ns (1.545 - 1.811)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_clock_counter_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y57.SR      net (fanout=602)      6.258   rst_read_sync
    SLICE_X72Y57.CLK     Trck                  0.209   drs_clock_counter_tmp<3>
                                                       drs_clock_counter_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      6.858ns (0.600ns logic, 6.258ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X80Y94.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (0.951 - 0.761)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y95.AQ      Tcko                  0.200   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X80Y94.AX      net (fanout=1)        0.198   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X80Y94.CLK     Tckdi       (-Th)    -0.048   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X89Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.982 - 0.790)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y99.AQ      Tcko                  0.200   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X89Y98.AX      net (fanout=1)        0.189   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X89Y98.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.259ns logic, 0.189ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X89Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.983 - 0.794)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.BQ      Tcko                  0.200   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X89Y81.DX      net (fanout=1)        0.190   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X89Y81.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.259ns logic, 0.190ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.976ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_5 (SLICE_X41Y183.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.367ns (2.546 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout1_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q3    Tickq                 0.728   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X41Y183.BX     net (fanout=1)        4.517   adc_ddrout1<5>
    SLICE_X41Y183.CLK    Tdick                 0.063   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (0.791ns logic, 4.517ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_6 (SLICE_X41Y183.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[6].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.367ns (2.546 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[6].IDDR2_AD9222 to adc_ddrout1_ir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y173.Q3     Tickq                 0.728   adc_ddrout1<6>
                                                       ADC_IF_GEN_TL[6].IDDR2_AD9222
    SLICE_X41Y183.CX     net (fanout=1)        4.499   adc_ddrout1<6>
    SLICE_X41Y183.CLK    Tdick                 0.063   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_6
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (0.791ns logic, 4.499ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_7 (SLICE_X41Y183.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.367ns (2.546 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout1_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q3    Tickq                 0.728   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X41Y183.DX     net (fanout=1)        4.380   adc_ddrout1<7>
    SLICE_X41Y183.CLK    Tdick                 0.063   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (0.791ns logic, 4.380ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_fcoddrout1_ir (SLICE_X42Y186.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDDR2_ADCFCO (FF)
  Destination:          adc_fcoddrout1_ir (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.608ns (Levels of Logic = 0)
  Clock Path Skew:      1.554ns (2.961 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: IDDR2_ADCFCO to adc_fcoddrout1_ir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y173.Q3    Tickq                 0.685   adc_fcoddrout1
                                                       IDDR2_ADCFCO
    SLICE_X42Y186.AX     net (fanout=1)        0.816   adc_fcoddrout1
    SLICE_X42Y186.CLK    Tckdi       (-Th)    -0.107   adc_fcoddrout1_ir
                                                       adc_fcoddrout1_ir
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.792ns logic, 0.816ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_4 (SLICE_X41Y183.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[4].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 0)
  Clock Path Skew:      1.548ns (2.955 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TL[4].IDDR2_AD9222 to adc_ddrout1_ir_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y175.Q3    Tickq                 0.685   adc_ddrout1<4>
                                                       ADC_IF_GEN_TL[4].IDDR2_AD9222
    SLICE_X41Y183.AX     net (fanout=1)        0.940   adc_ddrout1<4>
    SLICE_X41Y183.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_4
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.733ns logic, 0.940ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_3 (SLICE_X70Y187.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[3].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 0)
  Clock Path Skew:      1.324ns (2.335 - 1.011)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TR[3].IDDR2_AD9222 to adc_ddrout1_ir_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X17Y173.Q3    Tickq                 0.685   adc_ddrout1<3>
                                                       ADC_IF_GEN_TR[3].IDDR2_AD9222
    SLICE_X70Y187.DX     net (fanout=1)        0.726   adc_ddrout1<3>
    SLICE_X70Y187.CLK    Tckdi       (-Th)    -0.050   adc_ddrout1_ir<3>
                                                       adc_ddrout1_ir_3
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (0.735ns logic, 0.726ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X36Y164.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X36Y164.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.487ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_P_5 (SLICE_X54Y106.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_5_P_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.283ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.267 - 0.286)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_5_P_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y107.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X53Y107.A1     net (fanout=1)        0.991   drs_sampfreq_TenMreg_4_C_4
    SLICE_X53Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X43Y117.A3     net (fanout=1)        1.525   drs_sampfreq_TenMreg_4
    SLICE_X43Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X43Y117.C2     net (fanout=4)        0.443   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X43Y117.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X55Y107.A3     net (fanout=15)       2.147   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X55Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X54Y106.AX     net (fanout=2)        0.560   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X54Y106.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    -------------------------------------------------  ---------------------------
    Total                                      7.283ns (1.617ns logic, 5.666ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_P_4 (FF)
  Destination:          drs_sampfreq_TenMreg_5_P_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.267 - 0.286)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_P_4 to drs_sampfreq_TenMreg_5_P_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    SLICE_X53Y107.A5     net (fanout=1)        0.787   drs_sampfreq_TenMreg_4_P_4
    SLICE_X53Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X43Y117.A3     net (fanout=1)        1.525   drs_sampfreq_TenMreg_4
    SLICE_X43Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X43Y117.C2     net (fanout=4)        0.443   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X43Y117.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X55Y107.A3     net (fanout=15)       2.147   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X55Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X54Y106.AX     net (fanout=2)        0.560   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X54Y106.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (1.673ns logic, 5.462ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_P_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.125ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.146 - 0.158)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_5_P_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y107.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X55Y107.A1     net (fanout=1)        1.035   drs_sampfreq_TenMreg_5_C_5
    SLICE_X55Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X43Y117.A6     net (fanout=1)        1.323   drs_sampfreq_TenMreg_5
    SLICE_X43Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X43Y117.C2     net (fanout=4)        0.443   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X43Y117.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X55Y107.A3     net (fanout=15)       2.147   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X55Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X54Y106.AX     net (fanout=2)        0.560   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X54Y106.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    -------------------------------------------------  ---------------------------
    Total                                      7.125ns (1.617ns logic, 5.508ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_P_4 (SLICE_X52Y107.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_P_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.136ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.149 - 0.158)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y107.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X53Y107.A1     net (fanout=1)        0.991   drs_sampfreq_TenMreg_4_C_4
    SLICE_X53Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X43Y117.A3     net (fanout=1)        1.525   drs_sampfreq_TenMreg_4
    SLICE_X43Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X43Y117.C2     net (fanout=4)        0.443   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X43Y117.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X53Y107.A4     net (fanout=15)       1.943   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X53Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X52Y107.AX     net (fanout=2)        0.667   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X52Y107.CLK    Tdick                 0.086   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      7.136ns (1.567ns logic, 5.569ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_4_P_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.272 - 0.284)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y107.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X55Y107.A1     net (fanout=1)        1.035   drs_sampfreq_TenMreg_5_C_5
    SLICE_X55Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X43Y117.A6     net (fanout=1)        1.323   drs_sampfreq_TenMreg_5
    SLICE_X43Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X43Y117.C2     net (fanout=4)        0.443   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X43Y117.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X53Y107.A4     net (fanout=15)       1.943   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X53Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X52Y107.AX     net (fanout=2)        0.667   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X52Y107.CLK    Tdick                 0.086   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (1.567ns logic, 5.411ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_P_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_P_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.988ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_P_4 to drs_sampfreq_TenMreg_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    SLICE_X53Y107.A5     net (fanout=1)        0.787   drs_sampfreq_TenMreg_4_P_4
    SLICE_X53Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X43Y117.A3     net (fanout=1)        1.525   drs_sampfreq_TenMreg_4
    SLICE_X43Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X43Y117.C2     net (fanout=4)        0.443   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X43Y117.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X53Y107.A4     net (fanout=15)       1.943   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X53Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X52Y107.AX     net (fanout=2)        0.667   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X52Y107.CLK    Tdick                 0.086   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      6.988ns (1.623ns logic, 5.365ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_C_5 (SLICE_X55Y107.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_5_C_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.031ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.270 - 0.286)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_5_C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y107.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X53Y107.A1     net (fanout=1)        0.991   drs_sampfreq_TenMreg_4_C_4
    SLICE_X53Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X43Y117.A3     net (fanout=1)        1.525   drs_sampfreq_TenMreg_4
    SLICE_X43Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X43Y117.C2     net (fanout=4)        0.443   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X43Y117.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X55Y107.A3     net (fanout=15)       2.147   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X55Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X55Y107.AX     net (fanout=2)        0.381   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X55Y107.CLK    Tdick                 0.063   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (1.544ns logic, 5.487ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_P_4 (FF)
  Destination:          drs_sampfreq_TenMreg_5_C_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.883ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.270 - 0.286)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_P_4 to drs_sampfreq_TenMreg_5_C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    SLICE_X53Y107.A5     net (fanout=1)        0.787   drs_sampfreq_TenMreg_4_P_4
    SLICE_X53Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X43Y117.A3     net (fanout=1)        1.525   drs_sampfreq_TenMreg_4
    SLICE_X43Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X43Y117.C2     net (fanout=4)        0.443   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X43Y117.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X55Y107.A3     net (fanout=15)       2.147   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X55Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X55Y107.AX     net (fanout=2)        0.381   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X55Y107.CLK    Tdick                 0.063   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    -------------------------------------------------  ---------------------------
    Total                                      6.883ns (1.600ns logic, 5.283ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_C_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_5_C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y107.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X55Y107.A1     net (fanout=1)        1.035   drs_sampfreq_TenMreg_5_C_5
    SLICE_X55Y107.A      Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X43Y117.A6     net (fanout=1)        1.323   drs_sampfreq_TenMreg_5
    SLICE_X43Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X43Y117.C2     net (fanout=4)        0.443   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X43Y117.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_C_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X55Y107.A3     net (fanout=15)       2.147   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X55Y107.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X55Y107.AX     net (fanout=2)        0.381   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X55Y107.CLK    Tdick                 0.063   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (1.544ns logic, 5.329ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X48Y113.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y113.AQ     Tcko                  0.234   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X48Y113.A6     net (fanout=2)        0.021   drs_refclkTenM
    SLICE_X48Y113.CLK    Tah         (-Th)    -0.197   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.431ns logic, 0.021ns route)
                                                       (95.4% logic, 4.6% route)

--------------------------------------------------------------------------------

Paths for end point TenMHz_counter_tmp_31 (SLICE_X80Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TenMHz_counter_tmp_31 (FF)
  Destination:          TenMHz_counter_tmp_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TenMHz_counter_tmp_31 to TenMHz_counter_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y59.DQ      Tcko                  0.200   TenMHz_counter_tmp<31>
                                                       TenMHz_counter_tmp_31
    SLICE_X80Y59.D6      net (fanout=2)        0.022   TenMHz_counter_tmp<31>
    SLICE_X80Y59.CLK     Tah         (-Th)    -0.237   TenMHz_counter_tmp<31>
                                                       Mcount_TenMHz_counter_tmp_lut<31>
                                                       Mcount_TenMHz_counter_tmp_xor<31>
                                                       TenMHz_counter_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM_c_7 (SLICE_X42Y118.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM_c_7 (FF)
  Destination:          drs_refclkTenM_c_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM_c_7 to drs_refclkTenM_c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y118.DQ     Tcko                  0.200   drs_refclkTenM_c<7>
                                                       drs_refclkTenM_c_7
    SLICE_X42Y118.D6     net (fanout=2)        0.022   drs_refclkTenM_c<7>
    SLICE_X42Y118.CLK    Tah         (-Th)    -0.237   drs_refclkTenM_c<7>
                                                       Mcount_drs_refclkTenM_c_lut<7>
                                                       Mcount_drs_refclkTenM_c_xor<7>
                                                       drs_refclkTenM_c_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: TenMHz_counter_tmp<3>/CLK
  Logical resource: TenMHz_counter_tmp_0/CK
  Location pin: SLICE_X80Y52.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: TenMHz_counter_tmp<3>/SR
  Logical resource: TenMHz_counter_tmp_0/SR
  Location pin: SLICE_X80Y52.SR
  Clock network: rst_read_sync
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.812ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y95.C5      net (fanout=602)      2.419   rst_read_sync
    SLICE_X62Y95.CMUX    Tilo                  0.261   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X62Y96.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    SLICE_X62Y96.CLK     Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (0.867ns logic, 2.945ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X62Y95.C2      net (fanout=4)        1.087   rbcp_reg/regXCDData<6>
    SLICE_X62Y95.CMUX    Tilo                  0.261   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X62Y96.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    SLICE_X62Y96.CLK     Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.480ns (0.867ns logic, 1.613ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.169ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.330ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y95.C5      net (fanout=602)      2.419   rst_read_sync
    SLICE_X62Y95.C       Tilo                  0.204   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1
    SLICE_X62Y96.CLK     net (fanout=2)        0.316   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (0.595ns logic, 2.735ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.501ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.998ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X62Y95.C2      net (fanout=4)        1.087   rbcp_reg/regXCDData<6>
    SLICE_X62Y95.C       Tilo                  0.204   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1
    SLICE_X62Y96.CLK     net (fanout=2)        0.316   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.595ns logic, 1.403ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X62Y95.C2      net (fanout=4)        0.656   rbcp_reg/regXCDData<6>
    SLICE_X62Y95.CMUX    Tilo                  0.191   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X62Y96.SR      net (fanout=2)        0.299   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    SLICE_X62Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.474ns logic, 0.955ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.267ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y95.C5      net (fanout=602)      1.494   rst_read_sync
    SLICE_X62Y95.CMUX    Tilo                  0.191   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X62Y96.SR      net (fanout=2)        0.299   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    SLICE_X62Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (0.474ns logic, 1.793ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.154ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X62Y95.C2      net (fanout=4)        0.656   rbcp_reg/regXCDData<6>
    SLICE_X62Y95.C       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1
    SLICE_X62Y96.CLK     net (fanout=2)        0.144   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.354ns logic, 0.800ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.992ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.992ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y95.C5      net (fanout=602)      1.494   rst_read_sync
    SLICE_X62Y95.C       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1
    SLICE_X62Y96.CLK     net (fanout=2)        0.144   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o
    -------------------------------------------------  ---------------------------
    Total                                      1.992ns (0.354ns logic, 1.638ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.419ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X68Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.080ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.419ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y91.B5      net (fanout=602)      3.004   rst_read_sync
    SLICE_X66Y91.B       Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1
    SLICE_X68Y91.CLK     net (fanout=2)        0.821   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (0.594ns logic, 3.825ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.703ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X66Y91.B2      net (fanout=4)        1.381   rbcp_reg/regXCDData<3>
    SLICE_X66Y91.B       Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1
    SLICE_X68Y91.CLK     net (fanout=2)        0.821   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.594ns logic, 2.202ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X68Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y91.B5      net (fanout=602)      3.004   rst_read_sync
    SLICE_X66Y91.BMUX    Tilo                  0.261   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X68Y91.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    SLICE_X68Y91.CLK     Trck                  0.230   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (0.882ns logic, 3.525ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X66Y91.B2      net (fanout=4)        1.381   rbcp_reg/regXCDData<3>
    SLICE_X66Y91.BMUX    Tilo                  0.261   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X68Y91.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    SLICE_X68Y91.CLK     Trck                  0.230   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.882ns logic, 1.902ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X68Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.558ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X66Y91.B2      net (fanout=4)        0.783   rbcp_reg/regXCDData<3>
    SLICE_X66Y91.BMUX    Tilo                  0.191   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X68Y91.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    SLICE_X68Y91.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.496ns logic, 1.062ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y91.B5      net (fanout=602)      1.872   rst_read_sync
    SLICE_X66Y91.BMUX    Tilo                  0.191   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X68Y91.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    SLICE_X68Y91.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (0.496ns logic, 2.151ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X68Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.567ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.567ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X66Y91.B2      net (fanout=4)        0.783   rbcp_reg/regXCDData<3>
    SLICE_X66Y91.B       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1
    SLICE_X68Y91.CLK     net (fanout=2)        0.430   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.354ns logic, 1.213ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X68Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.656ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      2.656ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y91.B5      net (fanout=602)      1.872   rst_read_sync
    SLICE_X66Y91.B       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1
    SLICE_X68Y91.CLK     net (fanout=2)        0.430   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (0.354ns logic, 2.302ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.745ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X65Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.745ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y95.D4      net (fanout=602)      2.493   rst_read_sync
    SLICE_X64Y95.DMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X65Y95.SR      net (fanout=2)        0.330   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    SLICE_X65Y95.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (0.922ns logic, 2.823ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X64Y95.D1      net (fanout=4)        1.216   rbcp_reg/regXCDData<5>
    SLICE_X64Y95.DMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X65Y95.SR      net (fanout=2)        0.330   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    SLICE_X65Y95.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (0.922ns logic, 1.546ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X65Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.936ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.563ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y95.D4      net (fanout=602)      2.493   rst_read_sync
    SLICE_X64Y95.D       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1
    SLICE_X65Y95.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (0.596ns logic, 2.967ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.213ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.286ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X64Y95.D1      net (fanout=4)        1.216   rbcp_reg/regXCDData<5>
    SLICE_X64Y95.D       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1
    SLICE_X65Y95.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.596ns logic, 1.690ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X65Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.427ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X64Y95.D1      net (fanout=4)        0.724   rbcp_reg/regXCDData<5>
    SLICE_X64Y95.DMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X65Y95.SR      net (fanout=2)        0.167   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    SLICE_X65Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.536ns logic, 0.891ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.261ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y95.D4      net (fanout=602)      1.558   rst_read_sync
    SLICE_X64Y95.DMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X65Y95.SR      net (fanout=2)        0.167   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    SLICE_X65Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (0.536ns logic, 1.725ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X65Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.355ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X64Y95.D1      net (fanout=4)        0.724   rbcp_reg/regXCDData<5>
    SLICE_X64Y95.D       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1
    SLICE_X65Y95.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.340ns logic, 1.015ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X65Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.189ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y95.D4      net (fanout=602)      1.558   rst_read_sync
    SLICE_X64Y95.D       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1
    SLICE_X65Y95.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.340ns logic, 1.849ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.033ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X65Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.033ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y94.C5      net (fanout=602)      2.580   rst_read_sync
    SLICE_X62Y94.CMUX    Tilo                  0.261   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X65Y94.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    SLICE_X65Y94.CLK     Trck                  0.280   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (0.932ns logic, 3.101ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X62Y94.C3      net (fanout=4)        0.762   rbcp_reg/regXCDData<4>
    SLICE_X62Y94.CMUX    Tilo                  0.261   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X65Y94.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    SLICE_X65Y94.CLK     Trck                  0.280   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (0.932ns logic, 1.283ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X65Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.831ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.668ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y94.C5      net (fanout=602)      2.580   rst_read_sync
    SLICE_X62Y94.C       Tilo                  0.204   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1
    SLICE_X65Y94.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (0.595ns logic, 3.073ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.649ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X62Y94.C3      net (fanout=4)        0.762   rbcp_reg/regXCDData<4>
    SLICE_X62Y94.C       Tilo                  0.204   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1
    SLICE_X65Y94.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.595ns logic, 1.255ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X65Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X62Y94.C3      net (fanout=4)        0.452   rbcp_reg/regXCDData<4>
    SLICE_X62Y94.CMUX    Tilo                  0.191   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X65Y94.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    SLICE_X65Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.544ns logic, 0.731ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.414ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y94.C5      net (fanout=602)      1.591   rst_read_sync
    SLICE_X62Y94.CMUX    Tilo                  0.191   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X65Y94.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    SLICE_X65Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.414ns (0.544ns logic, 1.870ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X65Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.075ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.075ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X62Y94.C3      net (fanout=4)        0.452   rbcp_reg/regXCDData<4>
    SLICE_X62Y94.C       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1
    SLICE_X65Y94.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.354ns logic, 0.721ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X65Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.214ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y94.C5      net (fanout=602)      1.591   rst_read_sync
    SLICE_X62Y94.C       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1
    SLICE_X65Y94.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.354ns logic, 1.860ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.084ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y91.C3      net (fanout=602)      3.331   rst_read_sync
    SLICE_X73Y91.CMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X72Y91.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    SLICE_X72Y91.CLK     Trck                  0.230   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (0.934ns logic, 4.150ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X73Y91.C4      net (fanout=4)        1.686   rbcp_reg/regXCDData<0>
    SLICE_X73Y91.CMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X72Y91.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    SLICE_X72Y91.CLK     Trck                  0.230   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (0.934ns logic, 2.505ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.211ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.288ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y91.C3      net (fanout=602)      3.331   rst_read_sync
    SLICE_X73Y91.C       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1
    SLICE_X72Y91.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (0.650ns logic, 3.638ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.856ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.643ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X73Y91.C4      net (fanout=4)        1.686   rbcp_reg/regXCDData<0>
    SLICE_X73Y91.C       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1
    SLICE_X72Y91.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.650ns logic, 1.993ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.873ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X73Y91.C4      net (fanout=4)        0.938   rbcp_reg/regXCDData<0>
    SLICE_X73Y91.CMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X72Y91.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    SLICE_X72Y91.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (0.508ns logic, 1.365ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.022ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y91.C3      net (fanout=602)      2.087   rst_read_sync
    SLICE_X73Y91.CMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X72Y91.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    SLICE_X72Y91.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (0.508ns logic, 2.514ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.454ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.454ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X73Y91.C4      net (fanout=4)        0.938   rbcp_reg/regXCDData<0>
    SLICE_X73Y91.C       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1
    SLICE_X72Y91.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.354ns logic, 1.100ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.603ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y91.C3      net (fanout=602)      2.087   rst_read_sync
    SLICE_X73Y91.C       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1
    SLICE_X72Y91.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.354ns logic, 2.249ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.146ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X69Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y90.C4      net (fanout=602)      3.376   rst_read_sync
    SLICE_X68Y90.CMUX    Tilo                  0.251   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X69Y90.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    SLICE_X69Y90.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (0.922ns logic, 4.224ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X68Y90.C5      net (fanout=4)        1.077   rbcp_reg/regXCDData<2>
    SLICE_X68Y90.CMUX    Tilo                  0.251   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X69Y90.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    SLICE_X69Y90.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.922ns logic, 1.925ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X69Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.053ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.446ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y90.C4      net (fanout=602)      3.376   rst_read_sync
    SLICE_X68Y90.C       Tilo                  0.205   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1
    SLICE_X69Y90.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (0.596ns logic, 3.850ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.352ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X68Y90.C5      net (fanout=4)        1.077   rbcp_reg/regXCDData<2>
    SLICE_X68Y90.C       Tilo                  0.205   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1
    SLICE_X69Y90.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.596ns logic, 1.551ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X69Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X68Y90.C5      net (fanout=4)        0.627   rbcp_reg/regXCDData<2>
    SLICE_X68Y90.CMUX    Tilo                  0.183   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X69Y90.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    SLICE_X69Y90.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.536ns logic, 1.063ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.034ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y90.C4      net (fanout=602)      2.062   rst_read_sync
    SLICE_X68Y90.CMUX    Tilo                  0.183   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X69Y90.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    SLICE_X69Y90.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.536ns logic, 2.498ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X69Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.258ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      1.258ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X68Y90.C5      net (fanout=4)        0.627   rbcp_reg/regXCDData<2>
    SLICE_X68Y90.C       Tilo                  0.142   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1
    SLICE_X69Y90.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.340ns logic, 0.918ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X69Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.693ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      2.693ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y90.C4      net (fanout=602)      2.062   rst_read_sync
    SLICE_X68Y90.C       Tilo                  0.142   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1
    SLICE_X69Y90.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (0.340ns logic, 2.353ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.918ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X68Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.918ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y92.C5      net (fanout=602)      3.164   rst_read_sync
    SLICE_X69Y92.CMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X68Y92.SR      net (fanout=2)        0.820   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    SLICE_X68Y92.CLK     Trck                  0.230   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (0.934ns logic, 3.984ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X69Y92.C4      net (fanout=4)        1.591   rbcp_reg/regXCDData<1>
    SLICE_X69Y92.CMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X68Y92.SR      net (fanout=2)        0.820   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    SLICE_X68Y92.CLK     Trck                  0.230   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (0.934ns logic, 2.411ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X68Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.378ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.121ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y92.C5      net (fanout=602)      3.164   rst_read_sync
    SLICE_X69Y92.C       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1
    SLICE_X68Y92.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (0.650ns logic, 3.471ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.951ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.548ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X69Y92.C4      net (fanout=4)        1.591   rbcp_reg/regXCDData<1>
    SLICE_X69Y92.C       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1
    SLICE_X68Y92.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.650ns logic, 1.898ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X68Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.853ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X69Y92.C4      net (fanout=4)        0.917   rbcp_reg/regXCDData<1>
    SLICE_X69Y92.CMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X68Y92.SR      net (fanout=2)        0.428   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    SLICE_X68Y92.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.508ns logic, 1.345ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y92.C5      net (fanout=602)      1.958   rst_read_sync
    SLICE_X69Y92.CMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X68Y92.SR      net (fanout=2)        0.428   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    SLICE_X68Y92.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.508ns logic, 2.386ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X68Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.433ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      1.433ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X69Y92.C4      net (fanout=4)        0.917   rbcp_reg/regXCDData<1>
    SLICE_X69Y92.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1
    SLICE_X68Y92.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.354ns logic, 1.079ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X68Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.474ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      2.474ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y92.C5      net (fanout=602)      1.958   rst_read_sync
    SLICE_X69Y92.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1
    SLICE_X68Y92.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.354ns logic, 2.120ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.607ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X78Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y87.B4      net (fanout=602)      4.000   rst_read_sync
    SLICE_X76Y87.BMUX    Tilo                  0.251   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X78Y87.SR      net (fanout=2)        0.750   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    SLICE_X78Y87.CLK     Trck                  0.215   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (0.857ns logic, 4.750ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.079ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X76Y87.B5      net (fanout=4)        1.472   rbcp_reg/regXCEData<5>
    SLICE_X76Y87.BMUX    Tilo                  0.251   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X78Y87.SR      net (fanout=2)        0.750   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    SLICE_X78Y87.CLK     Trck                  0.215   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.857ns logic, 2.222ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X78Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.410ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.089ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y87.B4      net (fanout=602)      4.000   rst_read_sync
    SLICE_X76Y87.B       Tilo                  0.205   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1
    SLICE_X78Y87.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.596ns logic, 4.493ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.938ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X76Y87.B5      net (fanout=4)        1.472   rbcp_reg/regXCEData<5>
    SLICE_X76Y87.B       Tilo                  0.205   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1
    SLICE_X78Y87.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.596ns logic, 1.965ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X78Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.792ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X76Y87.B5      net (fanout=4)        0.912   rbcp_reg/regXCEData<5>
    SLICE_X76Y87.BMUX    Tilo                  0.183   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X78Y87.SR      net (fanout=2)        0.414   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    SLICE_X78Y87.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.466ns logic, 1.326ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y87.B4      net (fanout=602)      2.529   rst_read_sync
    SLICE_X76Y87.BMUX    Tilo                  0.183   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X78Y87.SR      net (fanout=2)        0.414   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    SLICE_X78Y87.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (0.466ns logic, 2.943ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X78Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.521ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.521ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X76Y87.B5      net (fanout=4)        0.912   rbcp_reg/regXCEData<5>
    SLICE_X76Y87.B       Tilo                  0.142   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1
    SLICE_X78Y87.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.340ns logic, 1.181ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X78Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.138ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      3.138ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y87.B4      net (fanout=602)      2.529   rst_read_sync
    SLICE_X76Y87.B       Tilo                  0.142   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1
    SLICE_X78Y87.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.340ns logic, 2.798ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.946ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X73Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y89.B5      net (fanout=602)      3.426   rst_read_sync
    SLICE_X69Y89.BMUX    Tilo                  0.313   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X73Y89.SR      net (fanout=2)        0.536   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    SLICE_X73Y89.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (0.984ns logic, 3.962ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X69Y89.B1      net (fanout=4)        1.560   rbcp_reg/regXCEData<7>
    SLICE_X69Y89.BMUX    Tilo                  0.313   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X73Y89.SR      net (fanout=2)        0.536   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    SLICE_X73Y89.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (0.984ns logic, 2.096ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X73Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.889ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.610ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y89.B5      net (fanout=602)      3.426   rst_read_sync
    SLICE_X69Y89.B       Tilo                  0.259   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1
    SLICE_X73Y89.CLK     net (fanout=2)        0.534   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      4.610ns (0.650ns logic, 3.960ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.755ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.744ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X69Y89.B1      net (fanout=4)        1.560   rbcp_reg/regXCEData<7>
    SLICE_X69Y89.B       Tilo                  0.259   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1
    SLICE_X73Y89.CLK     net (fanout=2)        0.534   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (0.650ns logic, 2.094ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X73Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.855ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X69Y89.B1      net (fanout=4)        0.991   rbcp_reg/regXCEData<7>
    SLICE_X69Y89.BMUX    Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X73Y89.SR      net (fanout=2)        0.308   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    SLICE_X73Y89.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.556ns logic, 1.299ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.989ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.989ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y89.B5      net (fanout=602)      2.125   rst_read_sync
    SLICE_X69Y89.BMUX    Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X73Y89.SR      net (fanout=2)        0.308   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    SLICE_X73Y89.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.556ns logic, 2.433ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X73Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.649ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.649ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X69Y89.B1      net (fanout=4)        0.991   rbcp_reg/regXCEData<7>
    SLICE_X69Y89.B       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1
    SLICE_X73Y89.CLK     net (fanout=2)        0.304   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (0.354ns logic, 1.295ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X73Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.783ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y89.B5      net (fanout=602)      2.125   rst_read_sync
    SLICE_X69Y89.B       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1
    SLICE_X73Y89.CLK     net (fanout=2)        0.304   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.354ns logic, 2.429ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.230ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y88.C5      net (fanout=602)      3.747   rst_read_sync
    SLICE_X75Y88.CMUX    Tilo                  0.313   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X79Y88.SR      net (fanout=2)        0.499   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    SLICE_X79Y88.CLK     Trck                  0.280   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (0.984ns logic, 4.246ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X75Y88.C3      net (fanout=4)        1.588   rbcp_reg/regXCEData<6>
    SLICE_X75Y88.CMUX    Tilo                  0.313   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X79Y88.SR      net (fanout=2)        0.499   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    SLICE_X79Y88.CLK     Trck                  0.280   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (0.984ns logic, 2.087ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.568ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.931ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y88.C5      net (fanout=602)      3.747   rst_read_sync
    SLICE_X75Y88.C       Tilo                  0.259   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1
    SLICE_X79Y88.CLK     net (fanout=2)        0.534   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (0.650ns logic, 4.281ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.727ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.772ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X75Y88.C3      net (fanout=4)        1.588   rbcp_reg/regXCEData<6>
    SLICE_X75Y88.C       Tilo                  0.259   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1
    SLICE_X79Y88.CLK     net (fanout=2)        0.534   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (0.650ns logic, 2.122ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.804ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X75Y88.C3      net (fanout=4)        1.013   rbcp_reg/regXCEData<6>
    SLICE_X75Y88.CMUX    Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X79Y88.SR      net (fanout=2)        0.235   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    SLICE_X79Y88.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.556ns logic, 1.248ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.164ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y88.C5      net (fanout=602)      2.373   rst_read_sync
    SLICE_X75Y88.CMUX    Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X79Y88.SR      net (fanout=2)        0.235   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    SLICE_X79Y88.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (0.556ns logic, 2.608ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.671ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.671ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X75Y88.C3      net (fanout=4)        1.013   rbcp_reg/regXCEData<6>
    SLICE_X75Y88.C       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1
    SLICE_X79Y88.CLK     net (fanout=2)        0.304   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.354ns logic, 1.317ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.031ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y88.C5      net (fanout=602)      2.373   rst_read_sync
    SLICE_X75Y88.C       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1
    SLICE_X79Y88.CLK     net (fanout=2)        0.304   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.354ns logic, 2.677ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.178ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X73Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y87.B4      net (fanout=602)      3.733   rst_read_sync
    SLICE_X72Y87.BMUX    Tilo                  0.251   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X73Y88.SR      net (fanout=2)        0.523   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    SLICE_X73Y88.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.178ns (0.922ns logic, 4.256ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X72Y87.B2      net (fanout=4)        1.396   rbcp_reg/regXCEData<4>
    SLICE_X72Y87.BMUX    Tilo                  0.251   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X73Y88.SR      net (fanout=2)        0.523   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    SLICE_X73Y88.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (0.922ns logic, 1.919ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X73Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.629ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.870ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y87.B4      net (fanout=602)      3.733   rst_read_sync
    SLICE_X72Y87.B       Tilo                  0.205   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1
    SLICE_X73Y88.CLK     net (fanout=2)        0.541   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o
    -------------------------------------------------  ---------------------------
    Total                                      4.870ns (0.596ns logic, 4.274ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.966ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.533ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X72Y87.B2      net (fanout=4)        1.396   rbcp_reg/regXCEData<4>
    SLICE_X72Y87.B       Tilo                  0.205   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1
    SLICE_X73Y88.CLK     net (fanout=2)        0.541   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (0.596ns logic, 1.937ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X73Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.652ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X72Y87.B2      net (fanout=4)        0.820   rbcp_reg/regXCEData<4>
    SLICE_X72Y87.BMUX    Tilo                  0.183   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X73Y88.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    SLICE_X73Y88.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (0.536ns logic, 1.116ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y87.B4      net (fanout=602)      2.314   rst_read_sync
    SLICE_X72Y87.BMUX    Tilo                  0.183   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X73Y88.SR      net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    SLICE_X73Y88.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.536ns logic, 2.610ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X73Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.438ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.438ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X72Y87.B2      net (fanout=4)        0.820   rbcp_reg/regXCEData<4>
    SLICE_X72Y87.B       Tilo                  0.142   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1
    SLICE_X73Y88.CLK     net (fanout=2)        0.278   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.340ns logic, 1.098ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X73Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.932ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      2.932ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y87.B4      net (fanout=602)      2.314   rst_read_sync
    SLICE_X72Y87.B       Tilo                  0.142   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1
    SLICE_X73Y88.CLK     net (fanout=2)        0.278   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.340ns logic, 2.592ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.964ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y89.B5      net (fanout=602)      3.559   rst_read_sync
    SLICE_X77Y89.BMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X76Y90.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    SLICE_X76Y90.CLK     Trck                  0.230   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.934ns logic, 4.030ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X77Y89.B4      net (fanout=4)        1.553   rbcp_reg/regXCEData<3>
    SLICE_X77Y89.BMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X76Y90.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    SLICE_X76Y90.CLK     Trck                  0.230   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (0.934ns logic, 2.024ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.769ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.730ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y89.B5      net (fanout=602)      3.559   rst_read_sync
    SLICE_X77Y89.B       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1
    SLICE_X76Y90.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (0.650ns logic, 4.080ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.775ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.724ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X77Y89.B4      net (fanout=4)        1.553   rbcp_reg/regXCEData<3>
    SLICE_X77Y89.B       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1
    SLICE_X76Y90.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.650ns logic, 2.074ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.669ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X77Y89.B4      net (fanout=4)        0.897   rbcp_reg/regXCEData<3>
    SLICE_X77Y89.BMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X76Y90.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    SLICE_X76Y90.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (0.508ns logic, 1.161ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.022ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y89.B5      net (fanout=602)      2.250   rst_read_sync
    SLICE_X77Y89.BMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X76Y90.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    SLICE_X76Y90.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (0.508ns logic, 2.514ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.509ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.509ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X77Y89.B4      net (fanout=4)        0.897   rbcp_reg/regXCEData<3>
    SLICE_X77Y89.B       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1
    SLICE_X76Y90.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (0.354ns logic, 1.155ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y90.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.862ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      2.862ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y89.B5      net (fanout=602)      2.250   rst_read_sync
    SLICE_X77Y89.B       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1
    SLICE_X76Y90.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (0.354ns logic, 2.508ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.951ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X71Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y89.A1      net (fanout=602)      3.523   rst_read_sync
    SLICE_X70Y89.AMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X71Y88.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    SLICE_X71Y88.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.951ns (0.932ns logic, 4.019ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X70Y89.A5      net (fanout=4)        1.119   rbcp_reg/regXCEData<2>
    SLICE_X70Y89.AMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X71Y88.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    SLICE_X71Y88.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (0.932ns logic, 1.615ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X71Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.096ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.403ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y89.A1      net (fanout=602)      3.523   rst_read_sync
    SLICE_X70Y89.A       Tilo                  0.203   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1
    SLICE_X71Y88.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (0.594ns logic, 3.809ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.500ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.999ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X70Y89.A5      net (fanout=4)        1.119   rbcp_reg/regXCEData<2>
    SLICE_X70Y89.A       Tilo                  0.203   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1
    SLICE_X71Y88.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.594ns logic, 1.405ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X71Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X70Y89.A5      net (fanout=4)        0.637   rbcp_reg/regXCEData<2>
    SLICE_X70Y89.AMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X71Y88.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    SLICE_X71Y88.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.544ns logic, 0.906ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y89.A1      net (fanout=602)      2.208   rst_read_sync
    SLICE_X70Y89.AMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X71Y88.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    SLICE_X71Y88.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.544ns logic, 2.477ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X71Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.105ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.105ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X70Y89.A5      net (fanout=4)        0.637   rbcp_reg/regXCEData<2>
    SLICE_X70Y89.A       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1
    SLICE_X71Y88.CLK     net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.354ns logic, 0.751ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X71Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.676ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      2.676ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y89.A1      net (fanout=602)      2.208   rst_read_sync
    SLICE_X70Y89.A       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1
    SLICE_X71Y88.CLK     net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (0.354ns logic, 2.322ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.313ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X78Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.186ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.313ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y88.B4      net (fanout=602)      3.861   rst_read_sync
    SLICE_X77Y88.B       Tilo                  0.259   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1
    SLICE_X78Y88.CLK     net (fanout=2)        0.802   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (0.650ns logic, 4.663ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.013ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.486ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X77Y88.B2      net (fanout=4)        2.034   rbcp_reg/regXCEData<1>
    SLICE_X77Y88.B       Tilo                  0.259   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1
    SLICE_X78Y88.CLK     net (fanout=2)        0.802   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (0.650ns logic, 2.836ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X78Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y88.B4      net (fanout=602)      3.861   rst_read_sync
    SLICE_X77Y88.BMUX    Tilo                  0.313   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X78Y88.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    SLICE_X78Y88.CLK     Trck                  0.215   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (0.919ns logic, 4.357ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X77Y88.B2      net (fanout=4)        2.034   rbcp_reg/regXCEData<1>
    SLICE_X77Y88.BMUX    Tilo                  0.313   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X78Y88.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    SLICE_X78Y88.CLK     Trck                  0.215   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.919ns logic, 2.530ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X78Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.014ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X77Y88.B2      net (fanout=4)        1.254   rbcp_reg/regXCEData<1>
    SLICE_X77Y88.BMUX    Tilo                  0.203   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X78Y88.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    SLICE_X78Y88.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.014ns (0.486ns logic, 1.528ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y88.B4      net (fanout=602)      2.390   rst_read_sync
    SLICE_X77Y88.BMUX    Tilo                  0.203   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X78Y88.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    SLICE_X78Y88.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.486ns logic, 2.664ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X78Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.045ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      2.045ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X77Y88.B2      net (fanout=4)        1.254   rbcp_reg/regXCEData<1>
    SLICE_X77Y88.B       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1
    SLICE_X78Y88.CLK     net (fanout=2)        0.437   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (0.354ns logic, 1.691ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X78Y88.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.181ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      3.181ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y88.B4      net (fanout=602)      2.390   rst_read_sync
    SLICE_X77Y88.B       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1
    SLICE_X78Y88.CLK     net (fanout=2)        0.437   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (0.354ns logic, 2.827ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.705ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X39Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_787_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X39Y115.A4     net (fanout=899)      3.244   rst_sync
    SLICE_X39Y115.AMUX   Tilo                  0.313   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X39Y115.SR     net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[7]_AND_788_o
    SLICE_X39Y115.CLK    Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.984ns logic, 3.721ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_787_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.DQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X39Y115.A3     net (fanout=5)        1.858   rbcp_reg/regX94Data<7>
    SLICE_X39Y115.AMUX   Tilo                  0.313   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X39Y115.SR     net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[7]_AND_788_o
    SLICE_X39Y115.CLK    Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.001ns logic, 2.335ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X39Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.422ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X39Y115.A4     net (fanout=899)      3.244   rst_sync
    SLICE_X39Y115.A      Tilo                  0.259   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_787_o1
    SLICE_X39Y115.CLK    net (fanout=2)        0.684   rst_DRS_SAMP_FREQ[7]_AND_787_o
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (0.650ns logic, 3.928ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.791ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.DQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X39Y115.A3     net (fanout=5)        1.858   rbcp_reg/regX94Data<7>
    SLICE_X39Y115.A      Tilo                  0.259   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_787_o1
    SLICE_X39Y115.CLK    net (fanout=2)        0.684   rst_DRS_SAMP_FREQ[7]_AND_787_o
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (0.667ns logic, 2.542ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X39Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.986ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.986ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_787_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.DQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X39Y115.A3     net (fanout=5)        1.132   rbcp_reg/regX94Data<7>
    SLICE_X39Y115.AMUX   Tilo                  0.203   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X39Y115.SR     net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[7]_AND_788_o
    SLICE_X39Y115.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.986ns (0.558ns logic, 1.428ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_787_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X39Y115.A4     net (fanout=899)      1.948   rst_sync
    SLICE_X39Y115.AMUX   Tilo                  0.203   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X39Y115.SR     net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[7]_AND_788_o
    SLICE_X39Y115.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.556ns logic, 2.244ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X39Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.845ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.845ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.DQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X39Y115.A3     net (fanout=5)        1.132   rbcp_reg/regX94Data<7>
    SLICE_X39Y115.A      Tilo                  0.156   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_787_o1
    SLICE_X39Y115.CLK    net (fanout=2)        0.357   rst_DRS_SAMP_FREQ[7]_AND_787_o
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.356ns logic, 1.489ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X39Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.659ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      2.659ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X39Y115.A4     net (fanout=899)      1.948   rst_sync
    SLICE_X39Y115.A      Tilo                  0.156   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_787_o1
    SLICE_X39Y115.CLK    net (fanout=2)        0.357   rst_DRS_SAMP_FREQ[7]_AND_787_o
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.354ns logic, 2.305ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.343ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X36Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_789_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X37Y117.B3     net (fanout=899)      3.109   rst_sync
    SLICE_X37Y117.BMUX   Tilo                  0.313   drs_sampfreq_TenMreg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X36Y117.SR     net (fanout=2)        0.315   rst_DRS_SAMP_FREQ[6]_AND_790_o
    SLICE_X36Y117.CLK    Trck                  0.215   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (0.919ns logic, 3.424ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_789_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X37Y117.B5     net (fanout=5)        1.448   rbcp_reg/regX94Data<6>
    SLICE_X37Y117.BMUX   Tilo                  0.313   drs_sampfreq_TenMreg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X36Y117.SR     net (fanout=2)        0.315   rst_DRS_SAMP_FREQ[6]_AND_790_o
    SLICE_X36Y117.CLK    Trck                  0.215   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.936ns logic, 1.763ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X36Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.931ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X37Y117.B3     net (fanout=899)      3.109   rst_sync
    SLICE_X37Y117.B      Tilo                  0.259   drs_sampfreq_TenMreg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_789_o1
    SLICE_X36Y117.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[6]_AND_789_o
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (0.650ns logic, 3.419ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.575ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.425ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X37Y117.B5     net (fanout=5)        1.448   rbcp_reg/regX94Data<6>
    SLICE_X37Y117.B      Tilo                  0.259   drs_sampfreq_TenMreg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_789_o1
    SLICE_X36Y117.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[6]_AND_789_o
    -------------------------------------------------  ---------------------------
    Total                                      2.425ns (0.667ns logic, 1.758ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X36Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.545ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_789_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X37Y117.B5     net (fanout=5)        0.885   rbcp_reg/regX94Data<6>
    SLICE_X37Y117.BMUX   Tilo                  0.203   drs_sampfreq_TenMreg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X36Y117.SR     net (fanout=2)        0.172   rst_DRS_SAMP_FREQ[6]_AND_790_o
    SLICE_X36Y117.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.488ns logic, 1.057ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_789_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X37Y117.B3     net (fanout=899)      1.897   rst_sync
    SLICE_X37Y117.BMUX   Tilo                  0.203   drs_sampfreq_TenMreg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X36Y117.SR     net (fanout=2)        0.172   rst_DRS_SAMP_FREQ[6]_AND_790_o
    SLICE_X36Y117.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.486ns logic, 2.069ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X36Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.406ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X37Y117.B5     net (fanout=5)        0.885   rbcp_reg/regX94Data<6>
    SLICE_X37Y117.B      Tilo                  0.156   drs_sampfreq_TenMreg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_789_o1
    SLICE_X36Y117.CLK    net (fanout=2)        0.165   rst_DRS_SAMP_FREQ[6]_AND_789_o
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.356ns logic, 1.050ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X36Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.416ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      2.416ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X37Y117.B3     net (fanout=899)      1.897   rst_sync
    SLICE_X37Y117.B      Tilo                  0.156   drs_sampfreq_TenMreg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_789_o1
    SLICE_X36Y117.CLK    net (fanout=2)        0.165   rst_DRS_SAMP_FREQ[6]_AND_789_o
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.354ns logic, 2.062ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.522ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X37Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_795_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X36Y118.A3     net (fanout=899)      3.276   rst_sync
    SLICE_X36Y118.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X37Y119.SR     net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[3]_AND_796_o
    SLICE_X37Y119.CLK    Trck                  0.280   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.932ns logic, 3.590ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_795_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X36Y118.A1     net (fanout=5)        2.022   rbcp_reg/regX94Data<3>
    SLICE_X36Y118.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X37Y119.SR     net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[3]_AND_796_o
    SLICE_X37Y119.CLK    Trck                  0.280   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.988ns logic, 2.336ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X37Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.663ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X36Y118.A3     net (fanout=899)      3.276   rst_sync
    SLICE_X36Y118.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_795_o1
    SLICE_X37Y119.CLK    net (fanout=2)        0.467   rst_DRS_SAMP_FREQ[3]_AND_795_o
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (0.594ns logic, 3.743ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.861ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.139ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X36Y118.A1     net (fanout=5)        2.022   rbcp_reg/regX94Data<3>
    SLICE_X36Y118.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_795_o1
    SLICE_X37Y119.CLK    net (fanout=2)        0.467   rst_DRS_SAMP_FREQ[3]_AND_795_o
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (0.650ns logic, 2.489ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X37Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.001ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_795_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X36Y118.A1     net (fanout=5)        1.297   rbcp_reg/regX94Data<3>
    SLICE_X36Y118.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X37Y119.SR     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[3]_AND_796_o
    SLICE_X37Y119.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.580ns logic, 1.421ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.656ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_795_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X36Y118.A3     net (fanout=899)      1.988   rst_sync
    SLICE_X36Y118.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X37Y119.SR     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[3]_AND_796_o
    SLICE_X37Y119.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (0.544ns logic, 2.112ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X37Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.945ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X36Y118.A1     net (fanout=5)        1.297   rbcp_reg/regX94Data<3>
    SLICE_X36Y118.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_795_o1
    SLICE_X37Y119.CLK    net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[3]_AND_795_o
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (0.390ns logic, 1.555ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X37Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.600ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X36Y118.A3     net (fanout=899)      1.988   rst_sync
    SLICE_X36Y118.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_795_o1
    SLICE_X37Y119.CLK    net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[3]_AND_795_o
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (0.354ns logic, 2.246ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.271ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X41Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_791_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X41Y112.A4     net (fanout=899)      2.810   rst_sync
    SLICE_X41Y112.AMUX   Tilo                  0.313   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X41Y112.SR     net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[5]_AND_792_o
    SLICE_X41Y112.CLK    Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (0.984ns logic, 3.287ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_791_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.BQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X41Y112.A2     net (fanout=5)        1.422   rbcp_reg/regX94Data<5>
    SLICE_X41Y112.AMUX   Tilo                  0.313   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X41Y112.SR     net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[5]_AND_792_o
    SLICE_X41Y112.CLK    Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.001ns logic, 1.899ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X41Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.856ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X41Y112.A4     net (fanout=899)      2.810   rst_sync
    SLICE_X41Y112.A      Tilo                  0.259   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_791_o1
    SLICE_X41Y112.CLK    net (fanout=2)        0.684   rst_DRS_SAMP_FREQ[5]_AND_791_o
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (0.650ns logic, 3.494ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.227ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.BQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X41Y112.A2     net (fanout=5)        1.422   rbcp_reg/regX94Data<5>
    SLICE_X41Y112.A      Tilo                  0.259   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_791_o1
    SLICE_X41Y112.CLK    net (fanout=2)        0.684   rst_DRS_SAMP_FREQ[5]_AND_791_o
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.667ns logic, 2.106ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X41Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_791_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.BQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X41Y112.A2     net (fanout=5)        0.918   rbcp_reg/regX94Data<5>
    SLICE_X41Y112.AMUX   Tilo                  0.203   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X41Y112.SR     net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[5]_AND_792_o
    SLICE_X41Y112.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.558ns logic, 1.214ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.537ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_791_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X41Y112.A4     net (fanout=899)      1.685   rst_sync
    SLICE_X41Y112.AMUX   Tilo                  0.203   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X41Y112.SR     net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[5]_AND_792_o
    SLICE_X41Y112.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (0.556ns logic, 1.981ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X41Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.631ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.631ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.BQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X41Y112.A2     net (fanout=5)        0.918   rbcp_reg/regX94Data<5>
    SLICE_X41Y112.A      Tilo                  0.156   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_791_o1
    SLICE_X41Y112.CLK    net (fanout=2)        0.357   rst_DRS_SAMP_FREQ[5]_AND_791_o
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (0.356ns logic, 1.275ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X41Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.396ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X41Y112.A4     net (fanout=899)      1.685   rst_sync
    SLICE_X41Y112.A      Tilo                  0.156   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_791_o1
    SLICE_X41Y112.CLK    net (fanout=2)        0.357   rst_DRS_SAMP_FREQ[5]_AND_791_o
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.354ns logic, 2.042ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.689ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X43Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.311ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X42Y110.A1     net (fanout=899)      3.034   rst_sync
    SLICE_X42Y110.A      Tilo                  0.205   drs_sampfreq_reg_4_P_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_793_o1
    SLICE_X43Y111.CLK    net (fanout=2)        1.059   rst_DRS_SAMP_FREQ[4]_AND_793_o
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (0.596ns logic, 4.093ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.118ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.882ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.AQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X42Y110.A3     net (fanout=5)        1.210   rbcp_reg/regX94Data<4>
    SLICE_X42Y110.A      Tilo                  0.205   drs_sampfreq_reg_4_P_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_793_o1
    SLICE_X43Y111.CLK    net (fanout=2)        1.059   rst_DRS_SAMP_FREQ[4]_AND_793_o
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (0.613ns logic, 2.269ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X43Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_793_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X42Y110.A1     net (fanout=899)      3.034   rst_sync
    SLICE_X42Y110.AMUX   Tilo                  0.251   drs_sampfreq_reg_4_P_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X43Y111.SR     net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[4]_AND_794_o
    SLICE_X43Y111.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (0.922ns logic, 3.348ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_793_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.AQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X42Y110.A3     net (fanout=5)        1.210   rbcp_reg/regX94Data<4>
    SLICE_X42Y110.AMUX   Tilo                  0.251   drs_sampfreq_reg_4_P_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X43Y111.SR     net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[4]_AND_794_o
    SLICE_X43Y111.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (0.939ns logic, 1.524ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X43Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_793_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.AQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X42Y110.A3     net (fanout=5)        0.751   rbcp_reg/regX94Data<4>
    SLICE_X42Y110.AMUX   Tilo                  0.183   drs_sampfreq_reg_4_P_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X43Y111.SR     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[4]_AND_794_o
    SLICE_X43Y111.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.538ns logic, 0.875ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_793_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X42Y110.A1     net (fanout=899)      1.863   rst_sync
    SLICE_X42Y110.AMUX   Tilo                  0.183   drs_sampfreq_reg_4_P_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X43Y111.SR     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[4]_AND_794_o
    SLICE_X43Y111.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.536ns logic, 1.987ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X43Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.822ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.822ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.AQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X42Y110.A3     net (fanout=5)        0.751   rbcp_reg/regX94Data<4>
    SLICE_X42Y110.A      Tilo                  0.142   drs_sampfreq_reg_4_P_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_793_o1
    SLICE_X43Y111.CLK    net (fanout=2)        0.729   rst_DRS_SAMP_FREQ[4]_AND_793_o
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (0.342ns logic, 1.480ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X43Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.932ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      2.932ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X42Y110.A1     net (fanout=899)      1.863   rst_sync
    SLICE_X42Y110.A      Tilo                  0.142   drs_sampfreq_reg_4_P_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_793_o1
    SLICE_X43Y111.CLK    net (fanout=2)        0.729   rst_DRS_SAMP_FREQ[4]_AND_793_o
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.340ns logic, 2.592ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.340ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X39Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_801_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X38Y116.B4     net (fanout=899)      3.088   rst_sync
    SLICE_X38Y116.BMUX   Tilo                  0.251   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X39Y116.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[0]_AND_802_o
    SLICE_X39Y116.CLK    Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (0.922ns logic, 3.418ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_801_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X38Y116.B5     net (fanout=5)        1.329   rbcp_reg/regX94Data<0>
    SLICE_X38Y116.BMUX   Tilo                  0.251   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X39Y116.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[0]_AND_802_o
    SLICE_X39Y116.CLK    Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.978ns logic, 1.659ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X39Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.842ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X38Y116.B4     net (fanout=899)      3.088   rst_sync
    SLICE_X38Y116.B      Tilo                  0.205   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_801_o1
    SLICE_X39Y116.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[0]_AND_801_o
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (0.596ns logic, 3.562ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.545ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.455ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X38Y116.B5     net (fanout=5)        1.329   rbcp_reg/regX94Data<0>
    SLICE_X38Y116.B      Tilo                  0.205   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_801_o1
    SLICE_X39Y116.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[0]_AND_801_o
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (0.652ns logic, 1.803ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X39Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_801_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X38Y116.B5     net (fanout=5)        0.815   rbcp_reg/regX94Data<0>
    SLICE_X38Y116.BMUX   Tilo                  0.183   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X39Y116.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[0]_AND_802_o
    SLICE_X39Y116.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.572ns logic, 0.982ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_801_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X38Y116.B4     net (fanout=899)      1.865   rst_sync
    SLICE_X38Y116.BMUX   Tilo                  0.183   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X39Y116.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[0]_AND_802_o
    SLICE_X39Y116.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (0.536ns logic, 2.032ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X39Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.482ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.482ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X38Y116.B5     net (fanout=5)        0.815   rbcp_reg/regX94Data<0>
    SLICE_X38Y116.B      Tilo                  0.142   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_801_o1
    SLICE_X39Y116.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[0]_AND_801_o
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.376ns logic, 1.106ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X39Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.496ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      2.496ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X38Y116.B4     net (fanout=899)      1.865   rst_sync
    SLICE_X38Y116.B      Tilo                  0.142   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_801_o1
    SLICE_X39Y116.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[0]_AND_801_o
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (0.340ns logic, 2.156ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.973ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X39Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_797_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X40Y119.A4     net (fanout=899)      3.520   rst_sync
    SLICE_X40Y119.AMUX   Tilo                  0.261   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X39Y119.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[2]_AND_798_o
    SLICE_X39Y119.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (0.932ns logic, 4.041ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_797_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X40Y119.A1     net (fanout=5)        1.813   rbcp_reg/regX94Data<2>
    SLICE_X40Y119.AMUX   Tilo                  0.261   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X39Y119.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[2]_AND_798_o
    SLICE_X39Y119.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (0.988ns logic, 2.334ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X39Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.394ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X40Y119.A4     net (fanout=899)      3.520   rst_sync
    SLICE_X40Y119.A      Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_797_o1
    SLICE_X39Y119.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[2]_AND_797_o
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (0.594ns logic, 4.012ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.045ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X40Y119.A1     net (fanout=5)        1.813   rbcp_reg/regX94Data<2>
    SLICE_X40Y119.A      Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_797_o1
    SLICE_X39Y119.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[2]_AND_797_o
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.650ns logic, 2.305ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X39Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.024ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_797_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X40Y119.A1     net (fanout=5)        1.165   rbcp_reg/regX94Data<2>
    SLICE_X40Y119.AMUX   Tilo                  0.191   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X39Y119.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[2]_AND_798_o
    SLICE_X39Y119.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.580ns logic, 1.444ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_797_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X40Y119.A4     net (fanout=899)      2.131   rst_sync
    SLICE_X40Y119.AMUX   Tilo                  0.191   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X39Y119.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[2]_AND_798_o
    SLICE_X39Y119.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.544ns logic, 2.410ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X39Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.823ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      1.823ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X40Y119.A1     net (fanout=5)        1.165   rbcp_reg/regX94Data<2>
    SLICE_X40Y119.A      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_797_o1
    SLICE_X39Y119.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[2]_AND_797_o
    -------------------------------------------------  ---------------------------
    Total                                      1.823ns (0.390ns logic, 1.433ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X39Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.753ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      2.753ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X40Y119.A4     net (fanout=899)      2.131   rst_sync
    SLICE_X40Y119.A      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_797_o1
    SLICE_X39Y119.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[2]_AND_797_o
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.354ns logic, 2.399ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.654ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X41Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_799_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X41Y110.C1     net (fanout=899)      3.014   rst_sync
    SLICE_X41Y110.CMUX   Tilo                  0.313   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X41Y111.SR     net (fanout=2)        0.656   rst_DRS_SAMP_FREQ[1]_AND_800_o
    SLICE_X41Y111.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.984ns logic, 3.670ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_799_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X41Y110.C5     net (fanout=5)        1.041   rbcp_reg/regX94Data<1>
    SLICE_X41Y110.CMUX   Tilo                  0.313   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X41Y111.SR     net (fanout=2)        0.656   rst_DRS_SAMP_FREQ[1]_AND_800_o
    SLICE_X41Y111.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (1.040ns logic, 1.697ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X41Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.050ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X41Y110.C1     net (fanout=899)      3.014   rst_sync
    SLICE_X41Y110.C      Tilo                  0.259   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_799_o1
    SLICE_X41Y111.CLK    net (fanout=2)        0.286   rst_DRS_SAMP_FREQ[1]_AND_799_o
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (0.650ns logic, 3.300ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.967ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X41Y110.C5     net (fanout=5)        1.041   rbcp_reg/regX94Data<1>
    SLICE_X41Y110.C      Tilo                  0.259   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_799_o1
    SLICE_X41Y111.CLK    net (fanout=2)        0.286   rst_DRS_SAMP_FREQ[1]_AND_799_o
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.706ns logic, 1.327ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X41Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.590ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_799_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X41Y110.C5     net (fanout=5)        0.670   rbcp_reg/regX94Data<1>
    SLICE_X41Y110.CMUX   Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X41Y111.SR     net (fanout=2)        0.328   rst_DRS_SAMP_FREQ[1]_AND_800_o
    SLICE_X41Y111.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.592ns logic, 0.998ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.743ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_799_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X41Y110.C1     net (fanout=899)      1.859   rst_sync
    SLICE_X41Y110.CMUX   Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X41Y111.SR     net (fanout=2)        0.328   rst_DRS_SAMP_FREQ[1]_AND_800_o
    SLICE_X41Y111.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (0.556ns logic, 2.187ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X41Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.174ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X41Y110.C5     net (fanout=5)        0.670   rbcp_reg/regX94Data<1>
    SLICE_X41Y110.C      Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_799_o1
    SLICE_X41Y111.CLK    net (fanout=2)        0.114   rst_DRS_SAMP_FREQ[1]_AND_799_o
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.390ns logic, 0.784ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X41Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.327ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X41Y110.C1     net (fanout=899)      1.859   rst_sync
    SLICE_X41Y110.C      Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_799_o1
    SLICE_X41Y111.CLK    net (fanout=2)        0.114   rst_DRS_SAMP_FREQ[1]_AND_799_o
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.354ns logic, 1.973ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.032ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X40Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X40Y114.A2     net (fanout=12)       1.663   rst_refclk
    SLICE_X40Y114.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X40Y114.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    SLICE_X40Y114.CLK    Trck                  0.215   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.867ns logic, 2.165ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.825ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.DQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X40Y114.A4     net (fanout=5)        1.439   rbcp_reg/regX94Data<7>
    SLICE_X40Y114.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X40Y114.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    SLICE_X40Y114.CLK    Trck                  0.215   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (0.884ns logic, 1.941ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X40Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.126ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.874ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X40Y114.A2     net (fanout=12)       1.663   rst_refclk
    SLICE_X40Y114.A      Tilo                  0.203   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1
    SLICE_X40Y114.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.594ns logic, 2.280ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.333ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.667ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.DQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X40Y114.A4     net (fanout=5)        1.439   rbcp_reg/regX94Data<7>
    SLICE_X40Y114.A      Tilo                  0.203   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1
    SLICE_X40Y114.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.611ns logic, 2.056ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X40Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.DQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X40Y114.A4     net (fanout=5)        0.856   rbcp_reg/regX94Data<7>
    SLICE_X40Y114.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X40Y114.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    SLICE_X40Y114.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.476ns logic, 1.157ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.821ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X40Y114.A2     net (fanout=12)       1.046   rst_refclk
    SLICE_X40Y114.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X40Y114.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    SLICE_X40Y114.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (0.474ns logic, 1.347ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X40Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.542ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.542ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.DQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X40Y114.A4     net (fanout=5)        0.856   rbcp_reg/regX94Data<7>
    SLICE_X40Y114.A      Tilo                  0.156   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1
    SLICE_X40Y114.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.356ns logic, 1.186ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X40Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.730ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.730ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X40Y114.A2     net (fanout=12)       1.046   rst_refclk
    SLICE_X40Y114.A      Tilo                  0.156   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1
    SLICE_X40Y114.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (0.354ns logic, 1.376ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.528ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X52Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.AQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X47Y107.B3     net (fanout=5)        0.704   rbcp_reg/regX94Data<4>
    SLICE_X47Y107.BMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X52Y106.SR     net (fanout=2)        0.888   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    SLICE_X52Y106.CLK    Trck                  0.215   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (0.936ns logic, 1.592ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.B1     net (fanout=12)       0.446   rst_refclk
    SLICE_X47Y107.BMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X52Y106.SR     net (fanout=2)        0.888   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    SLICE_X52Y106.CLK    Trck                  0.215   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.919ns logic, 1.334ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X52Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.918ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.082ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.AQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X47Y107.B3     net (fanout=5)        0.704   rbcp_reg/regX94Data<4>
    SLICE_X47Y107.B      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1
    SLICE_X52Y106.CLK    net (fanout=2)        0.711   rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      2.082ns (0.667ns logic, 1.415ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.193ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.B1     net (fanout=12)       0.446   rst_refclk
    SLICE_X47Y107.B      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1
    SLICE_X52Y106.CLK    net (fanout=2)        0.711   rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.650ns logic, 1.157ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X52Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.B1     net (fanout=12)       0.282   rst_refclk
    SLICE_X47Y107.BMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X52Y106.SR     net (fanout=2)        0.511   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    SLICE_X52Y106.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.486ns logic, 0.793ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.AQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X47Y107.B3     net (fanout=5)        0.407   rbcp_reg/regX94Data<4>
    SLICE_X47Y107.BMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X52Y106.SR     net (fanout=2)        0.511   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    SLICE_X52Y106.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.488ns logic, 0.918ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X52Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.012ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.012ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.B1     net (fanout=12)       0.282   rst_refclk
    SLICE_X47Y107.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1
    SLICE_X52Y106.CLK    net (fanout=2)        0.376   rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.354ns logic, 0.658ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X52Y106.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.139ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.AQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X47Y107.B3     net (fanout=5)        0.407   rbcp_reg/regX94Data<4>
    SLICE_X47Y107.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1
    SLICE_X52Y106.CLK    net (fanout=2)        0.376   rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.356ns logic, 0.783ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.768ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X39Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.232ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X39Y117.A1     net (fanout=12)       2.199   rst_refclk
    SLICE_X39Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1
    SLICE_X39Y117.CLK    net (fanout=2)        0.919   rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (0.650ns logic, 3.118ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  96.903ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X39Y117.A4     net (fanout=5)        1.511   rbcp_reg/regX94Data<6>
    SLICE_X39Y117.A      Tilo                  0.259   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1
    SLICE_X39Y117.CLK    net (fanout=2)        0.919   rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (0.667ns logic, 2.430ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X39Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X39Y117.A1     net (fanout=12)       2.199   rst_refclk
    SLICE_X39Y117.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X39Y117.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    SLICE_X39Y117.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (0.984ns logic, 2.676ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.989ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X39Y117.A4     net (fanout=5)        1.511   rbcp_reg/regX94Data<6>
    SLICE_X39Y117.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X39Y117.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    SLICE_X39Y117.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (1.001ns logic, 1.988ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X39Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.764ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X39Y117.A4     net (fanout=5)        0.910   rbcp_reg/regX94Data<6>
    SLICE_X39Y117.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X39Y117.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    SLICE_X39Y117.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.558ns logic, 1.206ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X39Y117.A1     net (fanout=12)       1.431   rst_refclk
    SLICE_X39Y117.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X39Y117.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    SLICE_X39Y117.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.556ns logic, 1.727ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X39Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.767ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.767ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.CQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X39Y117.A4     net (fanout=5)        0.910   rbcp_reg/regX94Data<6>
    SLICE_X39Y117.A      Tilo                  0.156   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1
    SLICE_X39Y117.CLK    net (fanout=2)        0.501   rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.356ns logic, 1.411ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X39Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.286ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      2.286ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X39Y117.A1     net (fanout=12)       1.431   rst_refclk
    SLICE_X39Y117.A      Tilo                  0.156   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1
    SLICE_X39Y117.CLK    net (fanout=2)        0.501   rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.354ns logic, 1.932ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.785ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.D1     net (fanout=12)       1.055   rst_refclk
    SLICE_X47Y107.DMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X54Y107.SR     net (fanout=2)        0.796   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    SLICE_X54Y107.CLK    Trck                  0.230   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.934ns logic, 1.851ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.BQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X47Y107.D4     net (fanout=5)        0.612   rbcp_reg/regX94Data<5>
    SLICE_X47Y107.DMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X54Y107.SR     net (fanout=2)        0.796   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    SLICE_X54Y107.CLK    Trck                  0.230   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.951ns logic, 1.408ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.540ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.460ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.D1     net (fanout=12)       1.055   rst_refclk
    SLICE_X47Y107.D      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1
    SLICE_X54Y107.CLK    net (fanout=2)        0.755   rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.650ns logic, 1.810ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.966ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.BQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X47Y107.D4     net (fanout=5)        0.612   rbcp_reg/regX94Data<5>
    SLICE_X47Y107.D      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1
    SLICE_X54Y107.CLK    net (fanout=2)        0.755   rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.667ns logic, 1.367ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.BQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X47Y107.D4     net (fanout=5)        0.341   rbcp_reg/regX94Data<5>
    SLICE_X47Y107.DMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X54Y107.SR     net (fanout=2)        0.440   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    SLICE_X54Y107.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.510ns logic, 0.781ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.D1     net (fanout=12)       0.629   rst_refclk
    SLICE_X47Y107.DMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X54Y107.SR     net (fanout=2)        0.440   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    SLICE_X54Y107.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.508ns logic, 1.069ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.086ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.BQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X47Y107.D4     net (fanout=5)        0.341   rbcp_reg/regX94Data<5>
    SLICE_X47Y107.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1
    SLICE_X54Y107.CLK    net (fanout=2)        0.389   rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.356ns logic, 0.730ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.372ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.372ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.D1     net (fanout=12)       0.629   rst_refclk
    SLICE_X47Y107.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1
    SLICE_X54Y107.CLK    net (fanout=2)        0.389   rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.354ns logic, 1.018ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.472ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X40Y118.A3     net (fanout=12)       2.103   rst_refclk
    SLICE_X40Y118.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X40Y118.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    SLICE_X40Y118.CLK    Trck                  0.215   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (0.867ns logic, 2.605ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    96.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X40Y118.A1     net (fanout=5)        1.795   rbcp_reg/regX94Data<3>
    SLICE_X40Y118.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X40Y118.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    SLICE_X40Y118.CLK    Trck                  0.215   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (0.923ns logic, 2.297ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.686ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.314ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X40Y118.A3     net (fanout=12)       2.103   rst_refclk
    SLICE_X40Y118.A      Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1
    SLICE_X40Y118.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.594ns logic, 2.720ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  96.938ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X40Y118.A1     net (fanout=5)        1.795   rbcp_reg/regX94Data<3>
    SLICE_X40Y118.A      Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1
    SLICE_X40Y118.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.650ns logic, 2.412ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.966ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.966ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X40Y118.A1     net (fanout=5)        1.155   rbcp_reg/regX94Data<3>
    SLICE_X40Y118.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X40Y118.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    SLICE_X40Y118.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.966ns (0.510ns logic, 1.456ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X40Y118.A3     net (fanout=12)       1.346   rst_refclk
    SLICE_X40Y118.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X40Y118.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    SLICE_X40Y118.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.474ns logic, 1.647ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.875ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X40Y118.A1     net (fanout=5)        1.155   rbcp_reg/regX94Data<3>
    SLICE_X40Y118.A      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1
    SLICE_X40Y118.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.390ns logic, 1.485ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.030ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X40Y118.A3     net (fanout=12)       1.346   rst_refclk
    SLICE_X40Y118.A      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1
    SLICE_X40Y118.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.354ns logic, 1.676ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.097ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X47Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X47Y107.C1     net (fanout=5)        0.619   rbcp_reg/regX94Data<2>
    SLICE_X47Y107.CMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X47Y117.SR     net (fanout=2)        1.438   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    SLICE_X47Y117.CLK    Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.040ns logic, 2.057ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.C3     net (fanout=12)       0.316   rst_refclk
    SLICE_X47Y107.CMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X47Y117.SR     net (fanout=2)        1.438   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    SLICE_X47Y117.CLK    Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (0.984ns logic, 1.754ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X47Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.508ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.492ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X47Y107.C1     net (fanout=5)        0.619   rbcp_reg/regX94Data<2>
    SLICE_X47Y107.C      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1
    SLICE_X47Y117.CLK    net (fanout=2)        1.167   rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (0.706ns logic, 1.786ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.867ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.C3     net (fanout=12)       0.316   rst_refclk
    SLICE_X47Y107.C      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1
    SLICE_X47Y117.CLK    net (fanout=2)        1.167   rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.650ns logic, 1.483ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X47Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.C3     net (fanout=12)       0.169   rst_refclk
    SLICE_X47Y107.CMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X47Y117.SR     net (fanout=2)        0.826   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    SLICE_X47Y117.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (0.556ns logic, 0.995ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.781ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X47Y107.C1     net (fanout=5)        0.363   rbcp_reg/regX94Data<2>
    SLICE_X47Y107.CMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X47Y117.SR     net (fanout=2)        0.826   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    SLICE_X47Y117.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (0.592ns logic, 1.189ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X47Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.209ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.C3     net (fanout=12)       0.169   rst_refclk
    SLICE_X47Y107.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1
    SLICE_X47Y117.CLK    net (fanout=2)        0.686   rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.354ns logic, 0.855ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X47Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.439ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.439ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X47Y107.C1     net (fanout=5)        0.363   rbcp_reg/regX94Data<2>
    SLICE_X47Y107.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1
    SLICE_X47Y117.CLK    net (fanout=2)        0.686   rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.390ns logic, 1.049ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.039ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.039ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.A1     net (fanout=12)       1.028   rst_refclk
    SLICE_X47Y107.AMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X41Y108.SR     net (fanout=2)        1.027   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    SLICE_X41Y108.CLK    Trck                  0.280   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (0.984ns logic, 2.055ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X47Y107.A4     net (fanout=5)        0.476   rbcp_reg/regX94Data<1>
    SLICE_X47Y107.AMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X41Y108.SR     net (fanout=2)        1.027   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    SLICE_X41Y108.CLK    Trck                  0.280   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (1.040ns logic, 1.503ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.132ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.868ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.A1     net (fanout=12)       1.028   rst_refclk
    SLICE_X47Y107.A      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1
    SLICE_X41Y108.CLK    net (fanout=2)        1.190   rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (0.650ns logic, 2.218ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.628ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.372ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X47Y107.A4     net (fanout=5)        0.476   rbcp_reg/regX94Data<1>
    SLICE_X47Y107.A      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1
    SLICE_X41Y108.CLK    net (fanout=2)        1.190   rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o
    -------------------------------------------------  ---------------------------
    Total                                      2.372ns (0.706ns logic, 1.666ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X47Y107.A4     net (fanout=5)        0.229   rbcp_reg/regX94Data<1>
    SLICE_X47Y107.AMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X41Y108.SR     net (fanout=2)        0.639   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    SLICE_X41Y108.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (0.592ns logic, 0.868ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.819ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.A1     net (fanout=12)       0.624   rst_refclk
    SLICE_X47Y107.AMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X41Y108.SR     net (fanout=2)        0.639   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    SLICE_X41Y108.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.819ns (0.556ns logic, 1.263ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.365ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.365ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X47Y107.A4     net (fanout=5)        0.229   rbcp_reg/regX94Data<1>
    SLICE_X47Y107.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1
    SLICE_X41Y108.CLK    net (fanout=2)        0.746   rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.390ns logic, 0.975ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.724ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.724ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X47Y107.A1     net (fanout=12)       0.624   rst_refclk
    SLICE_X47Y107.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1
    SLICE_X41Y108.CLK    net (fanout=2)        0.746   rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o
    -------------------------------------------------  ---------------------------
    Total                                      1.724ns (0.354ns logic, 1.370ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.627ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X40Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.373ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.627ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X40Y116.A1     net (fanout=12)       2.217   rst_refclk
    SLICE_X40Y116.A      Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1
    SLICE_X40Y116.CLK    net (fanout=2)        0.816   rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (0.594ns logic, 3.033ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.312ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X40Y116.A4     net (fanout=5)        1.222   rbcp_reg/regX94Data<0>
    SLICE_X40Y116.A      Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1
    SLICE_X40Y116.CLK    net (fanout=2)        0.816   rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.650ns logic, 2.038ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X40Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X40Y116.A1     net (fanout=12)       2.217   rst_refclk
    SLICE_X40Y116.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X40Y116.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    SLICE_X40Y116.CLK    Trck                  0.215   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.867ns logic, 2.719ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X40Y116.A4     net (fanout=5)        1.222   rbcp_reg/regX94Data<0>
    SLICE_X40Y116.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X40Y116.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    SLICE_X40Y116.CLK    Trck                  0.215   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (0.923ns logic, 1.724ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X40Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.539ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X40Y116.A4     net (fanout=5)        0.728   rbcp_reg/regX94Data<0>
    SLICE_X40Y116.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X40Y116.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    SLICE_X40Y116.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.539ns (0.510ns logic, 1.029ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X40Y116.A1     net (fanout=12)       1.433   rst_refclk
    SLICE_X40Y116.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X40Y116.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    SLICE_X40Y116.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.474ns logic, 1.734ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X40Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.540ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.540ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X40Y116.A4     net (fanout=5)        0.728   rbcp_reg/regX94Data<0>
    SLICE_X40Y116.A      Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1
    SLICE_X40Y116.CLK    net (fanout=2)        0.422   rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.390ns logic, 1.150ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X40Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.209ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      2.209ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X40Y116.A1     net (fanout=12)       1.433   rst_refclk
    SLICE_X40Y116.A      Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1
    SLICE_X40Y116.CLK    net (fanout=2)        0.422   rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.354ns logic, 1.855ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.113ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X72Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y86.D2      net (fanout=602)      3.892   rst_read_sync
    SLICE_X70Y86.DMUX    Tilo                  0.261   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X72Y86.SR      net (fanout=2)        0.339   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    SLICE_X72Y86.CLK     Trck                  0.230   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.113ns (0.882ns logic, 4.231ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X70Y86.D3      net (fanout=4)        0.809   rbcp_reg/regXCEData<0>
    SLICE_X70Y86.DMUX    Tilo                  0.261   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X72Y86.SR      net (fanout=2)        0.339   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    SLICE_X72Y86.CLK     Trck                  0.230   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.882ns logic, 1.148ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X72Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.520ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.979ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y86.D2      net (fanout=602)      3.892   rst_read_sync
    SLICE_X70Y86.D       Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1
    SLICE_X72Y86.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (0.594ns logic, 4.385ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.603ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.896ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X70Y86.D3      net (fanout=4)        0.809   rbcp_reg/regXCEData<0>
    SLICE_X70Y86.D       Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1
    SLICE_X72Y86.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (0.594ns logic, 1.302ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X72Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X70Y86.D3      net (fanout=4)        0.488   rbcp_reg/regXCEData<0>
    SLICE_X70Y86.DMUX    Tilo                  0.191   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X72Y86.SR      net (fanout=2)        0.134   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    SLICE_X72Y86.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.496ns logic, 0.622ns route)
                                                       (44.4% logic, 55.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y86.D2      net (fanout=602)      2.451   rst_read_sync
    SLICE_X70Y86.DMUX    Tilo                  0.191   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X72Y86.SR      net (fanout=2)        0.134   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    SLICE_X72Y86.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.496ns logic, 2.585ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X72Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.111ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.111ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y85.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X70Y86.D3      net (fanout=4)        0.488   rbcp_reg/regXCEData<0>
    SLICE_X70Y86.D       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1
    SLICE_X72Y86.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.354ns logic, 0.757ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X72Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.074ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      3.074ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y86.D2      net (fanout=602)      2.451   rst_read_sync
    SLICE_X70Y86.D       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1
    SLICE_X72Y86.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (0.354ns logic, 2.720ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.462ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X69Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_855_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y103.A3     net (fanout=602)      3.043   rst_read_sync
    SLICE_X68Y103.AMUX   Tilo                  0.251   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X69Y103.SR     net (fanout=2)        0.497   rst_read_drs_cfifo_progfull_AND_856_o
    SLICE_X69Y103.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (0.922ns logic, 3.540ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_855_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y82.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y103.A2     net (fanout=4)        2.585   cfifo_progfull
    SLICE_X68Y103.AMUX   Tilo                  0.251   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X69Y103.SR     net (fanout=2)        0.497   rst_read_drs_cfifo_progfull_AND_856_o
    SLICE_X69Y103.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (0.939ns logic, 3.082ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X69Y103.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.544ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y103.A3     net (fanout=602)      3.043   rst_read_sync
    SLICE_X68Y103.A      Tilo                  0.205   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_855_o1
    SLICE_X69Y103.CLK    net (fanout=2)        0.817   rst_read_drs_cfifo_progfull_AND_855_o
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (0.596ns logic, 3.860ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.985ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y82.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y103.A2     net (fanout=4)        2.585   cfifo_progfull
    SLICE_X68Y103.A      Tilo                  0.205   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_855_o1
    SLICE_X69Y103.CLK    net (fanout=2)        0.817   rst_read_drs_cfifo_progfull_AND_855_o
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (0.613ns logic, 3.402ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X69Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_855_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y82.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y103.A2     net (fanout=4)        1.606   cfifo_progfull
    SLICE_X68Y103.AMUX   Tilo                  0.183   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X69Y103.SR     net (fanout=2)        0.296   rst_read_drs_cfifo_progfull_AND_856_o
    SLICE_X69Y103.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (0.538ns logic, 1.902ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_855_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y103.A3     net (fanout=602)      1.845   rst_read_sync
    SLICE_X68Y103.AMUX   Tilo                  0.183   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X69Y103.SR     net (fanout=2)        0.296   rst_read_drs_cfifo_progfull_AND_856_o
    SLICE_X69Y103.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.536ns logic, 2.141ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X69Y103.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.371ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.371ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y82.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y103.A2     net (fanout=4)        1.606   cfifo_progfull
    SLICE_X68Y103.A      Tilo                  0.142   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_855_o1
    SLICE_X69Y103.CLK    net (fanout=2)        0.423   rst_read_drs_cfifo_progfull_AND_855_o
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (0.342ns logic, 2.029ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X69Y103.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.608ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.608ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y103.A3     net (fanout=602)      1.845   rst_read_sync
    SLICE_X68Y103.A      Tilo                  0.142   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_855_o1
    SLICE_X69Y103.CLK    net (fanout=2)        0.423   rst_read_drs_cfifo_progfull_AND_855_o
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.340ns logic, 2.268ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.859ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X63Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y118.B4     net (fanout=602)      2.597   rst_read_sync
    SLICE_X62Y118.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X63Y118.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[0]_AND_872_o
    SLICE_X63Y118.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (0.932ns logic, 2.927ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y118.B2     net (fanout=4)        1.437   dfifo_progfull<0>
    SLICE_X62Y118.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X63Y118.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[0]_AND_872_o
    SLICE_X63Y118.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.988ns logic, 1.767ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X63Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.335ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y118.B4     net (fanout=602)      2.597   rst_read_sync
    SLICE_X62Y118.B      Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_871_o1
    SLICE_X63Y118.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[0]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (0.594ns logic, 3.071ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.439ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y118.B2     net (fanout=4)        1.437   dfifo_progfull<0>
    SLICE_X62Y118.B      Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_871_o1
    SLICE_X63Y118.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[0]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.650ns logic, 1.911ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X63Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y118.B2     net (fanout=4)        0.854   dfifo_progfull<0>
    SLICE_X62Y118.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X63Y118.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[0]_AND_872_o
    SLICE_X63Y118.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.580ns logic, 1.021ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y118.B4     net (fanout=602)      1.579   rst_read_sync
    SLICE_X62Y118.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X63Y118.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[0]_AND_872_o
    SLICE_X63Y118.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.544ns logic, 1.746ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X63Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.535ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y118.B2     net (fanout=4)        0.854   dfifo_progfull<0>
    SLICE_X62Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_871_o1
    SLICE_X63Y118.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[0]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (0.390ns logic, 1.145ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X63Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.224ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.224ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y118.B4     net (fanout=602)      1.579   rst_read_sync
    SLICE_X62Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_871_o1
    SLICE_X63Y118.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[0]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (0.354ns logic, 1.870ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.592ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y113.B4     net (fanout=602)      2.112   rst_read_sync
    SLICE_X63Y113.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X65Y113.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[3]_AND_866_o
    SLICE_X65Y113.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.592ns (0.984ns logic, 2.608ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y113.B1     net (fanout=4)        1.307   dfifo_progfull<3>
    SLICE_X63Y113.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X65Y113.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[3]_AND_866_o
    SLICE_X65Y113.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.040ns logic, 1.803ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.746ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y113.B4     net (fanout=602)      2.112   rst_read_sync
    SLICE_X63Y113.B      Tilo                  0.259   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_865_o1
    SLICE_X65Y113.CLK    net (fanout=2)        0.492   rst_read_drs_dfifo_progfull[3]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.650ns logic, 2.604ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.495ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.505ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.447   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y113.B1     net (fanout=4)        1.307   dfifo_progfull<3>
    SLICE_X63Y113.B      Tilo                  0.259   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_865_o1
    SLICE_X65Y113.CLK    net (fanout=2)        0.492   rst_read_drs_dfifo_progfull[3]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (0.706ns logic, 1.799ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.678ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y113.B1     net (fanout=4)        0.812   dfifo_progfull<3>
    SLICE_X63Y113.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X65Y113.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[3]_AND_866_o
    SLICE_X65Y113.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (0.592ns logic, 1.086ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.060ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y113.B4     net (fanout=602)      1.230   rst_read_sync
    SLICE_X63Y113.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X65Y113.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[3]_AND_866_o
    SLICE_X65Y113.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (0.556ns logic, 1.504ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.470ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.234   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y113.B1     net (fanout=4)        0.812   dfifo_progfull<3>
    SLICE_X63Y113.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_865_o1
    SLICE_X65Y113.CLK    net (fanout=2)        0.268   rst_read_drs_dfifo_progfull[3]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (0.390ns logic, 1.080ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.852ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y113.B4     net (fanout=602)      1.230   rst_read_sync
    SLICE_X63Y113.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_865_o1
    SLICE_X65Y113.CLK    net (fanout=2)        0.268   rst_read_drs_dfifo_progfull[3]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.354ns logic, 1.498ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.794ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X63Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y117.B3     net (fanout=602)      2.532   rst_read_sync
    SLICE_X62Y117.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X63Y117.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[1]_AND_870_o
    SLICE_X63Y117.CLK    Trck                  0.280   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (0.932ns logic, 2.862ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.992ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y117.B2     net (fanout=4)        1.713   dfifo_progfull<1>
    SLICE_X62Y117.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X63Y117.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[1]_AND_870_o
    SLICE_X63Y117.CLK    Trck                  0.280   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (0.949ns logic, 2.043ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X63Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.400ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.600ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y117.B3     net (fanout=602)      2.532   rst_read_sync
    SLICE_X62Y117.B      Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_869_o1
    SLICE_X63Y117.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[1]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (0.594ns logic, 3.006ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.202ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y117.B2     net (fanout=4)        1.713   dfifo_progfull<1>
    SLICE_X62Y117.B      Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_869_o1
    SLICE_X63Y117.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[1]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.611ns logic, 2.187ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X63Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.705ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y117.B2     net (fanout=4)        0.992   dfifo_progfull<1>
    SLICE_X62Y117.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X63Y117.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[1]_AND_870_o
    SLICE_X63Y117.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.546ns logic, 1.159ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y117.B3     net (fanout=602)      1.540   rst_read_sync
    SLICE_X62Y117.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X63Y117.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[1]_AND_870_o
    SLICE_X63Y117.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.544ns logic, 1.707ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X63Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.639ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.639ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y117.B2     net (fanout=4)        0.992   dfifo_progfull<1>
    SLICE_X62Y117.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_869_o1
    SLICE_X63Y117.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[1]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.356ns logic, 1.283ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X63Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.185ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.185ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y117.B3     net (fanout=602)      1.540   rst_read_sync
    SLICE_X62Y117.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_869_o1
    SLICE_X63Y117.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[1]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (0.354ns logic, 1.831ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.397ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X62Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y114.D4     net (fanout=602)      2.189   rst_read_sync
    SLICE_X63Y114.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X62Y113.SR     net (fanout=2)        0.289   rst_read_drs_dfifo_progfull[2]_AND_868_o
    SLICE_X62Y113.CLK    Trck                  0.215   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (0.919ns logic, 2.478ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y117.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y114.D2     net (fanout=4)        1.248   dfifo_progfull<2>
    SLICE_X63Y114.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X62Y113.SR     net (fanout=2)        0.289   rst_read_drs_dfifo_progfull[2]_AND_868_o
    SLICE_X62Y113.CLK    Trck                  0.215   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.936ns logic, 1.537ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X62Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.694ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y114.D4     net (fanout=602)      2.189   rst_read_sync
    SLICE_X63Y114.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_867_o1
    SLICE_X62Y113.CLK    net (fanout=2)        0.467   rst_read_drs_dfifo_progfull[2]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.650ns logic, 2.656ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.618ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.382ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y117.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y114.D2     net (fanout=4)        1.248   dfifo_progfull<2>
    SLICE_X63Y114.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_867_o1
    SLICE_X62Y113.CLK    net (fanout=2)        0.467   rst_read_drs_dfifo_progfull[2]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.667ns logic, 1.715ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X62Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.385ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y117.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y114.D2     net (fanout=4)        0.778   dfifo_progfull<2>
    SLICE_X63Y114.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X62Y113.SR     net (fanout=2)        0.119   rst_read_drs_dfifo_progfull[2]_AND_868_o
    SLICE_X62Y113.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (0.488ns logic, 0.897ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.940ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y114.D4     net (fanout=602)      1.335   rst_read_sync
    SLICE_X63Y114.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X62Y113.SR     net (fanout=2)        0.119   rst_read_drs_dfifo_progfull[2]_AND_868_o
    SLICE_X62Y113.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.486ns logic, 1.454ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X62Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.392ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y117.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y114.D2     net (fanout=4)        0.778   dfifo_progfull<2>
    SLICE_X63Y114.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_867_o1
    SLICE_X62Y113.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[2]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (0.356ns logic, 1.036ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X62Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.947ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.947ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y114.D4     net (fanout=602)      1.335   rst_read_sync
    SLICE_X63Y114.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_867_o1
    SLICE_X62Y113.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[2]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (0.354ns logic, 1.593ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.036ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_859_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y115.A1     net (fanout=602)      2.618   rst_read_sync
    SLICE_X64Y115.AMUX   Tilo                  0.251   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X65Y114.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[6]_AND_860_o
    SLICE_X65Y114.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (0.922ns logic, 3.114ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_859_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y115.AQ     Tcko                  0.447   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y115.A5     net (fanout=4)        0.591   dfifo_progfull<6>
    SLICE_X64Y115.AMUX   Tilo                  0.251   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X65Y114.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[6]_AND_860_o
    SLICE_X65Y114.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.978ns logic, 1.087ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.500ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y115.A1     net (fanout=602)      2.618   rst_read_sync
    SLICE_X64Y115.A      Tilo                  0.205   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_859_o1
    SLICE_X65Y114.CLK    net (fanout=2)        0.286   rst_read_drs_dfifo_progfull[6]_AND_859_o
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (0.596ns logic, 2.904ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.471ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y115.AQ     Tcko                  0.447   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y115.A5     net (fanout=4)        0.591   dfifo_progfull<6>
    SLICE_X64Y115.A      Tilo                  0.205   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_859_o1
    SLICE_X65Y114.CLK    net (fanout=2)        0.286   rst_read_drs_dfifo_progfull[6]_AND_859_o
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.652ns logic, 0.877ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_859_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y115.AQ     Tcko                  0.234   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y115.A5     net (fanout=4)        0.345   dfifo_progfull<6>
    SLICE_X64Y115.AMUX   Tilo                  0.183   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X65Y114.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[6]_AND_860_o
    SLICE_X65Y114.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.572ns logic, 0.614ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_859_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y115.A1     net (fanout=602)      1.617   rst_read_sync
    SLICE_X64Y115.AMUX   Tilo                  0.183   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X65Y114.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[6]_AND_860_o
    SLICE_X65Y114.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.536ns logic, 1.886ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.835ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y115.AQ     Tcko                  0.234   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y115.A5     net (fanout=4)        0.345   dfifo_progfull<6>
    SLICE_X64Y115.A      Tilo                  0.142   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_859_o1
    SLICE_X65Y114.CLK    net (fanout=2)        0.114   rst_read_drs_dfifo_progfull[6]_AND_859_o
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.376ns logic, 0.459ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.071ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y115.A1     net (fanout=602)      1.617   rst_read_sync
    SLICE_X64Y115.A      Tilo                  0.142   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_859_o1
    SLICE_X65Y114.CLK    net (fanout=2)        0.114   rst_read_drs_dfifo_progfull[6]_AND_859_o
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.340ns logic, 1.731ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.963ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X64Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y119.B4     net (fanout=602)      2.727   rst_read_sync
    SLICE_X65Y119.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X64Y119.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_864_o
    SLICE_X64Y119.CLK    Trck                  0.230   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (0.934ns logic, 3.029ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y117.AQ     Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y119.B1     net (fanout=4)        1.594   dfifo_progfull<4>
    SLICE_X65Y119.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X64Y119.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_864_o
    SLICE_X64Y119.CLK    Trck                  0.230   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (0.990ns logic, 1.896ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X64Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.316ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.684ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y119.B4     net (fanout=602)      2.727   rst_read_sync
    SLICE_X65Y119.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_863_o1
    SLICE_X64Y119.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (0.650ns logic, 3.034ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.393ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y117.AQ     Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y119.B1     net (fanout=4)        1.594   dfifo_progfull<4>
    SLICE_X65Y119.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_863_o1
    SLICE_X64Y119.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (0.706ns logic, 1.901ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X64Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y117.AQ     Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y119.B1     net (fanout=4)        1.004   dfifo_progfull<4>
    SLICE_X65Y119.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X64Y119.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_864_o
    SLICE_X64Y119.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.544ns logic, 1.163ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.294ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y119.B4     net (fanout=602)      1.627   rst_read_sync
    SLICE_X65Y119.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X64Y119.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_864_o
    SLICE_X64Y119.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (0.508ns logic, 1.786ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X64Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.556ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y117.AQ     Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y119.B1     net (fanout=4)        1.004   dfifo_progfull<4>
    SLICE_X65Y119.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_863_o1
    SLICE_X64Y119.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.390ns logic, 1.166ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X64Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.143ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      2.143ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y119.B4     net (fanout=602)      1.627   rst_read_sync
    SLICE_X65Y119.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_863_o1
    SLICE_X64Y119.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.354ns logic, 1.789ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.248ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X70Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_861_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y114.B3     net (fanout=602)      2.833   rst_read_sync
    SLICE_X69Y114.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X70Y114.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[5]_AND_862_o
    SLICE_X70Y114.CLK    Trck                  0.215   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (0.919ns logic, 3.329ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_861_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y111.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y114.B5     net (fanout=4)        1.018   dfifo_progfull<5>
    SLICE_X69Y114.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X70Y114.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[5]_AND_862_o
    SLICE_X70Y114.CLK    Trck                  0.215   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (0.975ns logic, 1.514ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X70Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.024ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y114.B3     net (fanout=602)      2.833   rst_read_sync
    SLICE_X69Y114.B      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_861_o1
    SLICE_X70Y114.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[5]_AND_861_o
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (0.650ns logic, 3.326ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.783ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.217ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y111.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y114.B5     net (fanout=4)        1.018   dfifo_progfull<5>
    SLICE_X69Y114.B      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_861_o1
    SLICE_X70Y114.CLK    net (fanout=2)        0.493   rst_read_drs_dfifo_progfull[5]_AND_861_o
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (0.706ns logic, 1.511ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X70Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.289ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_861_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y111.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y114.B5     net (fanout=4)        0.493   dfifo_progfull<5>
    SLICE_X69Y114.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X70Y114.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[5]_AND_862_o
    SLICE_X70Y114.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.522ns logic, 0.767ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_861_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y114.B3     net (fanout=602)      1.719   rst_read_sync
    SLICE_X69Y114.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X70Y114.SR     net (fanout=2)        0.274   rst_read_drs_dfifo_progfull[5]_AND_862_o
    SLICE_X70Y114.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.486ns logic, 1.993ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X70Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.152ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.152ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y111.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y114.B5     net (fanout=4)        0.493   dfifo_progfull<5>
    SLICE_X69Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_861_o1
    SLICE_X70Y114.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[5]_AND_861_o
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.390ns logic, 0.762ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X70Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.342ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.342ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y114.B3     net (fanout=602)      1.719   rst_read_sync
    SLICE_X69Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_861_o1
    SLICE_X70Y114.CLK    net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[5]_AND_861_o
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.354ns logic, 1.988ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.173ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X65Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_857_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y120.B3     net (fanout=602)      2.921   rst_read_sync
    SLICE_X64Y120.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X65Y120.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_858_o
    SLICE_X65Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (0.922ns logic, 3.251ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.319ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_857_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y120.B2     net (fanout=4)        1.050   dfifo_progfull<7>
    SLICE_X64Y120.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X65Y120.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_858_o
    SLICE_X65Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (0.939ns logic, 1.380ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X65Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.009ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y120.B3     net (fanout=602)      2.921   rst_read_sync
    SLICE_X64Y120.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_857_o1
    SLICE_X65Y120.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_857_o
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (0.596ns logic, 3.395ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.863ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y120.B2     net (fanout=4)        1.050   dfifo_progfull<7>
    SLICE_X64Y120.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_857_o1
    SLICE_X65Y120.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_857_o
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.613ns logic, 1.524ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X65Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_857_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y120.B2     net (fanout=4)        0.607   dfifo_progfull<7>
    SLICE_X64Y120.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X65Y120.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_858_o
    SLICE_X65Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.538ns logic, 0.774ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_857_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y120.B3     net (fanout=602)      1.814   rst_read_sync
    SLICE_X64Y120.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X65Y120.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_858_o
    SLICE_X65Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (0.536ns logic, 1.981ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X65Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.240ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.240ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X64Y120.B2     net (fanout=4)        0.607   dfifo_progfull<7>
    SLICE_X64Y120.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_857_o1
    SLICE_X65Y120.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_857_o
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.342ns logic, 0.898ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X65Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.445ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      2.445ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y120.B3     net (fanout=602)      1.814   rst_read_sync
    SLICE_X64Y120.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_857_o1
    SLICE_X65Y120.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_857_o
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.340ns logic, 2.105ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.901ns|            0|            0|            0|       271055|
| TS_dcm_gmii_clk0              |      8.000ns|      6.481ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.780ns|      4.973ns|            0|            0|       126140|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      4.705ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      4.343ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      4.522ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      4.271ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      4.689ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      4.340ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      4.973ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      4.654ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      4.462ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      3.859ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      3.592ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      3.794ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      3.397ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.036ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      3.963ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      4.248ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      4.173ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
| TS_dcm_v5_clkout2             |     30.000ns|     22.914ns|          N/A|            0|            0|            2|            0|
| TS_dcm_v5_clkout0             |      7.500ns|      7.407ns|      5.607ns|            0|            0|       142549|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      3.812ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      4.419ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      3.745ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      4.033ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      5.084ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      5.146ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      4.918ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      5.607ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      4.946ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      5.230ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      5.178ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      4.964ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      4.951ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      5.313ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      5.113ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      4.976ns|            0|            0|            0|         1808|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_divclk                 |      5.000ns|      4.976ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      7.487ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clk180          |    100.000ns|      7.487ns|      3.768ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      3.032ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      2.528ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      3.768ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.785ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      3.472ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      3.097ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      3.039ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      3.627ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.976|         |         |         |
AD9222_DCO_P   |    4.976|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.976|         |         |         |
AD9222_DCO_P   |    4.976|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.487|         |         |         |
BP_EXTCLK_P    |    7.487|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.487|         |         |         |
BP_EXTCLK_P    |    7.487|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.481|         |         |         |
OSC            |    6.481|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.481|         |         |         |
OSC            |   11.572|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314161 paths, 0 nets, and 52172 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   5.607ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed TUE 6 FEB 17:9:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 652 MB



