"C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/lcd_controller.vhd" VHDL lcd_controller 1 0 0 -02 -08
"C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/ControllerTest_TOP.vhd" VHDL lcd_controller 1 0 0 -02 -08
"C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/lcd_test.vhd" VHDL lcd_controller 1 0 0 -02 -08
"C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/lcd_test_tb.vhd" VHDL lcd_controller 1 0 0 -02 -08
. . 0 0 0