<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>kyberBD_polyvec_invntt_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">kyberBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM_PORT_A</spirit:name>
      <spirit:displayName>BRAM_PORT_A</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dia</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_ena</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_doa</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_wea</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_addra</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM_PORT_B</spirit:name>
      <spirit:displayName>BRAM_PORT_B</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dib</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_enb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dob</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_web</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_addrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>polyvec_invntt_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 05 23:27:39 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b3a6c90c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b3a6c90c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>kyberBD_polyvec_invntt_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 05 23:27:39 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b3a6c90c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>polyvec_invntt_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 05 23:27:39 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e45dcc79</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>kyberBD_polyvec_invntt_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Mar 05 23:27:39 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e45dcc79</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_ena</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_wea</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addra</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dia</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_doa</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_enb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_web</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dib</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dob</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid_to_fqmul0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeff0_to_fqmul0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeff1_to_fqmul0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid_to_fqmul1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeff0_to_fqmul1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeff1_to_fqmul1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid_from_fqmul0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeff_from_fqmul0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid_from_fqmul1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeff_from_fqmul1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid0_to_barrett</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data0_to_barrett</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid1_to_barrett</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data1_to_barrett</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid0_from_barrett</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data0_from_barrett</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid1_from_barrett</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data1_from_barrett</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en_dsm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>kyber_k</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>busy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ADDR_WIDTH</spirit:name>
        <spirit:displayName>Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADDR_WIDTH">11</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/09e6/hdl/polyvec_invntt_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/kyberBD_polyvec_invntt_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/09e6/hdl/polyvec_invntt_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/kyberBD_polyvec_invntt_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Polyvec invntt</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">kyberBD_polyvec_invntt_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_WIDTH</spirit:name>
      <spirit:displayName>Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_WIDTH">11</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>polyvec_invntt_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591634e1_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358a5e88_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418e706c_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc100d2_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28872a05_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a314fd6_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5b6868_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f42b29f_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c000b7c_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77785c92_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b225d5b_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532aff5c_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c138e_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db4783e_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f698e06_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e18a147_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b10305_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d33543_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6f3dca_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abdde47_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2154a8ef_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e9f172_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbfb644_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d9ea57_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a349c2_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a9b960_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635f026e_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3717ce1b_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e2f55b_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e5e983_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27de3fc8_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec9b8af_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f9397f_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2feed3_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595123_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf28bf5_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e34627_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f164ee_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ba1e34_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b8b297_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67af7cf5_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dcb0ad_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5ccf69_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3138a328_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddcc0d1_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eae131c_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8d5ba5_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cab97c_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3072aa92_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3b45d2_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778749de_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4707a6ba_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d737a8_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64110477_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb1af27_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0ed302_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7579be_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a98c0f2_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267e3bb9_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337dddf1_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308f49b2_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e19b187_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9d5f3c_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eeec495_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4a8e4c_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b18c1ba_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bbb271_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a06fe3_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3812659e_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10050ef2_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b83362_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d90065_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59bf08bc_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9f22e3_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684e4d46_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6919572d_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58686aa8_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddb0ee5_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b13674f_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a560ef_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b59831_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b04cc5c_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e38438d_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4883d938_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277153c6_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596ed9_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49dc929b_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227e8ceb_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4630d0ac_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4790bc05_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8bc8d85_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77448c38_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55797d1c_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4036d7b7_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f00232_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be30242_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790166f3_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6befd2_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706f622d_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3586b8b8_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af5ada2_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4723a1_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fc7211_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53363423_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8ae176_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247e989d_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1573a871_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4c9188_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f7face_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ad9d03_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cab8cb6_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bd64e0_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fad17fd_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdfbd4d_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af75a40_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533af189_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361eba6a_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2fe3cb_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30125f8d_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77455c96_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768d5dad_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5904e922_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a066f6b_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510a1920_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281df591_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5446f801_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3113cc_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5245fe_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd15335_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec534bf_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be974e8_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be5b736_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e84902a_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6278f63d_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556469e3_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fb697d_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b459b8_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cab5da3_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a7c0c6_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5ad343_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a87943_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcbfaf_ARCHIVE_LOCATION">c:/Projects/ip_repo/polyvec_invntt_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="ebd0d4ca"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a7e6dd4c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="255a5790"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b26acd08"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0334e510"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
