Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.OrGate
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
