{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718377339212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718377339212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 22:02:19 2024 " "Processing started: Fri Jun 14 22:02:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718377339212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377339212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaxDiff -c MaxDiff " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaxDiff -c MaxDiff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377339212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718377339413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718377339413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niterator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niterator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIterator-Behavioral " "Found design unit 1: NIterator-Behavioral" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347318 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIterator " "Found entity 1: NIterator" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemModule-Behavioral " "Found design unit 1: MemModule-Behavioral" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347319 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemModule " "Found entity 1: MemModule" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxdiff_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maxdiff_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaxDiff_TB-TB_ARCH " "Found design unit 1: MaxDiff_TB-TB_ARCH" {  } { { "MaxDiff_TB.vhd" "" { Text "D:/proj_clone/maxDiff/MaxDiff_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347375 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaxDiff_TB " "Found entity 1: MaxDiff_TB" {  } { { "MaxDiff_TB.vhd" "" { Text "D:/proj_clone/maxDiff/MaxDiff_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxdiff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maxdiff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaxDiff-Behavioral " "Found design unit 1: MaxDiff-Behavioral" {  } { { "MaxDiff.vhd" "" { Text "D:/proj_clone/maxDiff/MaxDiff.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347376 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaxDiff " "Found entity 1: MaxDiff" {  } { { "MaxDiff.vhd" "" { Text "D:/proj_clone/maxDiff/MaxDiff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diffbehave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diffbehave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DiffBehave-Behavioral " "Found design unit 1: DiffBehave-Behavioral" {  } { { "DiffBehave.vhd" "" { Text "D:/proj_clone/maxDiff/DiffBehave.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347377 ""} { "Info" "ISGN_ENTITY_NAME" "1 DiffBehave " "Found entity 1: DiffBehave" {  } { { "DiffBehave.vhd" "" { Text "D:/proj_clone/maxDiff/DiffBehave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datahandler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datahandler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataHandler-Behavioral " "Found design unit 1: DataHandler-Behavioral" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347378 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataHandler " "Found entity 1: DataHandler" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "D:/proj_clone/maxDiff/ControlUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347379 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "D:/proj_clone/maxDiff/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718377347379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaxDiff " "Elaborating entity \"MaxDiff\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718377347401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffBehave DiffBehave:CalDiff " "Elaborating entity \"DiffBehave\" for hierarchy \"DiffBehave:CalDiff\"" {  } { { "MaxDiff.vhd" "CalDiff" { Text "D:/proj_clone/maxDiff/MaxDiff.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718377347402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Control " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Control\"" {  } { { "MaxDiff.vhd" "Control" { Text "D:/proj_clone/maxDiff/MaxDiff.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718377347402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIterator ControlUnit:Control\|NIterator:NI " "Elaborating entity \"NIterator\" for hierarchy \"ControlUnit:Control\|NIterator:NI\"" {  } { { "ControlUnit.vhd" "NI" { Text "D:/proj_clone/maxDiff/ControlUnit.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718377347403 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] NIterator.vhd(43) " "Inferred latch for \"count\[0\]\" at NIterator.vhd(43)" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347404 "|MaxDiff|ControlUnit:Control|NIterator:NI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] NIterator.vhd(43) " "Inferred latch for \"count\[1\]\" at NIterator.vhd(43)" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347404 "|MaxDiff|ControlUnit:Control|NIterator:NI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] NIterator.vhd(43) " "Inferred latch for \"count\[2\]\" at NIterator.vhd(43)" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347404 "|MaxDiff|ControlUnit:Control|NIterator:NI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] NIterator.vhd(43) " "Inferred latch for \"count\[3\]\" at NIterator.vhd(43)" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347405 "|MaxDiff|ControlUnit:Control|NIterator:NI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] NIterator.vhd(43) " "Inferred latch for \"count\[4\]\" at NIterator.vhd(43)" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347405 "|MaxDiff|ControlUnit:Control|NIterator:NI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] NIterator.vhd(43) " "Inferred latch for \"count\[5\]\" at NIterator.vhd(43)" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347405 "|MaxDiff|ControlUnit:Control|NIterator:NI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] NIterator.vhd(43) " "Inferred latch for \"count\[6\]\" at NIterator.vhd(43)" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347405 "|MaxDiff|ControlUnit:Control|NIterator:NI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] NIterator.vhd(43) " "Inferred latch for \"count\[7\]\" at NIterator.vhd(43)" {  } { { "NIterator.vhd" "" { Text "D:/proj_clone/maxDiff/NIterator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377347405 "|MaxDiff|ControlUnit:Control|NIterator:NI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataHandler DataHandler:Interface " "Elaborating entity \"DataHandler\" for hierarchy \"DataHandler:Interface\"" {  } { { "MaxDiff.vhd" "Interface" { Text "D:/proj_clone/maxDiff/MaxDiff.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718377347424 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetched_reg DataHandler.vhd(32) " "Verilog HDL or VHDL warning at DataHandler.vhd(32): object \"fetched_reg\" assigned a value but never read" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718377347425 "|MaxDiff|DataHandler:Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemModule MemModule:Mem " "Elaborating entity \"MemModule\" for hierarchy \"MemModule:Mem\"" {  } { { "MaxDiff.vhd" "Mem" { Text "D:/proj_clone/maxDiff/MaxDiff.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718377347426 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataHandler:Interface\|mem_data_to_mem\[0\] " "Converted tri-state buffer \"DataHandler:Interface\|mem_data_to_mem\[0\]\" feeding internal logic into a wire" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1718377347474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataHandler:Interface\|mem_data_to_mem\[1\] " "Converted tri-state buffer \"DataHandler:Interface\|mem_data_to_mem\[1\]\" feeding internal logic into a wire" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1718377347474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataHandler:Interface\|mem_data_to_mem\[2\] " "Converted tri-state buffer \"DataHandler:Interface\|mem_data_to_mem\[2\]\" feeding internal logic into a wire" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1718377347474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataHandler:Interface\|mem_data_to_mem\[3\] " "Converted tri-state buffer \"DataHandler:Interface\|mem_data_to_mem\[3\]\" feeding internal logic into a wire" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1718377347474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataHandler:Interface\|mem_data_to_mem\[4\] " "Converted tri-state buffer \"DataHandler:Interface\|mem_data_to_mem\[4\]\" feeding internal logic into a wire" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1718377347474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataHandler:Interface\|mem_data_to_mem\[5\] " "Converted tri-state buffer \"DataHandler:Interface\|mem_data_to_mem\[5\]\" feeding internal logic into a wire" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1718377347474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataHandler:Interface\|mem_data_to_mem\[6\] " "Converted tri-state buffer \"DataHandler:Interface\|mem_data_to_mem\[6\]\" feeding internal logic into a wire" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1718377347474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataHandler:Interface\|mem_data_to_mem\[7\] " "Converted tri-state buffer \"DataHandler:Interface\|mem_data_to_mem\[7\]\" feeding internal logic into a wire" {  } { { "DataHandler.vhd" "" { Text "D:/proj_clone/maxDiff/DataHandler.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1718377347474 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1718377347474 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemModule:Mem\|data_out\[0\] DiffBehave:CalDiff\|min\[0\] " "Converted the fan-out from the tri-state buffer \"MemModule:Mem\|data_out\[0\]\" to the node \"DiffBehave:CalDiff\|min\[0\]\" into an OR gate" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718377348147 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemModule:Mem\|data_out\[1\] DiffBehave:CalDiff\|min\[1\] " "Converted the fan-out from the tri-state buffer \"MemModule:Mem\|data_out\[1\]\" to the node \"DiffBehave:CalDiff\|min\[1\]\" into an OR gate" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718377348147 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemModule:Mem\|data_out\[2\] DiffBehave:CalDiff\|min\[2\] " "Converted the fan-out from the tri-state buffer \"MemModule:Mem\|data_out\[2\]\" to the node \"DiffBehave:CalDiff\|min\[2\]\" into an OR gate" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718377348147 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemModule:Mem\|data_out\[3\] DiffBehave:CalDiff\|min\[3\] " "Converted the fan-out from the tri-state buffer \"MemModule:Mem\|data_out\[3\]\" to the node \"DiffBehave:CalDiff\|min\[3\]\" into an OR gate" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718377348147 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemModule:Mem\|data_out\[4\] DiffBehave:CalDiff\|min\[4\] " "Converted the fan-out from the tri-state buffer \"MemModule:Mem\|data_out\[4\]\" to the node \"DiffBehave:CalDiff\|min\[4\]\" into an OR gate" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718377348147 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemModule:Mem\|data_out\[5\] DiffBehave:CalDiff\|min\[5\] " "Converted the fan-out from the tri-state buffer \"MemModule:Mem\|data_out\[5\]\" to the node \"DiffBehave:CalDiff\|min\[5\]\" into an OR gate" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718377348147 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemModule:Mem\|data_out\[6\] DiffBehave:CalDiff\|min\[6\] " "Converted the fan-out from the tri-state buffer \"MemModule:Mem\|data_out\[6\]\" to the node \"DiffBehave:CalDiff\|min\[6\]\" into an OR gate" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718377348147 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemModule:Mem\|data_out\[7\] DiffBehave:CalDiff\|min\[7\] " "Converted the fan-out from the tri-state buffer \"MemModule:Mem\|data_out\[7\]\" to the node \"DiffBehave:CalDiff\|min\[7\]\" into an OR gate" {  } { { "MemModule.vhd" "" { Text "D:/proj_clone/maxDiff/MemModule.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718377348147 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1718377348147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718377348945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3870 " "Implemented 3870 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718377349030 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718377349030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3826 " "Implemented 3826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718377349030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718377349030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718377349166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 22:02:29 2024 " "Processing ended: Fri Jun 14 22:02:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718377349166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718377349166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718377349166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718377349166 ""}
