Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx25t-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\XOR8.vhd" into library work
Parsing entity <XOR8>.
Parsing architecture <Behavioral> of entity <xor8>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\XNOR8.vhd" into library work
Parsing entity <XNOR8>.
Parsing architecture <Behavioral> of entity <xnor8>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\USUB.vhd" into library work
Parsing entity <USUB>.
Parsing architecture <Behavioral> of entity <usub>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\UMUL.vhd" into library work
Parsing entity <UMUL>.
Parsing architecture <Behavioral> of entity <umul>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\UADD_CARRY.vhd" into library work
Parsing entity <UADD_CARRY>.
Parsing architecture <Behavioral> of entity <uadd_carry>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\UADD.vhd" into library work
Parsing entity <UADD>.
Parsing architecture <Behavioral> of entity <uadd>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\SMUL.vhd" into library work
Parsing entity <SMUL>.
Parsing architecture <Behavioral> of entity <smul>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\SADD.vhd" into library work
Parsing entity <SADD>.
Parsing architecture <Behavioral> of entity <sadd>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\RotL_CARRY.vhd" into library work
Parsing entity <RotL_CARRY>.
Parsing architecture <Behavioral> of entity <rotl_carry>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\RotL.vhd" into library work
Parsing entity <RotL>.
Parsing architecture <Behavioral> of entity <rotl>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\OR8.vhd" into library work
Parsing entity <OR8>.
Parsing architecture <Behavioral> of entity <or8>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\LSR.vhd" into library work
Parsing entity <LSR>.
Parsing architecture <Behavioral> of entity <lsr>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\LSL.vhd" into library work
Parsing entity <LSL>.
Parsing architecture <Behavioral> of entity <lsl>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\BCD2BIN.vhd" into library work
Parsing entity <BCD2BIN>.
Parsing architecture <Behavioral> of entity <bcd2bin>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\ASR.vhd" into library work
Parsing entity <ASR>.
Parsing architecture <Behavioral> of entity <asr>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\AND8.vhd" into library work
Parsing entity <AND8>.
Parsing architecture <Behavioral> of entity <and8>.
Parsing VHDL file "C:\Users\ASUS\Desktop\Project\Task1\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Structral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Structral>) from library <work>.

Elaborating entity <AND8> (architecture <Behavioral>) from library <work>.

Elaborating entity <OR8> (architecture <Behavioral>) from library <work>.

Elaborating entity <XOR8> (architecture <Behavioral>) from library <work>.

Elaborating entity <XNOR8> (architecture <Behavioral>) from library <work>.

Elaborating entity <UADD> (architecture <Behavioral>) from library <work>.

Elaborating entity <SADD> (architecture <Behavioral>) from library <work>.

Elaborating entity <UADD_CARRY> (architecture <Behavioral>) from library <work>.

Elaborating entity <SMUL> (architecture <Behavioral>) from library <work>.

Elaborating entity <UMUL> (architecture <Behavioral>) from library <work>.

Elaborating entity <USUB> (architecture <Behavioral>) from library <work>.

Elaborating entity <RotL> (architecture <Behavioral>) from library <work>.

Elaborating entity <RotL_CARRY> (architecture <Behavioral>) from library <work>.

Elaborating entity <LSR> (architecture <Behavioral>) from library <work>.

Elaborating entity <ASR> (architecture <Behavioral>) from library <work>.

Elaborating entity <LSL> (architecture <Behavioral>) from library <work>.

Elaborating entity <BCD2BIN> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\ALU.vhd".
INFO:Xst:3210 - "C:\Users\ASUS\Desktop\Project\Task1\ALU.vhd" line 332: Output port <N> of the instance <u8> is unconnected or connected to loadless signal.
    Found 1-bit 15-to-1 multiplexer for signal <N_TrN[0]_MUX_707_o> created at line 363.
    Found 1-bit 16-to-1 multiplexer for signal <Cout_TrCout[0]_MUX_723_o> created at line 363.
    Found 1-bit 16-to-1 multiplexer for signal <V_TrV[0]_MUX_739_o> created at line 363.
    Found 1-bit 16-to-1 multiplexer for signal <Z_TrZ[0]_MUX_755_o> created at line 363.
    Found 1-bit 16-to-1 multiplexer for signal <X_bin_pal_TrBinPal[0]_MUX_771_o> created at line 363.
    Found 1-bit 16-to-1 multiplexer for signal <X_prime_TrPrime[0]_MUX_787_o> created at line 363.
    Found 1-bit 16-to-1 multiplexer for signal <F_active_TrActive[0]_MUX_803_o> created at line 363.
    Found 8-bit 16-to-1 multiplexer for signal <X> created at line 15.
    Found 8-bit 16-to-1 multiplexer for signal <Y> created at line 15.
    Summary:
	inferred   9 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <AND8>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\AND8.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <AND8> synthesized.

Synthesizing Unit <rem_8u_2u>.
    Related source file is "".
    Found 10-bit adder for signal <n0227> created at line 0.
    Found 10-bit adder for signal <GND_8_o_b[1]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0231> created at line 0.
    Found 9-bit adder for signal <GND_8_o_b[1]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0235> created at line 0.
    Found 8-bit adder for signal <a[7]_b[1]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0239> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_8_o_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0243> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_8_o_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0247> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_8_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0251> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_8_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <n0255> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_8_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <n0259> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_8_o_add_17_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <rem_8u_2u> synthesized.

Synthesizing Unit <rem_8u_3u>.
    Related source file is "".
    Found 11-bit adder for signal <n0233> created at line 0.
    Found 11-bit adder for signal <GND_9_o_b[2]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0237> created at line 0.
    Found 10-bit adder for signal <GND_9_o_b[2]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0241> created at line 0.
    Found 9-bit adder for signal <GND_9_o_b[2]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0245> created at line 0.
    Found 8-bit adder for signal <a[7]_b[2]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0249> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_9_o_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0253> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_9_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_9_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_9_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_9_o_add_17_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <rem_8u_3u> synthesized.

Synthesizing Unit <rem_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <n0241> created at line 0.
    Found 12-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <n0245> created at line 0.
    Found 11-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <n0249> created at line 0.
    Found 10-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <n0253> created at line 0.
    Found 9-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_10_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_10_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <n0269> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_10_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <n0273> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_10_o_add_17_OUT> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <rem_8u_4u> synthesized.

Synthesizing Unit <OR8>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\OR8.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <OR8> synthesized.

Synthesizing Unit <XOR8>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\XOR8.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <XOR8> synthesized.

Synthesizing Unit <XNOR8>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\XNOR8.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <XNOR8> synthesized.

Synthesizing Unit <UADD>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\UADD.vhd".
    Found 9-bit adder for signal <S> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <UADD> synthesized.

Synthesizing Unit <SADD>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\SADD.vhd".
    Found 9-bit adder for signal <SS> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <SADD> synthesized.

Synthesizing Unit <UADD_CARRY>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\UADD_CARRY.vhd".
    Found 9-bit adder for signal <n0064> created at line 27.
    Found 9-bit adder for signal <S> created at line 27.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <UADD_CARRY> synthesized.

Synthesizing Unit <SMUL>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\SMUL.vhd".
    Found 8x8-bit multiplier for signal <SM> created at line 27.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Multiplexer(s).
Unit <SMUL> synthesized.

Synthesizing Unit <UMUL>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\UMUL.vhd".
    Found 8x8-bit multiplier for signal <M> created at line 26.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Multiplexer(s).
Unit <UMUL> synthesized.

Synthesizing Unit <USUB>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\USUB.vhd".
    Found 9-bit adder for signal <S> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <USUB> synthesized.

Synthesizing Unit <RotL>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\RotL.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <RotL> synthesized.

Synthesizing Unit <RotL_CARRY>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\RotL_CARRY.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <RotL_CARRY> synthesized.

Synthesizing Unit <LSR>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\LSR.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <LSR> synthesized.

Synthesizing Unit <ASR>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\ASR.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <ASR> synthesized.

Synthesizing Unit <LSL>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\LSL.vhd".
    Summary:
Unit <LSL> synthesized.

Synthesizing Unit <BCD2BIN>.
    Related source file is "C:\Users\ASUS\Desktop\Project\Task1\BCD2BIN.vhd".
    Found 32-bit adder for signal <n0083> created at line 37.
    Found 32-bit adder for signal <n0086> created at line 37.
    Found 32-bit adder for signal <SN> created at line 37.
    Found 32x5-bit multiplier for signal <n0065> created at line 37.
    Found 32x8-bit multiplier for signal <n0067> created at line 37.
    Found 32x11-bit multiplier for signal <n0069> created at line 37.
    Summary:
	inferred   3 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <BCD2BIN> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 32x11-bit multiplier                                  : 1
 32x5-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 1358
 10-bit adder                                          : 150
 11-bit adder                                          : 120
 12-bit adder                                          : 60
 32-bit adder                                          : 3
 8-bit adder                                           : 870
 9-bit adder                                           : 155
# Comparators                                          : 675
 10-bit comparator lessequal                           : 75
 11-bit comparator lessequal                           : 60
 12-bit comparator lessequal                           : 30
 8-bit comparator lessequal                            : 435
 9-bit comparator lessequal                            : 75
# Multiplexers                                         : 4915
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 4830
 2-bit 2-to-1 multiplexer                              : 15
 3-bit 2-to-1 multiplexer                              : 30
 4-bit 2-to-1 multiplexer                              : 30
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 67
 1-bit xor2                                            : 65
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCD2BIN>.
	The following adders/subtractors are grouped into adder tree <Madd_SN_Madd1> :
 	<Madd_n0083_Madd> in block <BCD2BIN>, 	<Madd_n0086_Madd> in block <BCD2BIN>, 	<Madd_SN_Madd> in block <BCD2BIN>.
	Multiplier <Mmult_n0069> in block <BCD2BIN> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <BCD2BIN> are combined into a MAC<Maddsub_n0069>.
	Multiplier <Mmult_n0067> in block <BCD2BIN> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <BCD2BIN> are combined into a MAC<Maddsub_n0067>.
	Multiplier <Mmult_n0065> in block <BCD2BIN> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <BCD2BIN> are combined into a MAC<Maddsub_n0065>.
Unit <BCD2BIN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 3
 5x11-to-16-bit MAC                                    : 1
 5x5-to-16-bit MAC                                     : 1
 5x8-to-16-bit MAC                                     : 1
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 679
 2-bit adder carry in                                  : 15
 3-bit adder carry in                                  : 30
 4-bit adder carry in                                  : 30
 8-bit adder carry in                                  : 600
 9-bit adder                                           : 3
 9-bit adder carry in                                  : 1
# Comparators                                          : 675
 10-bit comparator lessequal                           : 75
 11-bit comparator lessequal                           : 60
 12-bit comparator lessequal                           : 30
 8-bit comparator lessequal                            : 435
 9-bit comparator lessequal                            : 75
# Multiplexers                                         : 4915
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 4830
 2-bit 2-to-1 multiplexer                              : 15
 3-bit 2-to-1 multiplexer                              : 30
 4-bit 2-to-1 multiplexer                              : 30
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 67
 1-bit xor2                                            : 65
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <UADD_CARRY> ...

Optimizing unit <RotL_CARRY> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 468
#      GND                         : 1
#      LUT2                        : 52
#      LUT3                        : 16
#      LUT4                        : 45
#      LUT5                        : 55
#      LUT6                        : 215
#      MUXCY                       : 32
#      MUXF7                       : 14
#      MUXF8                       : 4
#      VCC                         : 1
#      XORCY                       : 33
# IO Buffers                       : 44
#      IBUF                        : 21
#      OBUF                        : 23
# DSPs                             : 5
#      DSP48A1                     : 5

Device utilization summary:
---------------------------

Selected Device : 6slx25tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  383  out of  15032     2%  
    Number used as Logic:               383  out of  15032     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    383
   Number with an unused Flip Flop:     383  out of    383   100%  
   Number with an unused LUT:             0  out of    383     0%  
   Number of fully used LUT-FF pairs:     0  out of    383     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          44
 Number of bonded IOBs:                  44  out of    190    23%  

Specific Feature Utilization:
 Number of DSP48A1s:                      5  out of     38    13%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 18.815ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1462314 / 23
-------------------------------------------------------------------------
Delay:               18.815ns (Levels of Logic = 10)
  Source:            A<4> (PAD)
  Destination:       F_active (PAD)

  Data Path: A<4> to F_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            93   1.222   1.831  A_4_IBUF (A_4_IBUF)
     DSP48A1:B0->PCOUT47    1   4.400   0.000  u16/Maddsub_n0065 (u16/Maddsub_n0065_PCOUT_to_u16/Maddsub_n0067_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  u16/Maddsub_n0067 (u16/Maddsub_n0067_PCOUT_to_u16/Maddsub_n0069_PCIN_47)
     DSP48A1:PCIN47->P5    6   2.264   1.109  u16/Maddsub_n0069 (TrBCD<5>)
     LUT6:I0->O            1   0.203   0.827  TrActive<15>12 (TrActive<15>11)
     LUT5:I1->O            2   0.203   0.845  TrActive<15>13 (TrActive<15>_bdd0)
     LUT6:I3->O            1   0.205   0.000  Mmux_F_active_TrActive[0]_MUX_803_o_41 (Mmux_F_active_TrActive[0]_MUX_803_o_4)
     MUXF7:I1->O           1   0.140   0.000  Mmux_F_active_TrActive[0]_MUX_803_o_3_f7 (Mmux_F_active_TrActive[0]_MUX_803_o_3_f7)
     MUXF8:I1->O           1   0.152   0.579  Mmux_F_active_TrActive[0]_MUX_803_o_2_f8 (F_active_OBUF)
     OBUF:I->O                 2.571          F_active_OBUF (F_active)
    ----------------------------------------
    Total                     18.815ns (13.625ns logic, 5.190ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.73 secs
 
--> 

Total memory usage is 4559728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

