{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629044444378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629044444391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 00:20:44 2021 " "Processing started: Mon Aug 16 00:20:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629044444391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044444391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c CPU_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c CPU_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044444391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629044446103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629044446104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_RAM " "Found entity 1: CPU_RAM" {  } { { "CPU_RAM.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Design " "Found entity 1: CPU_Design" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerx3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerx3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registerx3 " "Found entity 1: registerx3" {  } { { "registerx3.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/registerx3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_select.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDI_select " "Found entity 1: LDI_select" {  } { { "LDI_select.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/LDI_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_led_hex_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file scan_led_hex_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan_led_hex_disp " "Found entity 1: scan_led_hex_disp" {  } { { "scan_led_hex_disp.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/scan_led_hex_disp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktick.v 1 1 " "Found 1 design units, including 1 entities, in source file clktick.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick " "Found entity 1: clktick" {  } { { "clktick.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/clktick.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_add " "Found entity 1: fifo_add" {  } { { "fifo_add.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/fifo_add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/bin2bcd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extension.v 1 1 " "Found 1 design units, including 1 entities, in source file extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 extension " "Found entity 1: extension" {  } { { "extension.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044457245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044457245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_Design " "Elaborating entity \"CPU_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629044458026 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data1\[15..0\] data " "Bus \"data1\[15..0\]\" found using same base name as \"data\", which might lead to a name conflict." {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } { 144 1928 2112 224 "inst11" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1629044458031 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 144 1928 2112 224 "inst11" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458031 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 144 1928 2112 224 "inst11" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1629044458031 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data1 " "Converted elements in bus name \"data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[15..0\] data115..0 " "Converted element name(s) from \"data1\[15..0\]\" to \"data115..0\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 144 1928 2112 224 "inst11" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458031 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 144 1928 2112 224 "inst11" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1629044458031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_led_hex_disp scan_led_hex_disp:inst2 " "Elaborating entity \"scan_led_hex_disp\" for hierarchy \"scan_led_hex_disp:inst2\"" {  } { { "CPU_Design.bdf" "inst2" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 752 1640 1816 896 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 scan_led_hex_disp.v(22) " "Verilog HDL assignment warning at scan_led_hex_disp.v(22): truncated value with size 32 to match size of target (18)" {  } { { "scan_led_hex_disp.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/scan_led_hex_disp.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629044458039 "|CPU_Design|scan_led_hex_disp:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:inst19 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:inst19\"" {  } { { "CPU_Design.bdf" "inst19" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 904 1424 1600 1048 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:acc " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:acc\"" {  } { { "CPU_Design.bdf" "acc" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 480 352 488 624 "acc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:acc " "Elaborated megafunction instantiation \"LPM_SHIFTREG:acc\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 480 352 488 624 "acc" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:acc " "Instantiated megafunction \"LPM_SHIFTREG:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458138 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 480 352 488 624 "acc" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629044458138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst10 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst10\"" {  } { { "CPU_Design.bdf" "inst10" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 96 1216 1392 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STP Decoder.v(26) " "Verilog HDL or VHDL warning at Decoder.v(26): object \"STP\" assigned a value but never read" {  } { { "Decoder.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/Decoder.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629044458154 "|CPU_Design|Decoder:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine statemachine:statemachine " "Elaborating entity \"statemachine\" for hierarchy \"statemachine:statemachine\"" {  } { { "CPU_Design.bdf" "statemachine" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 136 960 1128 248 "statemachine" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerx3 registerx3:inst " "Elaborating entity \"registerx3\" for hierarchy \"registerx3:inst\"" {  } { { "CPU_Design.bdf" "inst" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 0 968 1104 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick clktick:inst14 " "Elaborating entity \"clktick\" for hierarchy \"clktick:inst14\"" {  } { { "CPU_Design.bdf" "inst14" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { -72 -632 -464 40 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst16 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst16\"" {  } { { "CPU_Design.bdf" "inst16" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 56 -848 -736 104 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst16 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst16\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 56 -848 -736 104 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst16 " "Instantiated megafunction \"LPM_CONSTANT:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458248 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 56 -848 -736 104 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629044458248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst15 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst15\"" {  } { { "CPU_Design.bdf" "inst15" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 0 -848 -736 48 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst15 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst15\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 0 -848 -736 48 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst15 " "Instantiated megafunction \"LPM_CONSTANT:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10 " "Parameter \"LPM_CVALUE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458279 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 0 -848 -736 48 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629044458279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:inst1 " "Elaborating entity \"compare\" for hierarchy \"compare:inst1\"" {  } { { "CPU_Design.bdf" "inst1" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 792 888 1040 904 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:inst4 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:inst4\"" {  } { { "CPU_Design.bdf" "inst4" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 56 1680 1864 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(70) " "Verilog HDL assignment warning at uart_rx.v(70): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/uart_rx.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629044458294 "|CPU_Design|uart_rx:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(85) " "Verilog HDL assignment warning at uart_rx.v(85): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/uart_rx.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629044458294 "|CPU_Design|uart_rx:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:MUX2 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:MUX2\"" {  } { { "CPU_Design.bdf" "MUX2" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 512 880 992 600 "MUX2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:MUX2 " "Elaborated megafunction instantiation \"BUSMUX:MUX2\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 512 880 992 600 "MUX2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:MUX2 " "Instantiated megafunction \"BUSMUX:MUX2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458357 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 512 880 992 600 "MUX2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629044458357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:MUX2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:MUX2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458482 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:MUX2\|lpm_mux:\$00000 BUSMUX:MUX2 " "Elaborated megafunction instantiation \"BUSMUX:MUX2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:MUX2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 512 880 992 600 "MUX2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_msc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_msc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_msc " "Found entity 1: mux_msc" {  } { { "db/mux_msc.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/mux_msc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044458576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044458576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_msc BUSMUX:MUX2\|lpm_mux:\$00000\|mux_msc:auto_generated " "Elaborating entity \"mux_msc\" for hierarchy \"BUSMUX:MUX2\|lpm_mux:\$00000\|mux_msc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:IR1 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:IR1\"" {  } { { "CPU_Design.bdf" "IR1" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 456 552 728 600 "IR1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:IR1 " "Elaborated megafunction instantiation \"LPM_FF:IR1\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 456 552 728 600 "IR1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:IR1 " "Instantiated megafunction \"LPM_FF:IR1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458685 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 456 552 728 600 "IR1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629044458685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_RAM CPU_RAM:RAM " "Elaborating entity \"CPU_RAM\" for hierarchy \"CPU_RAM:RAM\"" {  } { { "CPU_Design.bdf" "RAM" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 288 1496 1712 416 "RAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "CPU_RAM.v" "altsyncram_component" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU_RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "CPU_RAM.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044458904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU_RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file testcontrol.mif " "Parameter \"init_file\" = \"testcontrol.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044458904 ""}  } { { "CPU_RAM.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629044458904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fti1 " "Found entity 1: altsyncram_fti1" {  } { { "db/altsyncram_fti1.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/altsyncram_fti1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044459013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044459013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fti1 CPU_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_fti1:auto_generated " "Elaborating entity \"altsyncram_fti1\" for hierarchy \"CPU_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_fti1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:MUX1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:MUX1\"" {  } { { "CPU_Design.bdf" "MUX1" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 112 664 776 200 "MUX1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 112 664 776 200 "MUX1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:MUX1 " "Instantiated megafunction \"BUSMUX:MUX1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044459123 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 112 664 776 200 "MUX1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629044459123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:MUX1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:MUX1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:MUX1\|lpm_mux:\$00000 BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 112 664 776 200 "MUX1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_isc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_isc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_isc " "Found entity 1: mux_isc" {  } { { "db/mux_isc.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/mux_isc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044459232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044459232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_isc BUSMUX:MUX1\|lpm_mux:\$00000\|mux_isc:auto_generated " "Elaborating entity \"mux_isc\" for hierarchy \"BUSMUX:MUX1\|lpm_mux:\$00000\|mux_isc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:PC\"" {  } { { "CPU_Design.bdf" "PC" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 80 488 624 280 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:PC " "Elaborated megafunction instantiation \"LPM_COUNTER:PC\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 80 488 624 280 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:PC " "Instantiated megafunction \"LPM_COUNTER:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044459451 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 80 488 624 280 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629044459451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7nh " "Found entity 1: cntr_7nh" {  } { { "db/cntr_7nh.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/cntr_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044459560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044459560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7nh LPM_COUNTER:PC\|cntr_7nh:auto_generated " "Elaborating entity \"cntr_7nh\" for hierarchy \"LPM_COUNTER:PC\|cntr_7nh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extension extension:inst11 " "Elaborating entity \"extension\" for hierarchy \"extension:inst11\"" {  } { { "CPU_Design.bdf" "inst11" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 144 1928 2112 224 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDI_select LDI_select:inst12 " "Elaborating entity \"LDI_select\" for hierarchy \"LDI_select:inst12\"" {  } { { "CPU_Design.bdf" "inst12" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 784 440 640 864 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:ALU " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:ALU\"" {  } { { "CPU_Design.bdf" "ALU" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 96 48 208 264 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:ALU " "Elaborated megafunction instantiation \"LPM_ADD_SUB:ALU\"" {  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 96 48 208 264 "ALU" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:ALU " "Instantiated megafunction \"LPM_ADD_SUB:ALU\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044459861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629044459861 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 96 48 208 264 "ALU" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629044459861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8gd " "Found entity 1: add_sub_8gd" {  } { { "db/add_sub_8gd.tdf" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/add_sub_8gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629044459955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044459955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8gd LPM_ADD_SUB:ALU\|add_sub_8gd:auto_generated " "Elaborating entity \"add_sub_8gd\" for hierarchy \"LPM_ADD_SUB:ALU\|add_sub_8gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044459955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629044462922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629044464298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629044464298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "486 " "Implemented 486 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629044464563 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629044464563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "456 " "Implemented 456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629044464563 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1629044464563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629044464563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629044464594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 00:21:04 2021 " "Processing ended: Mon Aug 16 00:21:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629044464594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629044464594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629044464594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629044464594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1629044466513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629044466513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 00:21:05 2021 " "Processing started: Mon Aug 16 00:21:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629044466513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1629044466513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_Design -c CPU_Design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_Design -c CPU_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1629044466513 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1629044466935 ""}
{ "Info" "0" "" "Project  = CPU_Design" {  } {  } 0 0 "Project  = CPU_Design" 0 0 "Fitter" 0 0 1629044466935 ""}
{ "Info" "0" "" "Revision = CPU_Design" {  } {  } 0 0 "Revision = CPU_Design" 0 0 "Fitter" 0 0 1629044466951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1629044467091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1629044467091 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_Design 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"CPU_Design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1629044467140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629044467202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629044467202 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1629044467358 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629044468280 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629044468280 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629044468280 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1629044468280 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629044468296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629044468296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629044468296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629044468296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 1157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629044468296 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1629044468296 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1629044468311 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1629044468327 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_Design.sdc " "Synopsys Design Constraints File file not found: 'CPU_Design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1629044468874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1629044468874 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1629044468874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1629044468889 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1629044468889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node Clock~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629044468921 ""}  } { { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { -152 -952 -776 -136 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629044468921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clktick:inst14\|tick  " "Automatically promoted node clktick:inst14\|tick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629044468921 ""}  } { { "clktick.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/clktick.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629044468921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1629044469249 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629044469249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629044469249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629044469249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629044469249 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1629044469249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1629044469249 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1629044469249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1629044469281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1629044469281 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1629044469281 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629044469312 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1629044469312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1629044469968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629044470106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1629044470122 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1629044471496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629044471496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1629044471793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1629044472530 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1629044472530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1629044473155 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1629044473155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629044473155 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1629044473280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629044473295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629044473467 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629044473467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629044473702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629044474202 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone 10 LP " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock 3.3-V LVTTL M15 " "Pin Clock uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { -152 -952 -776 -136 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1629044474499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL D16 " "Pin reset uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { 944 1032 1200 960 "reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1629044474499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rx 3.3-V LVTTL R1 " "Pin uart_rx uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { uart_rx } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } } { "CPU_Design.bdf" "" { Schematic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf" { { -40 1696 1864 -24 "uart_rx" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1629044474499 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1629044474499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/output_files/CPU_Design.fit.smsg " "Generated suppressed messages file C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/output_files/CPU_Design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1629044474593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5604 " "Peak virtual memory: 5604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629044475277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 00:21:15 2021 " "Processing ended: Mon Aug 16 00:21:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629044475277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629044475277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629044475277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1629044475277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1629044476683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629044476698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 00:21:16 2021 " "Processing started: Mon Aug 16 00:21:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629044476698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1629044476698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_Design -c CPU_Design " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_Design -c CPU_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1629044476698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1629044477308 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1629044477824 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1629044477871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629044478199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 00:21:18 2021 " "Processing ended: Mon Aug 16 00:21:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629044478199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629044478199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629044478199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1629044478199 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1629044478965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1629044479965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629044480027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 00:21:19 2021 " "Processing started: Mon Aug 16 00:21:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629044480027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1629044480027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU_Design -c CPU_Design " "Command: quartus_sta CPU_Design -c CPU_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1629044480027 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1629044480370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1629044481339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1629044481339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044481401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044481401 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_Design.sdc " "Synopsys Design Constraints File file not found: 'CPU_Design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1629044481604 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044481604 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629044481604 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clktick:inst14\|tick clktick:inst14\|tick " "create_clock -period 1.000 -name clktick:inst14\|tick clktick:inst14\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629044481604 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629044481604 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1629044481604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629044481604 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1629044481620 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1629044481636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629044481667 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629044481667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.902 " "Worst-case setup slack is -8.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.902            -445.550 clktick:inst14\|tick  " "   -8.902            -445.550 clktick:inst14\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.920            -263.763 Clock  " "   -3.920            -263.763 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044481667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 Clock  " "    0.434               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clktick:inst14\|tick  " "    0.468               0.000 clktick:inst14\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044481667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629044481683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629044481683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -145.226 clktick:inst14\|tick  " "   -3.201            -145.226 clktick:inst14\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.343 Clock  " "   -3.000            -135.343 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044481698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044481698 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629044481761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1629044481776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1629044482089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629044482167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629044482183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629044482183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.166 " "Worst-case setup slack is -8.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.166            -408.457 clktick:inst14\|tick  " "   -8.166            -408.457 clktick:inst14\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.619            -240.412 Clock  " "   -3.619            -240.412 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044482183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 Clock  " "    0.385               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 clktick:inst14\|tick  " "    0.419               0.000 clktick:inst14\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044482183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629044482198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629044482198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -145.226 clktick:inst14\|tick  " "   -3.201            -145.226 clktick:inst14\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.343 Clock  " "   -3.000            -135.343 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044482245 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629044482292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629044482464 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629044482464 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629044482464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.091 " "Worst-case setup slack is -3.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091            -142.753 clktick:inst14\|tick  " "   -3.091            -142.753 clktick:inst14\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117             -64.810 Clock  " "   -1.117             -64.810 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044482480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Clock  " "    0.180               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clktick:inst14\|tick  " "    0.194               0.000 clktick:inst14\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044482480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629044482480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629044482495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -119.778 Clock  " "   -3.000            -119.778 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -70.000 clktick:inst14\|tick  " "   -1.000             -70.000 clktick:inst14\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629044482495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629044482495 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629044483011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629044483011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629044483120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 00:21:23 2021 " "Processing ended: Mon Aug 16 00:21:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629044483120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629044483120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629044483120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1629044483120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1629044484464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629044484480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 00:21:24 2021 " "Processing started: Mon Aug 16 00:21:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629044484480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629044484480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU_Design -c CPU_Design " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU_Design -c CPU_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629044484480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1629044485945 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_Design.vo C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/simulation/modelsim/ simulation " "Generated file CPU_Design.vo in folder \"C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629044486273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629044486320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 00:21:26 2021 " "Processing ended: Mon Aug 16 00:21:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629044486320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629044486320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629044486320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629044486320 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629044486992 ""}
