============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Apr 11 2023  08:04:27 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-26 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1710                  
      Launch Clock:-     100                  
         Data Path:-    1636                  
             Slack:=     -26                  

Exceptions/Constraints:
  output_delay             -500            ou_del_18_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     100   200     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    208     308    83      4    6.9  DFFARX2_LVT wptr_full/wfull_reg/QN  
     38     346    56      1   21.8  INVX8_LVT   wptr_full/fopt2632/Y    
   1389    1736   889      1 1433.8  D8I1025_NS  io_t_wfull/PADIO        
      0    1736     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-19 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1669                  
             Slack:=     -19                  

Exceptions/Constraints:
  output_delay             -500            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     100   200     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    238     338   103      3    6.5  DFFASX2_LVT rptr_empty/rempty_reg/QN  
     39     377    64      1   21.8  INVX8_LVT   rptr_empty/g1814/Y        
   1392    1769   888      1 1433.8  D8I1025_NS  io_t_rempty/PADIO         
      0    1769     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 3: MET (1 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-    1054                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
     87     614    72      6    3.7  AND2X1_LVT  rptr_empty/g50/Y         
     82     696    48      1    1.7  AND3X1_LVT  rptr_empty/g1740__1795/Y 
     94     790    41      2    1.3  XNOR2X2_LVT rptr_empty/g1722__5526/Y 
     46     836    43      3    2.2  INVX1_LVT   rptr_empty/g1719/Y       
     85     920    55      2    2.2  AO22X1_LVT  rptr_empty/g1709__5107/Y 
    106    1026    36      1    0.5  XNOR2X2_LVT rptr_empty/g1607__2802/Y 
     87    1114    41      1    0.5  AND4X1_LVT  rptr_empty/g1603__5526/Y 
     65    1179    33      1    0.5  AND3X1_LVT  rptr_empty/g1602__1811/Y 
      0    1179     -      1      -  DFFASX2_LVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: MET (1 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-    1007                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                  
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT        
     31     559    83      2    1.3  INVX0_LVT   wptr_full/g2528/Y     
     95     654    39      1    0.7  OA21X1_LVT  wptr_full/g80/Y       
     74     728    41      4    2.5  OR2X1_LVT   wptr_full/g78/Y       
     37     765    32      2    1.1  INVX1_LVT   wptr_full/g2613/Y     
     98     863    51      2    1.7  AO22X1_LVT  wptr_full/g76/Y       
    125     988    43      1    0.6  XNOR2X1_LVT wptr_full/g2612/Y     
     53    1041    26      1    0.4  AND2X1_LVT  wptr_full/g1003/Y     
     92    1133    41      1    0.5  AND4X1_LVT  wptr_full/g999/Y      
      0    1133     -      1      -  DFFARX2_LVT wptr_full/wfull_reg/D 
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: MET (2 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[2]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     524     -      1      -  DFFARX1_LVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: MET (2 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[5]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     524     -      1      -  DFFARX1_LVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (2 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[1]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     524     -      1      -  DFFARX1_LVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (2 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[3]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     524     -      1      -  DFFARX1_LVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (2 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[7]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     524     -      1      -  DFFARX1_LVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (2 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[4]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     524     -      1      -  DFFARX1_LVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (2 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[0]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     524     -      1      -  DFFARX1_LVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (2 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      94                  
       Uncertainty:-      70                  
     Required Time:=     526                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[6]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     524     -      1      -  DFFARX1_LVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (47 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1603                  
             Slack:=      47                  

Exceptions/Constraints:
  output_delay             -500            ou_del_16_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
     97     197    41      1    0.7  SRAM2RW128x8 fifomem/genblk1_7__U/O2[0] 
    109     306    77      1   21.8  NBUFFX4_LVT  fifomem/g204/Y             
   1397    1703   885      1 1433.8  D8I1025_NS   io_l_rdata_0_/PADIO        
      0    1703     -      -      -  (port)       rdata[0]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (47 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1603                  
             Slack:=      47                  

Exceptions/Constraints:
  output_delay             -500            ou_del_15_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
     97     197    41      1    0.7  SRAM2RW128x8 fifomem/genblk1_7__U/O2[1] 
    109     306    77      1   21.8  NBUFFX4_LVT  fifomem/g203/Y             
   1397    1703   885      1 1433.8  D8I1025_NS   io_l_rdata_1_/PADIO        
      0    1703     -      -      -  (port)       rdata[1]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (47 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1603                  
             Slack:=      47                  

Exceptions/Constraints:
  output_delay             -500            ou_del_14_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
     97     197    41      1    0.7  SRAM2RW128x8 fifomem/genblk1_7__U/O2[2] 
    109     306    77      1   21.8  NBUFFX4_LVT  fifomem/g197/Y             
   1397    1703   885      1 1433.8  D8I1025_NS   io_l_rdata_2_/PADIO        
      0    1703     -      -      -  (port)       rdata[2]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (47 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1603                  
             Slack:=      47                  

Exceptions/Constraints:
  output_delay             -500            ou_del_13_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
     97     197    41      1    0.7  SRAM2RW128x8 fifomem/genblk1_7__U/O2[3] 
    109     306    77      1   21.8  NBUFFX4_LVT  fifomem/g202/Y             
   1397    1703   885      1 1433.8  D8I1025_NS   io_l_rdata_3_/PADIO        
      0    1703     -      -      -  (port)       rdata[3]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (47 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1603                  
             Slack:=      47                  

Exceptions/Constraints:
  output_delay             -500            ou_del_12_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
     97     197    41      1    0.7  SRAM2RW128x8 fifomem/genblk1_7__U/O2[4] 
    109     306    77      1   21.8  NBUFFX4_LVT  fifomem/g201/Y             
   1397    1703   885      1 1433.8  D8I1025_NS   io_l_rdata_4_/PADIO        
      0    1703     -      -      -  (port)       rdata[4]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (47 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1603                  
             Slack:=      47                  

Exceptions/Constraints:
  output_delay             -500            ou_del_11_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
     97     197    41      1    0.7  SRAM2RW128x8 fifomem/genblk1_7__U/O2[5] 
    109     306    77      1   21.8  NBUFFX4_LVT  fifomem/g200/Y             
   1397    1703   885      1 1433.8  D8I1025_NS   io_l_rdata_5_/PADIO        
      0    1703     -      -      -  (port)       rdata[5]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (47 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1603                  
             Slack:=      47                  

Exceptions/Constraints:
  output_delay             -500            ou_del_10_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
     97     197    41      1    0.7  SRAM2RW128x8 fifomem/genblk1_7__U/O2[6] 
    109     306    77      1   21.8  NBUFFX4_LVT  fifomem/g199/Y             
   1397    1703   885      1 1433.8  D8I1025_NS   io_l_rdata_6_/PADIO        
      0    1703     -      -      -  (port)       rdata[6]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (47 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1603                  
             Slack:=      47                  

Exceptions/Constraints:
  output_delay             -500            ou_del 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
     97     197    41      1    0.7  SRAM2RW128x8 fifomem/genblk1_7__U/O2[7] 
    109     306    77      1   21.8  NBUFFX4_LVT  fifomem/g198/Y             
   1397    1703   885      1 1433.8  D8I1025_NS   io_l_rdata_7_/PADIO        
      0    1703     -      -      -  (port)       rdata[7]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (208 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      74                  
       Uncertainty:-      70                  
     Required Time:=    1176                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     843                  
             Slack:=     208                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT            
     87     614    72      6    3.7  AND2X1_LVT  rptr_empty/g50/Y          
     73     687    88      1    1.0  NAND4X0_LVT rptr_empty/g1816/Y        
    136     823    50      3    1.8  HADDX1_LVT  rptr_empty/g1775__6260/SO 
     44     867    40      3    1.5  INVX1_LVT   rptr_empty/g1716/Y        
    101     969    52      3    1.6  MUX21X1_LVT rptr_empty/g1706__6417/Y  
      0     969     -      3      -  DFFARX1_LVT rptr_empty/rptr_reg_9_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: MET (211 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1139                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     802                  
             Slack:=     211                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     84     612   138      3    2.1  NAND3X0_LVT wptr_full/g51/Y         
    182     794    50      2    2.9  AOI22X1_LVT wptr_full/g2/Y          
    134     928    42      1    0.5  XNOR2X1_LVT wptr_full/g1011/Y       
      0     928     -      1      -  DFFARX1_LVT wptr_full/wptr_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: MET (222 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     793                  
             Slack:=     222                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     84     612    69      6    3.4  AND2X1_LVT  wptr_full/g26/Y         
     43     655    61      1    0.5  NAND3X0_LVT wptr_full/g2482__6783/Y 
    108     763    59      4    3.7  OA21X1_LVT  wptr_full/g921/Y        
     66     829    61      3    2.3  INVX0_LVT   wptr_full/g920/Y        
     89     918    37      1    0.5  AO22X1_LVT  wptr_full/g919/Y        
      0     918     -      1      -  DFFARX1_LVT wptr_full/wptr_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: MET (232 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      74                  
       Uncertainty:-      70                  
     Required Time:=    1136                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     779                  
             Slack:=     232                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT           
     84     612   138      3    2.1  NAND3X0_LVT wptr_full/g51/Y          
    156     768    51      2    1.4  HADDX1_LVT  wptr_full/g2471__2640/SO 
     40     808    36      2    1.0  INVX1_LVT   wptr_full/g2468/Y        
     97     905    51      3    1.8  AO22X1_LVT  wptr_full/g2463__7410/Y  
      0     905     -      3      -  DFFARX1_LVT wptr_full/wptr_reg_9_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: MET (246 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     100                  
         Data Path:-     808                  
             Slack:=     246                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    216     316    40     10  1.2  DFFARX1_LVT wptr_full/wbin_reg_0_/Q   
     66     381    36      2  1.0  AND2X1_LVT  wptr_full/g54/Y           
    106     487    66      4  2.0  AND4X1_LVT  wptr_full/g52/Y           
    101     588    63      6  3.3  AND2X1_LVT  wptr_full/g26/Y           
     65     653    52      1  0.6  NAND2X0_LVT wptr_full/g68/Y           
     83     736    51      2  1.8  AO22X1_LVT  wptr_full/g11/Y           
     64     800    38      3  2.9  NBUFFX2_LVT wptr_full/g2107/Y         
    108     908    47      1  0.5  MUX21X1_LVT wptr_full/g2636/Y         
      0     908     -      1    -  DFFARX1_LVT wptr_full/wptr_reg_6_/D   
#------------------------------------------------------------------------



Path 26: MET (248 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1175                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     802                  
             Slack:=     248                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2574.1  (arrival)   rinc                      
    317     443   162      9    5.6  I1025_NS    io_b_rinc/DOUT            
    138     581    65      6    3.6  AND2X1_LVT  rptr_empty/g50/Y          
     74     655    62      1    1.0  NAND2X0_LVT rptr_empty/g1736__1797/Y  
    125     780    51      3    1.9  HADDX1_LVT  rptr_empty/g1771__2398/SO 
     45     825    41      3    1.6  INVX1_LVT   rptr_empty/fopt1785/Y     
    102     928    55      2    2.2  AO22X1_LVT  rptr_empty/g1713__8428/Y  
      0     928     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_6_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: MET (255 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1175                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     795                  
             Slack:=     255                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
     87     614    72      6    3.7  AND2X1_LVT  rptr_empty/g50/Y         
     82     696    48      1    1.7  AND3X1_LVT  rptr_empty/g1740__1795/Y 
     94     790    41      2    1.3  XNOR2X2_LVT rptr_empty/g1722__5526/Y 
     46     836    43      3    2.2  INVX1_LVT   rptr_empty/g1719/Y       
     85     920    55      2    2.2  AO22X1_LVT  rptr_empty/g1709__5107/Y 
      0     920     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (256 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1139                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     758                  
             Slack:=     256                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     84     612    69      6    3.4  AND2X1_LVT  wptr_full/g26/Y         
    127     739    77      5    4.2  AO22X1_LVT  wptr_full/g55/Y         
    144     883    42      1    0.5  XNOR2X1_LVT wptr_full/g1009/Y       
      0     883     -      1      -  DFFARX1_LVT wptr_full/wptr_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: MET (272 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     780                  
             Slack:=     272                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2574.1  (arrival)   rinc                      
    317     443   162      9    5.6  I1025_NS    io_b_rinc/DOUT            
    138     581    65      6    3.6  AND2X1_LVT  rptr_empty/g50/Y          
     74     655    62      1    1.0  NAND2X0_LVT rptr_empty/g1736__1797/Y  
    125     780    51      3    1.9  HADDX1_LVT  rptr_empty/g1771__2398/SO 
     45     825    41      3    1.6  INVX1_LVT   rptr_empty/fopt1785/Y     
     80     905    50      2    1.7  AO22X1_LVT  rptr_empty/g1698__1666/Y  
      0     905     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_5_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: MET (273 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      74                  
       Uncertainty:-      70                  
     Required Time:=    1136                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     738                  
             Slack:=     273                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     31     559    83      2    1.3  INVX0_LVT   wptr_full/g2528/Y       
     95     654    39      1    0.7  OA21X1_LVT  wptr_full/g80/Y         
     74     728    41      4    2.5  OR2X1_LVT   wptr_full/g78/Y         
     37     765    32      2    1.1  INVX1_LVT   wptr_full/g2613/Y       
     98     863    51      2    1.7  AO22X1_LVT  wptr_full/g76/Y         
      0     863     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: MET (276 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1137                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     736                  
             Slack:=     276                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     31     559    83      2    1.3  INVX0_LVT   wptr_full/g2528/Y       
     95     654    39      1    0.7  OA21X1_LVT  wptr_full/g80/Y         
     74     728    41      4    2.5  OR2X1_LVT   wptr_full/g78/Y         
     37     765    32      2    1.1  INVX1_LVT   wptr_full/g2613/Y       
     96     861    47      3    1.7  MUX21X2_LVT wptr_full/g2635/Y       
      0     861     -      3      -  DFFARX1_LVT wptr_full/wptr_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: MET (279 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      75                  
       Uncertainty:-      70                  
     Required Time:=    1135                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     731                  
             Slack:=     279                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2574.1  (arrival)   winc                    
    318     443   162     19    6.1  I1025_NS    io_b_winc/DOUT          
    132     575   109      1    1.3  NAND2X0_LVT wptr_full/g2511__2883/Y 
    125     700    54      4    2.4  XOR2X2_LVT  wptr_full/g2502__9315/Y 
     52     752    47      4    2.2  INVX1_LVT   wptr_full/g2499/Y       
    104     856    55      2    2.2  AO22X1_LVT  wptr_full/g2466__5477/Y 
      0     856     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (288 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     763                  
             Slack:=     288                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT            
     58     585   120      1    1.0  NAND4X0_LVT rptr_empty/g1804/Y        
    151     736    51      3    1.7  HADDX1_LVT  rptr_empty/g1727__1818/SO 
     53     789    48      3    1.6  INVX0_LVT   rptr_empty/fopt1784/Y     
     99     889    50      2    1.7  AO22X1_LVT  rptr_empty/g1708__2398/Y  
      0     889     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_7_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: MET (292 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     760                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT            
     87     614    72      6    3.7  AND2X1_LVT  rptr_empty/g50/Y          
    133     747    54      4    2.3  HADDX1_LVT  rptr_empty/g1767__1788/SO 
     42     788    38      2    1.1  INVX1_LVT   rptr_empty/g1718/Y        
     96     885    50      2    1.7  AO22X1_LVT  rptr_empty/g1711__6260/Y  
      0     885     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_3_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: MET (293 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      65                  
       Uncertainty:-      70                  
     Required Time:=    1185                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     766                  
             Slack:=     293                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
     76     603    53      1    1.2  AND3X1_LVT  rptr_empty/g53/Y         
    142     745    57      3    1.9  XNOR2X1_LVT rptr_empty/g49/Y         
     28     772    39      3    1.5  INVX1_LVT   rptr_empty/g48/Y         
    119     892    64      2    2.2  MUX21X1_LVT rptr_empty/g47/Y         
      0     892     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (304 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     748                  
             Slack:=     304                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
     76     603    53      1    1.2  AND3X1_LVT  rptr_empty/g53/Y         
    124     727    54      3    1.9  XNOR2X1_LVT rptr_empty/g49/Y         
     46     773    41      3    1.5  INVX1_LVT   rptr_empty/g48/Y         
    100     873    50      2    1.7  AO22X1_LVT  rptr_empty/g1707__5477/Y 
      0     873     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: MET (305 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     704                  
             Slack:=     305                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     84     612    69      6    3.4  AND2X1_LVT  wptr_full/g26/Y         
     43     655    61      1    0.5  NAND3X0_LVT wptr_full/g2482__6783/Y 
    108     763    59      4    3.7  OA21X1_LVT  wptr_full/g921/Y        
     66     829    61      3    2.3  INVX0_LVT   wptr_full/g920/Y        
      0     829     -      3      -  DFFARX1_LVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: MET (306 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     746                  
             Slack:=     306                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT            
     87     614    72      6    3.7  AND2X1_LVT  rptr_empty/g50/Y          
    133     747    54      4    2.3  HADDX1_LVT  rptr_empty/g1767__1788/SO 
     42     788    38      2    1.1  INVX1_LVT   rptr_empty/g1718/Y        
     82     871    50      2    1.7  AO22X1_LVT  rptr_empty/g1699__7410/Y  
      0     871     -      2      -  DFFARX1_LVT rptr_empty/rptr_reg_4_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: MET (308 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1139                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     705                  
             Slack:=     308                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     59     586   112      1    1.7  NAND2X0_LVT wptr_full/g2517__5477/Y 
    106     692    51      3    1.9  XNOR2X2_LVT wptr_full/g2530__4319/Y 
     44     736    40      3    1.5  INVX1_LVT   wptr_full/g2507/Y       
     94     830    43      2    1.1  AO22X1_LVT  wptr_full/g2104/Y       
      0     830     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: MET (311 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      62                  
       Uncertainty:-      70                  
     Required Time:=    1148                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     711                  
             Slack:=     311                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     69     597    53      3    1.7  AND2X1_LVT  wptr_full/g63/Y         
     32     629    43      1    0.5  NAND2X0_LVT wptr_full/g61/Y         
     83     712    43      2    1.6  OA21X1_LVT  wptr_full/g60/Y         
    125     837    59      2    1.7  MUX21X1_LVT wptr_full/g2637/Y       
      0     837     -      2      -  DFFARX1_LVT wptr_full/wptr_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (312 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     742                  
             Slack:=     312                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT            
     87     614    72      6    3.7  AND2X1_LVT  rptr_empty/g50/Y          
     73     687    88      1    1.0  NAND4X0_LVT rptr_empty/g1816/Y        
    136     823    50      3    1.8  HADDX1_LVT  rptr_empty/g1775__6260/SO 
     44     867    40      3    1.5  INVX1_LVT   rptr_empty/g1716/Y        
      0     867     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (333 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      69                  
       Uncertainty:-      70                  
     Required Time:=    1141                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     682                  
             Slack:=     333                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT           
     84     612   138      3    2.1  NAND3X0_LVT wptr_full/g51/Y          
    156     768    51      2    1.4  HADDX1_LVT  wptr_full/g2471__2640/SO 
     40     808    36      2    1.0  INVX1_LVT   wptr_full/g2468/Y        
      0     808     -      2      -  DFFARX1_LVT wptr_full/wbin_reg_9_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (340 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     700                  
             Slack:=     340                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    216     316    40     10  1.2  DFFARX1_LVT wptr_full/wbin_reg_0_/Q   
     66     381    36      2  1.0  AND2X1_LVT  wptr_full/g54/Y           
    106     487    66      4  2.0  AND4X1_LVT  wptr_full/g52/Y           
    101     588    63      6  3.3  AND2X1_LVT  wptr_full/g26/Y           
     65     653    52      1  0.6  NAND2X0_LVT wptr_full/g68/Y           
     83     736    51      2  1.8  AO22X1_LVT  wptr_full/g11/Y           
     64     800    38      3  2.9  NBUFFX2_LVT wptr_full/g2107/Y         
      0     800     -      3    -  DFFARX1_LVT wptr_full/wbin_reg_6_/D   
#------------------------------------------------------------------------



Path 44: MET (343 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1179                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     710                  
             Slack:=     343                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
     87     614    72      6    3.7  AND2X1_LVT  rptr_empty/g50/Y         
     82     696    48      1    1.7  AND3X1_LVT  rptr_empty/g1740__1795/Y 
     94     790    41      2    1.3  XNOR2X2_LVT rptr_empty/g1722__5526/Y 
     46     836    43      3    2.2  INVX1_LVT   rptr_empty/g1719/Y       
      0     836     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (347 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1139                  
      Launch Clock:-     100                  
         Data Path:-     692                  
             Slack:=     347                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   wptr_full/wbin_reg_4_/CLK 
    220     320    43     11  1.7  DFFARX1_LVT wptr_full/wbin_reg_4_/Q   
     85     405    44      5  2.7  AND2X1_LVT  wptr_full/g2629/Y         
     99     504    57      2  0.9  AND4X1_LVT  wptr_full/g53/Y           
    118     622    59      1  1.2  AND4X1_LVT  wptr_full/g2620/Y         
    123     745    54      3  1.8  XNOR2X1_LVT wptr_full/g1016/Y         
     46     792    42      3  1.6  INVX1_LVT   wptr_full/g1015/Y         
      0     792     -      3    -  DFFARX1_LVT wptr_full/wbin_reg_10_/D  
#------------------------------------------------------------------------



Path 46: MET (354 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1179                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     700                  
             Slack:=     354                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2574.1  (arrival)   rinc                      
    317     443   162      9    5.6  I1025_NS    io_b_rinc/DOUT            
    138     581    65      6    3.6  AND2X1_LVT  rptr_empty/g50/Y          
     74     655    62      1    1.0  NAND2X0_LVT rptr_empty/g1736__1797/Y  
    125     780    51      3    1.9  HADDX1_LVT  rptr_empty/g1771__2398/SO 
     45     825    41      3    1.6  INVX1_LVT   rptr_empty/fopt1785/Y     
      0     825     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_6_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (362 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1179                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     691                  
             Slack:=     362                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
      7     534    69      1    0.6  INVX1_LVT   rptr_empty/g54/Y         
     90     624    37      1    0.7  OA21X1_LVT  rptr_empty/g58/Y         
     76     701    44      3    2.9  OR2X1_LVT   rptr_empty/g1800/Y       
    116     817    43      3    1.6  XOR2X2_LVT  rptr_empty/g1799/Y       
      0     817     -      3      -  DFFARX1_LVT rptr_empty/rptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: MET (377 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     677                  
             Slack:=     377                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
     87     614    72      6    3.7  AND2X1_LVT  rptr_empty/g50/Y         
     50     664    63      1    0.5  NAND3X0_LVT rptr_empty/g1730__1792/Y 
     96     760    45      3    1.9  OA21X1_LVT  rptr_empty/g1723__6783/Y 
     42     803    38      3    1.6  INVX1_LVT   rptr_empty/g1720/Y       
      0     803     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: MET (379 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      78                  
       Uncertainty:-      70                  
     Required Time:=    1132                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     628                  
             Slack:=     379                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     66     594   129      1    1.3  NAND4X0_LVT wptr_full/g25/Y         
    160     754    66      6    4.4  XOR2X2_LVT  wptr_full/g924/Y        
      0     754     -      6      -  DFFARX1_LVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (385 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      72                  
       Uncertainty:-      70                  
     Required Time:=    1138                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     627                  
             Slack:=     385                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2574.1  (arrival)   winc                    
    318     443   162     19    6.1  I1025_NS    io_b_winc/DOUT          
    132     575   109      1    1.3  NAND2X0_LVT wptr_full/g2511__2883/Y 
    125     700    54      4    2.4  XOR2X2_LVT  wptr_full/g2502__9315/Y 
     52     752    47      4    2.2  INVX1_LVT   wptr_full/g2499/Y       
      0     752     -      4      -  DFFARX1_LVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (388 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     664                  
             Slack:=     388                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT            
     58     585   120      1    1.0  NAND4X0_LVT rptr_empty/g1804/Y        
    151     736    51      3    1.7  HADDX1_LVT  rptr_empty/g1727__1818/SO 
     53     789    48      3    1.6  INVX0_LVT   rptr_empty/fopt1784/Y     
      0     789     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_7_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (389 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1137                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     622                  
             Slack:=     389                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     31     559    83      2    1.3  INVX0_LVT   wptr_full/g2528/Y       
    113     672    28      1    0.6  NOR3X0_LVT  wptr_full/g79/Y         
     76     748    49      4    2.5  OR2X1_LVT   wptr_full/g78/Y         
      0     748     -      4      -  DFFARX1_LVT wptr_full/wbin_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (390 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_0_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (390 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_1_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (390 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_2_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (390 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_3_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (390 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_4_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (390 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_5_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (390 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_6_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (390 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_7_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (390 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_0_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (390 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_1_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (390 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_2_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (390 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_3_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (390 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_4_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (390 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_5_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (390 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_6_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (390 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_7_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (390 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_0_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: MET (390 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_1_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (390 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_2_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (390 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_3_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (390 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_4_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: MET (390 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_5_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (390 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_6_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (390 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_7_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (390 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_0_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (390 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_1_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (390 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_2_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (390 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_3_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (390 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_4_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (390 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_5_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (390 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_6_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (390 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_7_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: MET (390 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_0_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (390 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_1_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (390 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_2_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (390 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_3_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (390 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_4_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (390 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_5_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (390 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_6_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (390 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_7_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (390 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_0_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (390 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_1_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (390 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_2_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (390 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_3_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (390 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_4_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (390 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_5_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (390 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_6_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (390 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_7_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (390 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_0_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (390 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_1_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (390 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_2_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (390 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_3_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (390 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_4_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (390 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_5_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (390 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_6_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (390 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_7_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (390 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_0_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_0_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (390 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_1_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_1_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (390 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_2_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_2_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (390 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_3_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_3_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (390 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_4_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_4_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (390 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_5_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_5_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (390 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_6_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_6_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (390 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -83                  
       Uncertainty:-      70                  
     Required Time:=    1293                  
      Launch Clock:-     690                  
         Data Path:-     213                  
             Slack:=     390                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   200      8    -  (arrival)    wdata_reg_7_/CLK           
    213     903    32      8  0.0  DFFARX1_LVT  wdata_reg_7_/Q             
      0     903     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (391 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1130                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     614                  
             Slack:=     391                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     84     612    69      6    3.4  AND2X1_LVT  wptr_full/g26/Y         
    127     739    77      5    4.2  AO22X1_LVT  wptr_full/g55/Y         
      0     739     -      5      -  DFFARX1_LVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (395 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1179                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     659                  
             Slack:=     395                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT            
     58     585   120      1    1.0  NAND4X0_LVT rptr_empty/g1803/Y        
    153     738    53      3    1.9  HADDX1_LVT  rptr_empty/g1769__5477/SO 
     46     784    42      3    1.6  INVX1_LVT   rptr_empty/g1739/Y        
      0     784     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_3_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (402 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1179                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     652                  
             Slack:=     402                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT            
     73     600   111      1    1.0  NAND4X0_LVT rptr_empty/g1/Y           
    130     729    56      3    1.9  HADDX1_LVT  rptr_empty/g1773__1791/SO 
     48     777    43      3    1.6  INVX1_LVT   rptr_empty/g1710/Y        
      0     777     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_5_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (403 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     611                  
             Slack:=     403                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     59     586   112      1    1.7  NAND2X0_LVT wptr_full/g2517__5477/Y 
    106     692    51      3    1.9  XNOR2X2_LVT wptr_full/g2530__4319/Y 
     44     736    40      3    1.5  INVX1_LVT   wptr_full/g2507/Y       
      0     736     -      3      -  DFFARX1_LVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (406 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      71                  
       Uncertainty:-      70                  
     Required Time:=    1179                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     647                  
             Slack:=     406                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
     76     603    53      1    1.2  AND3X1_LVT  rptr_empty/g53/Y         
    124     727    54      3    1.9  XNOR2X1_LVT rptr_empty/g49/Y         
     46     773    41      3    1.5  INVX1_LVT   rptr_empty/g48/Y         
      0     773     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (434 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      72                  
       Uncertainty:-      70                  
     Required Time:=    1138                  
      Launch Clock:-     100                  
         Data Path:-     604                  
             Slack:=     434                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    224     324    47     11  2.2  DFFARX1_LVT wptr_full/wbin_reg_1_/Q   
     63     387    74      2  1.3  NAND3X0_LVT wptr_full/g42/Y           
     38     425    52      3  1.6  INVX0_LVT   wptr_full/g41/Y           
     72     497    31      2  1.0  AND2X1_LVT  wptr_full/g2631/Y         
     71     568    52      3  1.6  AND2X1_LVT  wptr_full/g63/Y           
     57     624    51      1  0.5  NAND2X0_LVT wptr_full/g61/Y           
     80     704    45      2  1.6  OA21X1_LVT  wptr_full/g60/Y           
      0     704     -      2    -  DFFARX1_LVT wptr_full/wbin_reg_3_/D   
#------------------------------------------------------------------------



Path 123: MET (444 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      60                  
       Uncertainty:-      70                  
     Required Time:=    1190                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     621                  
             Slack:=     444                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT            
     87     614    72      6    3.7  AND2X1_LVT  rptr_empty/g50/Y          
    133     747    54      4    2.3  HADDX1_LVT  rptr_empty/g1767__1788/SO 
      0     747     -      4      -  DFFARX1_LVT rptr_empty/rbin_reg_4_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (468 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     541                  
             Slack:=     468                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    402     528   183     19    6.4  I1025_NS    io_b_winc/DOUT          
     68     596    47      1    0.5  AND3X1_LVT  wptr_full/g2500__4733/Y 
     71     667    58      4    2.4  AO21X1_LVT  wptr_full/g2494__5115/Y 
      0     667     -      4      -  DFFARX1_LVT wptr_full/wbin_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (494 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      74                  
       Uncertainty:-      70                  
     Required Time:=    1176                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     556                  
             Slack:=     494                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
     69     596    48      1    0.6  AND3X1_LVT  rptr_empty/g59/Y         
     85     682    54      3    2.9  OR2X1_LVT   rptr_empty/g1800/Y       
      0     682     -      3      -  DFFARX1_LVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (510 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      73                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     542                  
             Slack:=     510                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    402     527   183      9    5.6  I1025_NS    io_b_rinc/DOUT           
     57     584    43      1    0.6  AND2X1_LVT  rptr_empty/g1809/Y       
     83     667    48      2    1.8  OA21X1_LVT  rptr_empty/g1801/Y       
      0     667     -      2      -  DFFARX1_LVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (625 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1131                  
      Launch Clock:-     100                  
         Data Path:-     406                  
             Slack:=     625                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_9_/CLK 
    255     355    78      7  4.5  DFFARX1_LVT  wptr_full/wbin_reg_9_/Q   
     24     379    43      2  1.1  INVX1_LVT    fifomem/g246/Y            
     68     447    73      2  1.3  NAND2X0_LVT  fifomem/g243__1705/Y      
     20     468    37      1  0.5  INVX0_LVT    fifomem/g242/Y            
     38     506    43      1  0.0  NAND2X0_LVT  fifomem/g232__5107/Y      
      0     506     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (628 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     100                  
         Data Path:-     406                  
             Slack:=     628                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_9_/CLK 
    255     355    78      7  4.5  DFFARX1_LVT  wptr_full/wbin_reg_9_/Q   
     24     379    43      2  1.1  INVX1_LVT    fifomem/g246/Y            
     68     447    73      2  1.3  NAND2X0_LVT  fifomem/g243__1705/Y      
     58     506    26      1  0.0  OR2X1_LVT    fifomem/g233__6260/Y      
      0     506     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (638 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1131                  
      Launch Clock:-     100                  
         Data Path:-     393                  
             Slack:=     638                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    246     346    66      6  3.3  DFFARX1_LVT  wptr_full/wbin_reg_7_/Q   
     23     369    38      2  1.0  INVX1_LVT    fifomem/g245/Y            
     66     434    76      2  1.3  NAND2X0_LVT  fifomem/g240__1617/Y      
     20     455    38      1  0.5  INVX0_LVT    fifomem/g239/Y            
     38     493    43      1  0.0  NAND2X0_LVT  fifomem/g237__6783/Y      
      0     493     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (641 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     100                  
         Data Path:-     393                  
             Slack:=     641                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    246     346    66      6  3.3  DFFARX1_LVT  wptr_full/wbin_reg_7_/Q   
     23     369    38      2  1.0  INVX1_LVT    fifomem/g245/Y            
     66     434    76      2  1.3  NAND2X0_LVT  fifomem/g240__1617/Y      
     59     493    26      1  0.0  OR2X1_LVT    fifomem/g235__8428/Y      
      0     493     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (649 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1131                  
      Launch Clock:-     100                  
         Data Path:-     382                  
             Slack:=     649                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_9_/CLK 
    255     355    78      7  4.5  DFFARX1_LVT  wptr_full/wbin_reg_9_/Q   
     24     379    43      2  1.1  INVX1_LVT    fifomem/g246/Y            
     68     447    32      2  1.0  AND2X1_LVT   fifomem/g241__2802/Y      
     35     482    43      1  0.0  NAND2X0_LVT  fifomem/g231__2398/Y      
      0     482     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (651 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      77                  
       Uncertainty:-      70                  
     Required Time:=    1133                  
      Launch Clock:-     100                  
         Data Path:-     382                  
             Slack:=     651                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_9_/CLK 
    255     355    78      7  4.5  DFFARX1_LVT  wptr_full/wbin_reg_9_/Q   
     24     379    43      2  1.1  INVX1_LVT    fifomem/g246/Y            
     68     447    32      2  1.0  AND2X1_LVT   fifomem/g241__2802/Y      
     35     482    34      1  0.0  NAND2X0_LVT  fifomem/g236__5526/Y      
      0     482     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (664 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     407                  
             Slack:=     664                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    256     356    79      6  4.6  DFFARX1_LVT  rptr_empty/rbin_reg_9_/Q   
     24     380    44      2  1.1  INVX1_LVT    fifomem/g263/Y             
     68     448    73      2  1.3  NAND2X0_LVT  fifomem/g260__2883/Y       
     20     469    37      1  0.5  INVX0_LVT    fifomem/g259/Y             
     38     507    45      1  0.0  NAND2X0_LVT  fifomem/g249__7098/Y       
      0     507     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (667 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1174                  
      Launch Clock:-     100                  
         Data Path:-     407                  
             Slack:=     667                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    256     356    79      6  4.6  DFFARX1_LVT  rptr_empty/rbin_reg_9_/Q   
     24     380    44      2  1.1  INVX1_LVT    fifomem/g263/Y             
     68     448    73      2  1.3  NAND2X0_LVT  fifomem/g260__2883/Y       
     58     507    27      1  0.0  OR2X1_LVT    fifomem/g250__6131/Y       
      0     507     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (672 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     398                  
             Slack:=     672                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    250     350    71      6  3.8  DFFARX1_LVT  rptr_empty/rbin_reg_7_/Q   
     23     373    40      2  1.0  INVX1_LVT    fifomem/g262/Y             
     67     439    76      2  1.3  NAND2X0_LVT  fifomem/g257__9315/Y       
     20     460    38      1  0.5  INVX0_LVT    fifomem/g256/Y             
     38     498    45      1  0.0  NAND2X0_LVT  fifomem/g254__4733/Y       
      0     498     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (673 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1134                  
      Launch Clock:-     100                  
         Data Path:-     361                  
             Slack:=     673                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_9_/CLK 
    239     339    62      7  4.3  DFFARX1_LVT  wptr_full/wbin_reg_9_/Q   
     67     406    57      1  0.7  NAND2X0_LVT  fifomem/g244__5122/Y      
     55     461    26      1  0.0  OR2X1_LVT    fifomem/g234__4319/Y      
      0     461     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (676 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1174                  
      Launch Clock:-     100                  
         Data Path:-     398                  
             Slack:=     676                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    250     350    71      6  3.8  DFFARX1_LVT  rptr_empty/rbin_reg_7_/Q   
     23     373    40      2  1.0  INVX1_LVT    fifomem/g262/Y             
     67     439    76      2  1.3  NAND2X0_LVT  fifomem/g257__9315/Y       
     59     498    27      1  0.0  OR2X1_LVT    fifomem/g252__5115/Y       
      0     498     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (687 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     383                  
             Slack:=     687                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    256     356    79      6  4.6  DFFARX1_LVT  rptr_empty/rbin_reg_9_/Q   
     24     380    44      2  1.1  INVX1_LVT    fifomem/g263/Y             
     68     448    32      2  1.0  AND2X1_LVT   fifomem/g258__9945/Y       
     35     483    45      1  0.0  NAND2X0_LVT  fifomem/g248__8246/Y       
      0     483     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (690 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      78                  
       Uncertainty:-      70                  
     Required Time:=    1172                  
      Launch Clock:-     100                  
         Data Path:-     383                  
             Slack:=     690                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    256     356    79      6  4.6  DFFARX1_LVT  rptr_empty/rbin_reg_9_/Q   
     24     380    44      2  1.1  INVX1_LVT    fifomem/g263/Y             
     68     448    32      2  1.0  AND2X1_LVT   fifomem/g258__9945/Y       
     35     483    34      1  0.0  NAND2X0_LVT  fifomem/g253__7482/Y       
      0     483     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (713 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      76                  
       Uncertainty:-      70                  
     Required Time:=    1174                  
      Launch Clock:-     100                  
         Data Path:-     362                  
             Slack:=     713                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    239     339    62      6  4.3  DFFARX1_LVT  rptr_empty/rbin_reg_9_/Q   
     67     406    58      1  0.7  NAND2X0_LVT  fifomem/g261__2346/Y       
     56     462    27      1  0.0  OR2X1_LVT    fifomem/g251__1881/Y       
      0     462     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (740 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1131                  
      Launch Clock:-     100                  
         Data Path:-     291                  
             Slack:=     740                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    243     343    67      9  4.9  DFFARX1_LVT  wptr_full/wbin_reg_8_/Q   
     48     391    41      1  0.0  NAND3X0_LVT  fifomem/g238__3680/Y      
      0     391     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (774 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1171                  
      Launch Clock:-     100                  
         Data Path:-     296                  
             Slack:=     774                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    247     347    72     10  5.5  DFFARX1_LVT  rptr_empty/rbin_reg_8_/Q   
     50     396    43      1  0.0  NAND3X0_LVT  fifomem/g255__6161/Y       
      0     396     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 144: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 145: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 146: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 147: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 148: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 149: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 150: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 151: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 152: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 153: MET (821 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1140                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     821                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 154: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 155: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 156: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 157: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 158: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 159: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 160: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 161: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 162: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 163: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 164: MET (861 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      70                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     861                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    220     320    38      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     320     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 165: MET (939 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -73                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     939                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    244     344    64     13  3.1  DFFARX1_LVT  wptr_full/wbin_reg_3_/Q    
      0     344     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (939 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -73                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     939                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    244     344    64     13  3.1  DFFARX1_LVT  wptr_full/wbin_reg_3_/Q    
      0     344     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (939 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -73                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     939                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    244     344    64     13  3.1  DFFARX1_LVT  wptr_full/wbin_reg_3_/Q    
      0     344     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (939 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -73                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     939                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    244     344    64     13  3.1  DFFARX1_LVT  wptr_full/wbin_reg_3_/Q    
      0     344     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (939 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -73                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     939                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    244     344    64     13  3.1  DFFARX1_LVT  wptr_full/wbin_reg_3_/Q    
      0     344     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (939 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -73                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     939                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    244     344    64     13  3.1  DFFARX1_LVT  wptr_full/wbin_reg_3_/Q    
      0     344     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (939 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -73                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     939                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    244     344    64     13  3.1  DFFARX1_LVT  wptr_full/wbin_reg_3_/Q    
      0     344     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (939 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -73                  
       Uncertainty:-      70                  
     Required Time:=    1283                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     939                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    244     344    64     13  3.1  DFFARX1_LVT  wptr_full/wbin_reg_3_/Q    
      0     344     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (947 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1285                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     947                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    238     338    57     11  2.4  DFFARX1_LVT  wptr_full/wbin_reg_1_/Q    
      0     338     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (947 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1285                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     947                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    238     338    57     11  2.4  DFFARX1_LVT  wptr_full/wbin_reg_1_/Q    
      0     338     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (947 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1285                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     947                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    238     338    57     11  2.4  DFFARX1_LVT  wptr_full/wbin_reg_1_/Q    
      0     338     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (947 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1285                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     947                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    238     338    57     11  2.4  DFFARX1_LVT  wptr_full/wbin_reg_1_/Q    
      0     338     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (947 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1285                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     947                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    238     338    57     11  2.4  DFFARX1_LVT  wptr_full/wbin_reg_1_/Q    
      0     338     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (947 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1285                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     947                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    238     338    57     11  2.4  DFFARX1_LVT  wptr_full/wbin_reg_1_/Q    
      0     338     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (947 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1285                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     947                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    238     338    57     11  2.4  DFFARX1_LVT  wptr_full/wbin_reg_1_/Q    
      0     338     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (947 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -75                  
       Uncertainty:-      70                  
     Required Time:=    1285                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     947                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    238     338    57     11  2.4  DFFARX1_LVT  wptr_full/wbin_reg_1_/Q    
      0     338     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (949 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     949                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    236     336    55     12  2.2  DFFARX1_LVT  wptr_full/wbin_reg_6_/Q    
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (949 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     949                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    236     336    55     12  2.2  DFFARX1_LVT  wptr_full/wbin_reg_6_/Q    
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (949 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     949                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    236     336    55     12  2.2  DFFARX1_LVT  wptr_full/wbin_reg_6_/Q    
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (949 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     949                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    236     336    55     12  2.2  DFFARX1_LVT  wptr_full/wbin_reg_6_/Q    
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (949 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     949                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    236     336    55     12  2.2  DFFARX1_LVT  wptr_full/wbin_reg_6_/Q    
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (949 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     949                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    236     336    55     12  2.2  DFFARX1_LVT  wptr_full/wbin_reg_6_/Q    
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (949 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     949                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    236     336    55     12  2.2  DFFARX1_LVT  wptr_full/wbin_reg_6_/Q    
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (949 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     949                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    236     336    55     12  2.2  DFFARX1_LVT  wptr_full/wbin_reg_6_/Q    
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (952 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     952                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    235     335    53     12  2.0  DFFARX1_LVT  wptr_full/wbin_reg_2_/Q    
      0     335     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (952 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     952                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    235     335    53     12  2.0  DFFARX1_LVT  wptr_full/wbin_reg_2_/Q    
      0     335     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (952 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     952                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    235     335    53     12  2.0  DFFARX1_LVT  wptr_full/wbin_reg_2_/Q    
      0     335     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (952 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     952                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    235     335    53     12  2.0  DFFARX1_LVT  wptr_full/wbin_reg_2_/Q    
      0     335     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (952 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     952                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    235     335    53     12  2.0  DFFARX1_LVT  wptr_full/wbin_reg_2_/Q    
      0     335     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (952 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     952                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    235     335    53     12  2.0  DFFARX1_LVT  wptr_full/wbin_reg_2_/Q    
      0     335     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (952 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     952                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    235     335    53     12  2.0  DFFARX1_LVT  wptr_full/wbin_reg_2_/Q    
      0     335     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (952 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     952                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    235     335    53     12  2.0  DFFARX1_LVT  wptr_full/wbin_reg_2_/Q    
      0     335     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (956 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    232     332    50     11  1.7  DFFARX1_LVT  wptr_full/wbin_reg_4_/Q    
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (956 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    232     332    50     11  1.7  DFFARX1_LVT  wptr_full/wbin_reg_4_/Q    
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (956 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    232     332    50     11  1.7  DFFARX1_LVT  wptr_full/wbin_reg_4_/Q    
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (956 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    232     332    50     11  1.7  DFFARX1_LVT  wptr_full/wbin_reg_4_/Q    
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (956 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    232     332    50     11  1.7  DFFARX1_LVT  wptr_full/wbin_reg_4_/Q    
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (956 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    232     332    50     11  1.7  DFFARX1_LVT  wptr_full/wbin_reg_4_/Q    
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (956 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    232     332    50     11  1.7  DFFARX1_LVT  wptr_full/wbin_reg_4_/Q    
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (956 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1287                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    232     332    50     11  1.7  DFFARX1_LVT  wptr_full/wbin_reg_4_/Q    
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (957 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    231     331    49     11  1.6  DFFARX1_LVT  wptr_full/wbin_reg_5_/Q    
      0     331     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (957 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    231     331    49     11  1.6  DFFARX1_LVT  wptr_full/wbin_reg_5_/Q    
      0     331     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (957 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    231     331    49     11  1.6  DFFARX1_LVT  wptr_full/wbin_reg_5_/Q    
      0     331     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (957 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    231     331    49     11  1.6  DFFARX1_LVT  wptr_full/wbin_reg_5_/Q    
      0     331     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (957 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    231     331    49     11  1.6  DFFARX1_LVT  wptr_full/wbin_reg_5_/Q    
      0     331     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (957 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    231     331    49     11  1.6  DFFARX1_LVT  wptr_full/wbin_reg_5_/Q    
      0     331     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (957 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    231     331    49     11  1.6  DFFARX1_LVT  wptr_full/wbin_reg_5_/Q    
      0     331     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (957 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1288                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    231     331    49     11  1.6  DFFARX1_LVT  wptr_full/wbin_reg_5_/Q    
      0     331     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (962 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -79                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    227     327    45     10  1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/Q    
      0     327     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (962 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -79                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    227     327    45     10  1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/Q    
      0     327     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (962 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -79                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    227     327    45     10  1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/Q    
      0     327     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (962 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -79                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    227     327    45     10  1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/Q    
      0     327     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (962 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -79                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    227     327    45     10  1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/Q    
      0     327     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (962 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -79                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    227     327    45     10  1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/Q    
      0     327     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (962 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -79                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    227     327    45     10  1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/Q    
      0     327     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (962 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -79                  
       Uncertainty:-      70                  
     Required Time:=    1289                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    227     327    45     10  1.2  DFFARX1_LVT  wptr_full/wbin_reg_0_/Q    
      0     327     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (983 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1324                  
      Launch Clock:-     100                  
         Data Path:-     241                  
             Slack:=     983                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    241     341    60     12  2.7  DFFARX1_LVT  rptr_empty/rbin_reg_4_/Q   
      0     341     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (983 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1324                  
      Launch Clock:-     100                  
         Data Path:-     241                  
             Slack:=     983                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    241     341    60     12  2.7  DFFARX1_LVT  rptr_empty/rbin_reg_4_/Q   
      0     341     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (983 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1324                  
      Launch Clock:-     100                  
         Data Path:-     241                  
             Slack:=     983                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    241     341    60     12  2.7  DFFARX1_LVT  rptr_empty/rbin_reg_4_/Q   
      0     341     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (983 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1324                  
      Launch Clock:-     100                  
         Data Path:-     241                  
             Slack:=     983                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    241     341    60     12  2.7  DFFARX1_LVT  rptr_empty/rbin_reg_4_/Q   
      0     341     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (983 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1324                  
      Launch Clock:-     100                  
         Data Path:-     241                  
             Slack:=     983                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    241     341    60     12  2.7  DFFARX1_LVT  rptr_empty/rbin_reg_4_/Q   
      0     341     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (983 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1324                  
      Launch Clock:-     100                  
         Data Path:-     241                  
             Slack:=     983                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    241     341    60     12  2.7  DFFARX1_LVT  rptr_empty/rbin_reg_4_/Q   
      0     341     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (983 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1324                  
      Launch Clock:-     100                  
         Data Path:-     241                  
             Slack:=     983                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    241     341    60     12  2.7  DFFARX1_LVT  rptr_empty/rbin_reg_4_/Q   
      0     341     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (983 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1324                  
      Launch Clock:-     100                  
         Data Path:-     241                  
             Slack:=     983                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    241     341    60     12  2.7  DFFARX1_LVT  rptr_empty/rbin_reg_4_/Q   
      0     341     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (990 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    236     336    54     12  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_1_/Q   
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (990 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_2_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (990 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (990 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    236     336    54     12  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_1_/Q   
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (990 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_2_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (990 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (990 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    236     336    54     12  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_1_/Q   
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (990 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_2_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (990 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (990 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    236     336    54     12  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_1_/Q   
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (990 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_2_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (990 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (990 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    236     336    54     12  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_1_/Q   
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (990 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_2_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (990 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (990 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    236     336    54     12  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_1_/Q   
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (990 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_2_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (990 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (990 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    236     336    54     12  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_1_/Q   
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (990 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_2_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (990 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (990 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    236     336    54     12  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_1_/Q   
      0     336     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (990 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_2_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (990 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     236                  
             Slack:=     990                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    236     336    54     11  2.1  DFFARX1_LVT  rptr_empty/rbin_reg_6_/Q   
      0     336     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (992 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     992                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    235     335    53     11  2.0  DFFARX1_LVT  rptr_empty/rbin_reg_5_/Q   
      0     335     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (992 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     992                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    235     335    53     11  2.0  DFFARX1_LVT  rptr_empty/rbin_reg_5_/Q   
      0     335     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (992 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     992                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    235     335    53     11  2.0  DFFARX1_LVT  rptr_empty/rbin_reg_5_/Q   
      0     335     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (992 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     992                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    235     335    53     11  2.0  DFFARX1_LVT  rptr_empty/rbin_reg_5_/Q   
      0     335     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (992 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     992                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    235     335    53     11  2.0  DFFARX1_LVT  rptr_empty/rbin_reg_5_/Q   
      0     335     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (992 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     992                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    235     335    53     11  2.0  DFFARX1_LVT  rptr_empty/rbin_reg_5_/Q   
      0     335     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (992 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     992                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    235     335    53     11  2.0  DFFARX1_LVT  rptr_empty/rbin_reg_5_/Q   
      0     335     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (992 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -76                  
       Uncertainty:-      70                  
     Required Time:=    1326                  
      Launch Clock:-     100                  
         Data Path:-     235                  
             Slack:=     992                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    235     335    53     11  2.0  DFFARX1_LVT  rptr_empty/rbin_reg_5_/Q   
      0     335     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (996 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1327                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     996                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    232     332    50     11  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_0_/Q   
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (996 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1327                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     996                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    232     332    50     11  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_0_/Q   
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (996 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1327                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     996                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    232     332    50     11  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_0_/Q   
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (996 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1327                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     996                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    232     332    50     11  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_0_/Q   
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (996 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1327                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     996                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    232     332    50     11  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_0_/Q   
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (996 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1327                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     996                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    232     332    50     11  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_0_/Q   
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (996 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1327                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     996                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    232     332    50     11  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_0_/Q   
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (996 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -77                  
       Uncertainty:-      70                  
     Required Time:=    1327                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     996                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    232     332    50     11  1.7  DFFARX1_LVT  rptr_empty/rbin_reg_0_/Q   
      0     332     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (998 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1328                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    230     330    48     10  1.5  DFFARX1_LVT  rptr_empty/rbin_reg_3_/Q   
      0     330     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (998 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1328                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    230     330    48     10  1.5  DFFARX1_LVT  rptr_empty/rbin_reg_3_/Q   
      0     330     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (998 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1328                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    230     330    48     10  1.5  DFFARX1_LVT  rptr_empty/rbin_reg_3_/Q   
      0     330     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (998 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1328                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    230     330    48     10  1.5  DFFARX1_LVT  rptr_empty/rbin_reg_3_/Q   
      0     330     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (998 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1328                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    230     330    48     10  1.5  DFFARX1_LVT  rptr_empty/rbin_reg_3_/Q   
      0     330     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (998 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1328                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    230     330    48     10  1.5  DFFARX1_LVT  rptr_empty/rbin_reg_3_/Q   
      0     330     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (998 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1328                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    230     330    48     10  1.5  DFFARX1_LVT  rptr_empty/rbin_reg_3_/Q   
      0     330     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (998 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -78                  
       Uncertainty:-      70                  
     Required Time:=    1328                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=     998                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    230     330    48     10  1.5  DFFARX1_LVT  rptr_empty/rbin_reg_3_/Q   
      0     330     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

