// Seed: 3245638783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  output id_1;
  uwire id_4;
  always @(id_4 or posedge id_4) id_3 = id_2;
  assign id_4 = id_4;
  always @(posedge 1) id_3 = id_4[1];
  logic id_5;
endmodule
