
Bootloader_STM32L496xx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e44  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003ff4  08003ff4  00004ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004074  08004074  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004074  08004074  00005074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800407c  0800407c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800407c  0800407c  0000507c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004080  08004080  00005080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004084  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  20000068  080040ec  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  080040ec  00006308  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b38c  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bd6  00000000  00000000  00011424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  00013000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000766  00000000  00000000  000139b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000287ae  00000000  00000000  0001411e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c330  00000000  00000000  0003c8cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6e2b  00000000  00000000  00048bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013fa27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b84  00000000  00000000  0013fa6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001425f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003fdc 	.word	0x08003fdc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	08003fdc 	.word	0x08003fdc

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d0:	f000 fb47 	bl	8000c62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d4:	f000 f812 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d8:	f000 f8e2 	bl	80007a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005dc:	f000 f8b0 	bl	8000740 <MX_USART2_UART_Init>
  MX_CRC_Init();
 80005e0:	f000 f860 	bl	80006a4 <MX_CRC_Init>
  MX_LPUART1_UART_Init();
 80005e4:	f000 f880 	bl	80006e8 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //HAL_UART_Transmit(&huart2, (uint8_t*)&data1, sizeof(data1), HAL_MAX_DELAY); /*For boot loader */
  //HAL_UART_Transmit(&hlpuart1, (uint8_t*)&data2, sizeof(data2), HAL_MAX_DELAY);  /*For debug purposes, boot loader does not support LPUART - AN2606 */

  printmsg("%s", data2);
 80005e8:	4902      	ldr	r1, [pc, #8]	@ (80005f4 <main+0x28>)
 80005ea:	4803      	ldr	r0, [pc, #12]	@ (80005f8 <main+0x2c>)
 80005ec:	f000 f984 	bl	80008f8 <printmsg>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <main+0x24>
 80005f4:	20000000 	.word	0x20000000
 80005f8:	08003ff4 	.word	0x08003ff4

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b096      	sub	sp, #88	@ 0x58
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 0314 	add.w	r3, r7, #20
 8000606:	2244      	movs	r2, #68	@ 0x44
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f003 f868 	bl	80036e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	463b      	mov	r3, r7
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
 8000616:	605a      	str	r2, [r3, #4]
 8000618:	609a      	str	r2, [r3, #8]
 800061a:	60da      	str	r2, [r3, #12]
 800061c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800061e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000622:	f000 ff23 	bl	800146c <HAL_PWREx_ControlVoltageScaling>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800062c:	f000 f98a 	bl	8000944 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000630:	2310      	movs	r3, #16
 8000632:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000634:	2301      	movs	r3, #1
 8000636:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800063c:	2360      	movs	r3, #96	@ 0x60
 800063e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000640:	2302      	movs	r3, #2
 8000642:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000644:	2301      	movs	r3, #1
 8000646:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000648:	2301      	movs	r3, #1
 800064a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800064c:	2328      	movs	r3, #40	@ 0x28
 800064e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000650:	2302      	movs	r3, #2
 8000652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000654:	2302      	movs	r3, #2
 8000656:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000658:	2302      	movs	r3, #2
 800065a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065c:	f107 0314 	add.w	r3, r7, #20
 8000660:	4618      	mov	r0, r3
 8000662:	f000 ff69 	bl	8001538 <HAL_RCC_OscConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800066c:	f000 f96a 	bl	8000944 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000670:	230f      	movs	r3, #15
 8000672:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000674:	2303      	movs	r3, #3
 8000676:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800067c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000680:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000686:	463b      	mov	r3, r7
 8000688:	2104      	movs	r1, #4
 800068a:	4618      	mov	r0, r3
 800068c:	f001 fb6e 	bl	8001d6c <HAL_RCC_ClockConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000696:	f000 f955 	bl	8000944 <Error_Handler>
  }
}
 800069a:	bf00      	nop
 800069c:	3758      	adds	r7, #88	@ 0x58
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
	...

080006a4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006a8:	4b0d      	ldr	r3, [pc, #52]	@ (80006e0 <MX_CRC_Init+0x3c>)
 80006aa:	4a0e      	ldr	r2, [pc, #56]	@ (80006e4 <MX_CRC_Init+0x40>)
 80006ac:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80006ae:	4b0c      	ldr	r3, [pc, #48]	@ (80006e0 <MX_CRC_Init+0x3c>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80006b4:	4b0a      	ldr	r3, [pc, #40]	@ (80006e0 <MX_CRC_Init+0x3c>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80006ba:	4b09      	ldr	r3, [pc, #36]	@ (80006e0 <MX_CRC_Init+0x3c>)
 80006bc:	2200      	movs	r2, #0
 80006be:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80006c0:	4b07      	ldr	r3, [pc, #28]	@ (80006e0 <MX_CRC_Init+0x3c>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80006c6:	4b06      	ldr	r3, [pc, #24]	@ (80006e0 <MX_CRC_Init+0x3c>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006cc:	4804      	ldr	r0, [pc, #16]	@ (80006e0 <MX_CRC_Init+0x3c>)
 80006ce:	f000 fc23 	bl	8000f18 <HAL_CRC_Init>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80006d8:	f000 f934 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006dc:	bf00      	nop
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	20000084 	.word	0x20000084
 80006e4:	40023000 	.word	0x40023000

080006e8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006ec:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 80006ee:	4a13      	ldr	r2, [pc, #76]	@ (800073c <MX_LPUART1_UART_Init+0x54>)
 80006f0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80006f2:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 80006f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006f8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000700:	4b0d      	ldr	r3, [pc, #52]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000706:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800070c:	4b0a      	ldr	r3, [pc, #40]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 800070e:	220c      	movs	r2, #12
 8000710:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000712:	4b09      	ldr	r3, [pc, #36]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 8000714:	2200      	movs	r2, #0
 8000716:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000718:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 800071a:	2200      	movs	r2, #0
 800071c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800071e:	4b06      	ldr	r3, [pc, #24]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 8000720:	2200      	movs	r2, #0
 8000722:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000724:	4804      	ldr	r0, [pc, #16]	@ (8000738 <MX_LPUART1_UART_Init+0x50>)
 8000726:	f002 fa0f 	bl	8002b48 <HAL_UART_Init>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000730:	f000 f908 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}
 8000738:	200000a8 	.word	0x200000a8
 800073c:	40008000 	.word	0x40008000

08000740 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000744:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 8000746:	4a15      	ldr	r2, [pc, #84]	@ (800079c <MX_USART2_UART_Init+0x5c>)
 8000748:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 800074c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000750:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000752:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000758:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 800075a:	2200      	movs	r2, #0
 800075c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 8000760:	2200      	movs	r2, #0
 8000762:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 8000766:	220c      	movs	r2, #12
 8000768:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800076a:	4b0b      	ldr	r3, [pc, #44]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 800076c:	2200      	movs	r2, #0
 800076e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000770:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 8000772:	2200      	movs	r2, #0
 8000774:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000776:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 8000778:	2200      	movs	r2, #0
 800077a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800077c:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 800077e:	2200      	movs	r2, #0
 8000780:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_USART2_UART_Init+0x58>)
 8000784:	f002 f9e0 	bl	8002b48 <HAL_UART_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800078e:	f000 f8d9 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20000130 	.word	0x20000130
 800079c:	40004400 	.word	0x40004400

080007a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08a      	sub	sp, #40	@ 0x28
 80007a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a6:	f107 0314 	add.w	r3, r7, #20
 80007aa:	2200      	movs	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
 80007ae:	605a      	str	r2, [r3, #4]
 80007b0:	609a      	str	r2, [r3, #8]
 80007b2:	60da      	str	r2, [r3, #12]
 80007b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007b6:	4b4c      	ldr	r3, [pc, #304]	@ (80008e8 <MX_GPIO_Init+0x148>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ba:	4a4b      	ldr	r2, [pc, #300]	@ (80008e8 <MX_GPIO_Init+0x148>)
 80007bc:	f043 0304 	orr.w	r3, r3, #4
 80007c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007c2:	4b49      	ldr	r3, [pc, #292]	@ (80008e8 <MX_GPIO_Init+0x148>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007c6:	f003 0304 	and.w	r3, r3, #4
 80007ca:	613b      	str	r3, [r7, #16]
 80007cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ce:	4b46      	ldr	r3, [pc, #280]	@ (80008e8 <MX_GPIO_Init+0x148>)
 80007d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007d2:	4a45      	ldr	r2, [pc, #276]	@ (80008e8 <MX_GPIO_Init+0x148>)
 80007d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007da:	4b43      	ldr	r3, [pc, #268]	@ (80008e8 <MX_GPIO_Init+0x148>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	4b40      	ldr	r3, [pc, #256]	@ (80008e8 <MX_GPIO_Init+0x148>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ea:	4a3f      	ldr	r2, [pc, #252]	@ (80008e8 <MX_GPIO_Init+0x148>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f2:	4b3d      	ldr	r3, [pc, #244]	@ (80008e8 <MX_GPIO_Init+0x148>)
 80007f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	60bb      	str	r3, [r7, #8]
 80007fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fe:	4b3a      	ldr	r3, [pc, #232]	@ (80008e8 <MX_GPIO_Init+0x148>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a39      	ldr	r2, [pc, #228]	@ (80008e8 <MX_GPIO_Init+0x148>)
 8000804:	f043 0302 	orr.w	r3, r3, #2
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b37      	ldr	r3, [pc, #220]	@ (80008e8 <MX_GPIO_Init+0x148>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f003 0302 	and.w	r3, r3, #2
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000816:	4b34      	ldr	r3, [pc, #208]	@ (80008e8 <MX_GPIO_Init+0x148>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a33      	ldr	r2, [pc, #204]	@ (80008e8 <MX_GPIO_Init+0x148>)
 800081c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b31      	ldr	r3, [pc, #196]	@ (80008e8 <MX_GPIO_Init+0x148>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800082a:	603b      	str	r3, [r7, #0]
 800082c:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 800082e:	f000 fe73 	bl	8001518 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000838:	482c      	ldr	r0, [pc, #176]	@ (80008ec <MX_GPIO_Init+0x14c>)
 800083a:	f000 fdf1 	bl	8001420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|SMPS_V1_Pin|SMPS_EN_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	f44f 5131 	mov.w	r1, #11328	@ 0x2c40
 8000844:	482a      	ldr	r0, [pc, #168]	@ (80008f0 <MX_GPIO_Init+0x150>)
 8000846:	f000 fdeb 	bl	8001420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800084a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800084e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000850:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000854:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800085a:	f107 0314 	add.w	r3, r7, #20
 800085e:	4619      	mov	r1, r3
 8000860:	4824      	ldr	r0, [pc, #144]	@ (80008f4 <MX_GPIO_Init+0x154>)
 8000862:	f000 fc4b 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000866:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 800086a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086c:	2301      	movs	r3, #1
 800086e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	2300      	movs	r3, #0
 8000876:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000878:	f107 0314 	add.w	r3, r7, #20
 800087c:	4619      	mov	r1, r3
 800087e:	481b      	ldr	r0, [pc, #108]	@ (80008ec <MX_GPIO_Init+0x14c>)
 8000880:	f000 fc3c 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OverCurrent_Pin SMPS_PG_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin|SMPS_PG_Pin;
 8000884:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8000888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800088a:	2300      	movs	r3, #0
 800088c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	4619      	mov	r1, r3
 8000898:	4815      	ldr	r0, [pc, #84]	@ (80008f0 <MX_GPIO_Init+0x150>)
 800089a:	f000 fc2f 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_PowerSwitchOn_Pin SMPS_V1_Pin SMPS_EN_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin|SMPS_V1_Pin|SMPS_EN_Pin|SMPS_SW_Pin;
 800089e:	f44f 5331 	mov.w	r3, #11328	@ 0x2c40
 80008a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a4:	2301      	movs	r3, #1
 80008a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4619      	mov	r1, r3
 80008b6:	480e      	ldr	r0, [pc, #56]	@ (80008f0 <MX_GPIO_Init+0x150>)
 80008b8:	f000 fc20 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80008bc:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80008c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c2:	2302      	movs	r3, #2
 80008c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ca:	2303      	movs	r3, #3
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80008ce:	230a      	movs	r3, #10
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	4619      	mov	r1, r3
 80008d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008dc:	f000 fc0e 	bl	80010fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008e0:	bf00      	nop
 80008e2:	3728      	adds	r7, #40	@ 0x28
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40021000 	.word	0x40021000
 80008ec:	48000400 	.word	0x48000400
 80008f0:	48001800 	.word	0x48001800
 80008f4:	48000800 	.word	0x48000800

080008f8 <printmsg>:

/* USER CODE BEGIN 4 */

/*Prints formatted string to console over UART*/
void printmsg(char *format,...)
{
 80008f8:	b40f      	push	{r0, r1, r2, r3}
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b096      	sub	sp, #88	@ 0x58
 80008fe:	af00      	add	r7, sp, #0
#ifdef BL_DEBUG_MSG_EN
	char str[80];

	/*Extract the argument list using C VA APIs*/
	va_list args;
	va_start(args, format);
 8000900:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000904:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 8000906:	f107 0308 	add.w	r3, r7, #8
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800090e:	4618      	mov	r0, r3
 8000910:	f002 fedc 	bl	80036cc <vsiprintf>
	HAL_UART_Transmit(D_UART, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8000914:	f107 0308 	add.w	r3, r7, #8
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff fc69 	bl	80001f0 <strlen>
 800091e:	4603      	mov	r3, r0
 8000920:	b29a      	uxth	r2, r3
 8000922:	f107 0108 	add.w	r1, r7, #8
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	4805      	ldr	r0, [pc, #20]	@ (8000940 <printmsg+0x48>)
 800092c:	f002 f95a 	bl	8002be4 <HAL_UART_Transmit>
	va_end(args);
#endif
}
 8000930:	bf00      	nop
 8000932:	3758      	adds	r7, #88	@ 0x58
 8000934:	46bd      	mov	sp, r7
 8000936:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800093a:	b004      	add	sp, #16
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	200000a8 	.word	0x200000a8

08000944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000948:	b672      	cpsid	i
}
 800094a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800094c:	bf00      	nop
 800094e:	e7fd      	b.n	800094c <Error_Handler+0x8>

08000950 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000956:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <HAL_MspInit+0x44>)
 8000958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800095a:	4a0e      	ldr	r2, [pc, #56]	@ (8000994 <HAL_MspInit+0x44>)
 800095c:	f043 0301 	orr.w	r3, r3, #1
 8000960:	6613      	str	r3, [r2, #96]	@ 0x60
 8000962:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <HAL_MspInit+0x44>)
 8000964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800096e:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <HAL_MspInit+0x44>)
 8000970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000972:	4a08      	ldr	r2, [pc, #32]	@ (8000994 <HAL_MspInit+0x44>)
 8000974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000978:	6593      	str	r3, [r2, #88]	@ 0x58
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <HAL_MspInit+0x44>)
 800097c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800097e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000982:	603b      	str	r3, [r7, #0]
 8000984:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	40021000 	.word	0x40021000

08000998 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000998:	b480      	push	{r7}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a0a      	ldr	r2, [pc, #40]	@ (80009d0 <HAL_CRC_MspInit+0x38>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d10b      	bne.n	80009c2 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80009aa:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <HAL_CRC_MspInit+0x3c>)
 80009ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ae:	4a09      	ldr	r2, [pc, #36]	@ (80009d4 <HAL_CRC_MspInit+0x3c>)
 80009b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009b4:	6493      	str	r3, [r2, #72]	@ 0x48
 80009b6:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <HAL_CRC_MspInit+0x3c>)
 80009b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80009c2:	bf00      	nop
 80009c4:	3714      	adds	r7, #20
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	40023000 	.word	0x40023000
 80009d4:	40021000 	.word	0x40021000

080009d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b0ae      	sub	sp, #184	@ 0xb8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009f0:	f107 0318 	add.w	r3, r7, #24
 80009f4:	228c      	movs	r2, #140	@ 0x8c
 80009f6:	2100      	movs	r1, #0
 80009f8:	4618      	mov	r0, r3
 80009fa:	f002 fe71 	bl	80036e0 <memset>
  if(huart->Instance==LPUART1)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a43      	ldr	r2, [pc, #268]	@ (8000b10 <HAL_UART_MspInit+0x138>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d13e      	bne.n	8000a86 <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000a08:	2320      	movs	r3, #32
 8000a0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a10:	f107 0318 	add.w	r3, r7, #24
 8000a14:	4618      	mov	r0, r3
 8000a16:	f001 fbcd 	bl	80021b4 <HAL_RCCEx_PeriphCLKConfig>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a20:	f7ff ff90 	bl	8000944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000a24:	4b3b      	ldr	r3, [pc, #236]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000a28:	4a3a      	ldr	r2, [pc, #232]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000a2a:	f043 0301 	orr.w	r3, r3, #1
 8000a2e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000a30:	4b38      	ldr	r3, [pc, #224]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000a34:	f003 0301 	and.w	r3, r3, #1
 8000a38:	617b      	str	r3, [r7, #20]
 8000a3a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a3c:	4b35      	ldr	r3, [pc, #212]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a40:	4a34      	ldr	r2, [pc, #208]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000a42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a48:	4b32      	ldr	r3, [pc, #200]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a50:	613b      	str	r3, [r7, #16]
 8000a52:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000a54:	f000 fd60 	bl	8001518 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000a58:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000a5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000a72:	2308      	movs	r3, #8
 8000a74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a78:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4826      	ldr	r0, [pc, #152]	@ (8000b18 <HAL_UART_MspInit+0x140>)
 8000a80:	f000 fb3c 	bl	80010fc <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a84:	e040      	b.n	8000b08 <HAL_UART_MspInit+0x130>
  else if(huart->Instance==USART2)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a24      	ldr	r2, [pc, #144]	@ (8000b1c <HAL_UART_MspInit+0x144>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d13b      	bne.n	8000b08 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a90:	2302      	movs	r3, #2
 8000a92:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a94:	2300      	movs	r3, #0
 8000a96:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a98:	f107 0318 	add.w	r3, r7, #24
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f001 fb89 	bl	80021b4 <HAL_RCCEx_PeriphCLKConfig>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8000aa8:	f7ff ff4c 	bl	8000944 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aac:	4b19      	ldr	r3, [pc, #100]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ab0:	4a18      	ldr	r2, [pc, #96]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000ab2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ab6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ab8:	4b16      	ldr	r3, [pc, #88]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac4:	4b13      	ldr	r3, [pc, #76]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac8:	4a12      	ldr	r2, [pc, #72]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000aca:	f043 0301 	orr.w	r3, r3, #1
 8000ace:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ad0:	4b10      	ldr	r3, [pc, #64]	@ (8000b14 <HAL_UART_MspInit+0x13c>)
 8000ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	60bb      	str	r3, [r7, #8]
 8000ada:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000adc:	230c      	movs	r3, #12
 8000ade:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aee:	2303      	movs	r3, #3
 8000af0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000af4:	2307      	movs	r3, #7
 8000af6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000afe:	4619      	mov	r1, r3
 8000b00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b04:	f000 fafa 	bl	80010fc <HAL_GPIO_Init>
}
 8000b08:	bf00      	nop
 8000b0a:	37b8      	adds	r7, #184	@ 0xb8
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40008000 	.word	0x40008000
 8000b14:	40021000 	.word	0x40021000
 8000b18:	48001800 	.word	0x48001800
 8000b1c:	40004400 	.word	0x40004400

08000b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <NMI_Handler+0x4>

08000b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <HardFault_Handler+0x4>

08000b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <MemManage_Handler+0x4>

08000b38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b76:	f000 f8c9 	bl	8000d0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
	...

08000b80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b086      	sub	sp, #24
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b88:	4a14      	ldr	r2, [pc, #80]	@ (8000bdc <_sbrk+0x5c>)
 8000b8a:	4b15      	ldr	r3, [pc, #84]	@ (8000be0 <_sbrk+0x60>)
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b94:	4b13      	ldr	r3, [pc, #76]	@ (8000be4 <_sbrk+0x64>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d102      	bne.n	8000ba2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b9c:	4b11      	ldr	r3, [pc, #68]	@ (8000be4 <_sbrk+0x64>)
 8000b9e:	4a12      	ldr	r2, [pc, #72]	@ (8000be8 <_sbrk+0x68>)
 8000ba0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ba2:	4b10      	ldr	r3, [pc, #64]	@ (8000be4 <_sbrk+0x64>)
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4413      	add	r3, r2
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d207      	bcs.n	8000bc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bb0:	f002 fd9e 	bl	80036f0 <__errno>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	220c      	movs	r2, #12
 8000bb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295
 8000bbe:	e009      	b.n	8000bd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bc0:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <_sbrk+0x64>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bc6:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <_sbrk+0x64>)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4413      	add	r3, r2
 8000bce:	4a05      	ldr	r2, [pc, #20]	@ (8000be4 <_sbrk+0x64>)
 8000bd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3718      	adds	r7, #24
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20040000 	.word	0x20040000
 8000be0:	00000400 	.word	0x00000400
 8000be4:	200001b8 	.word	0x200001b8
 8000be8:	20000308 	.word	0x20000308

08000bec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bf0:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <SystemInit+0x20>)
 8000bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bf6:	4a05      	ldr	r2, [pc, #20]	@ (8000c0c <SystemInit+0x20>)
 8000bf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c14:	f7ff ffea 	bl	8000bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c18:	480c      	ldr	r0, [pc, #48]	@ (8000c4c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c1a:	490d      	ldr	r1, [pc, #52]	@ (8000c50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c54 <LoopForever+0xe>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c20:	e002      	b.n	8000c28 <LoopCopyDataInit>

08000c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c26:	3304      	adds	r3, #4

08000c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c2c:	d3f9      	bcc.n	8000c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c30:	4c0a      	ldr	r4, [pc, #40]	@ (8000c5c <LoopForever+0x16>)
  movs r3, #0
 8000c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c34:	e001      	b.n	8000c3a <LoopFillZerobss>

08000c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c38:	3204      	adds	r2, #4

08000c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c3c:	d3fb      	bcc.n	8000c36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c3e:	f002 fd5d 	bl	80036fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c42:	f7ff fcc3 	bl	80005cc <main>

08000c46 <LoopForever>:

LoopForever:
    b LoopForever
 8000c46:	e7fe      	b.n	8000c46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c48:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c50:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c54:	08004084 	.word	0x08004084
  ldr r2, =_sbss
 8000c58:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c5c:	20000308 	.word	0x20000308

08000c60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c60:	e7fe      	b.n	8000c60 <ADC1_2_IRQHandler>

08000c62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b082      	sub	sp, #8
 8000c66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c6c:	2003      	movs	r0, #3
 8000c6e:	f000 f91f 	bl	8000eb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c72:	2000      	movs	r0, #0
 8000c74:	f000 f80e 	bl	8000c94 <HAL_InitTick>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d002      	beq.n	8000c84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	71fb      	strb	r3, [r7, #7]
 8000c82:	e001      	b.n	8000c88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c84:	f7ff fe64 	bl	8000950 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c88:	79fb      	ldrb	r3, [r7, #7]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ca0:	4b17      	ldr	r3, [pc, #92]	@ (8000d00 <HAL_InitTick+0x6c>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d023      	beq.n	8000cf0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ca8:	4b16      	ldr	r3, [pc, #88]	@ (8000d04 <HAL_InitTick+0x70>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <HAL_InitTick+0x6c>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 f91d 	bl	8000efe <HAL_SYSTICK_Config>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d10f      	bne.n	8000cea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2b0f      	cmp	r3, #15
 8000cce:	d809      	bhi.n	8000ce4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	6879      	ldr	r1, [r7, #4]
 8000cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cd8:	f000 f8f5 	bl	8000ec6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8000d08 <HAL_InitTick+0x74>)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6013      	str	r3, [r2, #0]
 8000ce2:	e007      	b.n	8000cf4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	73fb      	strb	r3, [r7, #15]
 8000ce8:	e004      	b.n	8000cf4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	73fb      	strb	r3, [r7, #15]
 8000cee:	e001      	b.n	8000cf4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000014 	.word	0x20000014
 8000d04:	2000000c 	.word	0x2000000c
 8000d08:	20000010 	.word	0x20000010

08000d0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d10:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <HAL_IncTick+0x20>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	461a      	mov	r2, r3
 8000d16:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <HAL_IncTick+0x24>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	4a04      	ldr	r2, [pc, #16]	@ (8000d30 <HAL_IncTick+0x24>)
 8000d1e:	6013      	str	r3, [r2, #0]
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	20000014 	.word	0x20000014
 8000d30:	200001bc 	.word	0x200001bc

08000d34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  return uwTick;
 8000d38:	4b03      	ldr	r3, [pc, #12]	@ (8000d48 <HAL_GetTick+0x14>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	200001bc 	.word	0x200001bc

08000d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d68:	4013      	ands	r3, r2
 8000d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d7e:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	60d3      	str	r3, [r2, #12]
}
 8000d84:	bf00      	nop
 8000d86:	3714      	adds	r7, #20
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d98:	4b04      	ldr	r3, [pc, #16]	@ (8000dac <__NVIC_GetPriorityGrouping+0x18>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	0a1b      	lsrs	r3, r3, #8
 8000d9e:	f003 0307 	and.w	r3, r3, #7
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	6039      	str	r1, [r7, #0]
 8000dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	db0a      	blt.n	8000dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	490c      	ldr	r1, [pc, #48]	@ (8000dfc <__NVIC_SetPriority+0x4c>)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	0112      	lsls	r2, r2, #4
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	440b      	add	r3, r1
 8000dd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd8:	e00a      	b.n	8000df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4908      	ldr	r1, [pc, #32]	@ (8000e00 <__NVIC_SetPriority+0x50>)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	f003 030f 	and.w	r3, r3, #15
 8000de6:	3b04      	subs	r3, #4
 8000de8:	0112      	lsls	r2, r2, #4
 8000dea:	b2d2      	uxtb	r2, r2
 8000dec:	440b      	add	r3, r1
 8000dee:	761a      	strb	r2, [r3, #24]
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	e000e100 	.word	0xe000e100
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b089      	sub	sp, #36	@ 0x24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f003 0307 	and.w	r3, r3, #7
 8000e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	f1c3 0307 	rsb	r3, r3, #7
 8000e1e:	2b04      	cmp	r3, #4
 8000e20:	bf28      	it	cs
 8000e22:	2304      	movcs	r3, #4
 8000e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3304      	adds	r3, #4
 8000e2a:	2b06      	cmp	r3, #6
 8000e2c:	d902      	bls.n	8000e34 <NVIC_EncodePriority+0x30>
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	3b03      	subs	r3, #3
 8000e32:	e000      	b.n	8000e36 <NVIC_EncodePriority+0x32>
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	f04f 32ff 	mov.w	r2, #4294967295
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43da      	mvns	r2, r3
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	401a      	ands	r2, r3
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	43d9      	mvns	r1, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e5c:	4313      	orrs	r3, r2
         );
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3724      	adds	r7, #36	@ 0x24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
	...

08000e6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	3b01      	subs	r3, #1
 8000e78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e7c:	d301      	bcc.n	8000e82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e00f      	b.n	8000ea2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e82:	4a0a      	ldr	r2, [pc, #40]	@ (8000eac <SysTick_Config+0x40>)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	3b01      	subs	r3, #1
 8000e88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e8a:	210f      	movs	r1, #15
 8000e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e90:	f7ff ff8e 	bl	8000db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e94:	4b05      	ldr	r3, [pc, #20]	@ (8000eac <SysTick_Config+0x40>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e9a:	4b04      	ldr	r3, [pc, #16]	@ (8000eac <SysTick_Config+0x40>)
 8000e9c:	2207      	movs	r2, #7
 8000e9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	e000e010 	.word	0xe000e010

08000eb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff ff47 	bl	8000d4c <__NVIC_SetPriorityGrouping>
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b086      	sub	sp, #24
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	4603      	mov	r3, r0
 8000ece:	60b9      	str	r1, [r7, #8]
 8000ed0:	607a      	str	r2, [r7, #4]
 8000ed2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ed8:	f7ff ff5c 	bl	8000d94 <__NVIC_GetPriorityGrouping>
 8000edc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	68b9      	ldr	r1, [r7, #8]
 8000ee2:	6978      	ldr	r0, [r7, #20]
 8000ee4:	f7ff ff8e 	bl	8000e04 <NVIC_EncodePriority>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eee:	4611      	mov	r1, r2
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff ff5d 	bl	8000db0 <__NVIC_SetPriority>
}
 8000ef6:	bf00      	nop
 8000ef8:	3718      	adds	r7, #24
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b082      	sub	sp, #8
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f06:	6878      	ldr	r0, [r7, #4]
 8000f08:	f7ff ffb0 	bl	8000e6c <SysTick_Config>
 8000f0c:	4603      	mov	r3, r0
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d101      	bne.n	8000f2a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e054      	b.n	8000fd4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	7f5b      	ldrb	r3, [r3, #29]
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d105      	bne.n	8000f40 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2200      	movs	r2, #0
 8000f38:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff fd2c 	bl	8000998 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2202      	movs	r2, #2
 8000f44:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	791b      	ldrb	r3, [r3, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d10c      	bne.n	8000f68 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a22      	ldr	r2, [pc, #136]	@ (8000fdc <HAL_CRC_Init+0xc4>)
 8000f54:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f022 0218 	bic.w	r2, r2, #24
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	e00c      	b.n	8000f82 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6899      	ldr	r1, [r3, #8]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	461a      	mov	r2, r3
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f000 f834 	bl	8000fe0 <HAL_CRCEx_Polynomial_Set>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e028      	b.n	8000fd4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	795b      	ldrb	r3, [r3, #5]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d105      	bne.n	8000f96 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f92:	611a      	str	r2, [r3, #16]
 8000f94:	e004      	b.n	8000fa0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	6912      	ldr	r2, [r2, #16]
 8000f9e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	695a      	ldr	r2, [r3, #20]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	699a      	ldr	r2, [r3, #24]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	430a      	orrs	r2, r1
 8000fca:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2201      	movs	r2, #1
 8000fd0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	04c11db7 	.word	0x04c11db7

08000fe0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b087      	sub	sp, #28
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fec:	2300      	movs	r3, #0
 8000fee:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000ff0:	231f      	movs	r3, #31
 8000ff2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d102      	bne.n	8001004 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	75fb      	strb	r3, [r7, #23]
 8001002:	e063      	b.n	80010cc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001004:	bf00      	nop
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	1e5a      	subs	r2, r3, #1
 800100a:	613a      	str	r2, [r7, #16]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d009      	beq.n	8001024 <HAL_CRCEx_Polynomial_Set+0x44>
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	f003 031f 	and.w	r3, r3, #31
 8001016:	68ba      	ldr	r2, [r7, #8]
 8001018:	fa22 f303 	lsr.w	r3, r2, r3
 800101c:	f003 0301 	and.w	r3, r3, #1
 8001020:	2b00      	cmp	r3, #0
 8001022:	d0f0      	beq.n	8001006 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b18      	cmp	r3, #24
 8001028:	d846      	bhi.n	80010b8 <HAL_CRCEx_Polynomial_Set+0xd8>
 800102a:	a201      	add	r2, pc, #4	@ (adr r2, 8001030 <HAL_CRCEx_Polynomial_Set+0x50>)
 800102c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001030:	080010bf 	.word	0x080010bf
 8001034:	080010b9 	.word	0x080010b9
 8001038:	080010b9 	.word	0x080010b9
 800103c:	080010b9 	.word	0x080010b9
 8001040:	080010b9 	.word	0x080010b9
 8001044:	080010b9 	.word	0x080010b9
 8001048:	080010b9 	.word	0x080010b9
 800104c:	080010b9 	.word	0x080010b9
 8001050:	080010ad 	.word	0x080010ad
 8001054:	080010b9 	.word	0x080010b9
 8001058:	080010b9 	.word	0x080010b9
 800105c:	080010b9 	.word	0x080010b9
 8001060:	080010b9 	.word	0x080010b9
 8001064:	080010b9 	.word	0x080010b9
 8001068:	080010b9 	.word	0x080010b9
 800106c:	080010b9 	.word	0x080010b9
 8001070:	080010a1 	.word	0x080010a1
 8001074:	080010b9 	.word	0x080010b9
 8001078:	080010b9 	.word	0x080010b9
 800107c:	080010b9 	.word	0x080010b9
 8001080:	080010b9 	.word	0x080010b9
 8001084:	080010b9 	.word	0x080010b9
 8001088:	080010b9 	.word	0x080010b9
 800108c:	080010b9 	.word	0x080010b9
 8001090:	08001095 	.word	0x08001095
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	2b06      	cmp	r3, #6
 8001098:	d913      	bls.n	80010c2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800109e:	e010      	b.n	80010c2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	2b07      	cmp	r3, #7
 80010a4:	d90f      	bls.n	80010c6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80010aa:	e00c      	b.n	80010c6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	2b0f      	cmp	r3, #15
 80010b0:	d90b      	bls.n	80010ca <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80010b6:	e008      	b.n	80010ca <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	75fb      	strb	r3, [r7, #23]
        break;
 80010bc:	e006      	b.n	80010cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80010be:	bf00      	nop
 80010c0:	e004      	b.n	80010cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80010c2:	bf00      	nop
 80010c4:	e002      	b.n	80010cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80010c6:	bf00      	nop
 80010c8:	e000      	b.n	80010cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80010ca:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80010cc:	7dfb      	ldrb	r3, [r7, #23]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d10d      	bne.n	80010ee <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	f023 0118 	bic.w	r1, r3, #24
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	430a      	orrs	r2, r1
 80010ec:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80010ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	371c      	adds	r7, #28
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b087      	sub	sp, #28
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800110a:	e166      	b.n	80013da <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	2101      	movs	r1, #1
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	fa01 f303 	lsl.w	r3, r1, r3
 8001118:	4013      	ands	r3, r2
 800111a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2b00      	cmp	r3, #0
 8001120:	f000 8158 	beq.w	80013d4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 0303 	and.w	r3, r3, #3
 800112c:	2b01      	cmp	r3, #1
 800112e:	d005      	beq.n	800113c <HAL_GPIO_Init+0x40>
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f003 0303 	and.w	r3, r3, #3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d130      	bne.n	800119e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	2203      	movs	r2, #3
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4013      	ands	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	68da      	ldr	r2, [r3, #12]
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	4313      	orrs	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001172:	2201      	movs	r2, #1
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43db      	mvns	r3, r3
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	091b      	lsrs	r3, r3, #4
 8001188:	f003 0201 	and.w	r2, r3, #1
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4313      	orrs	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f003 0303 	and.w	r3, r3, #3
 80011a6:	2b03      	cmp	r3, #3
 80011a8:	d017      	beq.n	80011da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	2203      	movs	r2, #3
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43db      	mvns	r3, r3
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4013      	ands	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	689a      	ldr	r2, [r3, #8]
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f003 0303 	and.w	r3, r3, #3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d123      	bne.n	800122e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	08da      	lsrs	r2, r3, #3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	3208      	adds	r2, #8
 80011ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	220f      	movs	r2, #15
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	4013      	ands	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	691a      	ldr	r2, [r3, #16]
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	f003 0307 	and.w	r3, r3, #7
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	4313      	orrs	r3, r2
 800121e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	08da      	lsrs	r2, r3, #3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3208      	adds	r2, #8
 8001228:	6939      	ldr	r1, [r7, #16]
 800122a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	2203      	movs	r2, #3
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	43db      	mvns	r3, r3
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	4013      	ands	r3, r2
 8001244:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f003 0203 	and.w	r2, r3, #3
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	4313      	orrs	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800126a:	2b00      	cmp	r3, #0
 800126c:	f000 80b2 	beq.w	80013d4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001270:	4b61      	ldr	r3, [pc, #388]	@ (80013f8 <HAL_GPIO_Init+0x2fc>)
 8001272:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001274:	4a60      	ldr	r2, [pc, #384]	@ (80013f8 <HAL_GPIO_Init+0x2fc>)
 8001276:	f043 0301 	orr.w	r3, r3, #1
 800127a:	6613      	str	r3, [r2, #96]	@ 0x60
 800127c:	4b5e      	ldr	r3, [pc, #376]	@ (80013f8 <HAL_GPIO_Init+0x2fc>)
 800127e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001280:	f003 0301 	and.w	r3, r3, #1
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001288:	4a5c      	ldr	r2, [pc, #368]	@ (80013fc <HAL_GPIO_Init+0x300>)
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	089b      	lsrs	r3, r3, #2
 800128e:	3302      	adds	r3, #2
 8001290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001294:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	f003 0303 	and.w	r3, r3, #3
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	220f      	movs	r2, #15
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4013      	ands	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80012b2:	d02b      	beq.n	800130c <HAL_GPIO_Init+0x210>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a52      	ldr	r2, [pc, #328]	@ (8001400 <HAL_GPIO_Init+0x304>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d025      	beq.n	8001308 <HAL_GPIO_Init+0x20c>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a51      	ldr	r2, [pc, #324]	@ (8001404 <HAL_GPIO_Init+0x308>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d01f      	beq.n	8001304 <HAL_GPIO_Init+0x208>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a50      	ldr	r2, [pc, #320]	@ (8001408 <HAL_GPIO_Init+0x30c>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d019      	beq.n	8001300 <HAL_GPIO_Init+0x204>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4a4f      	ldr	r2, [pc, #316]	@ (800140c <HAL_GPIO_Init+0x310>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d013      	beq.n	80012fc <HAL_GPIO_Init+0x200>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a4e      	ldr	r2, [pc, #312]	@ (8001410 <HAL_GPIO_Init+0x314>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d00d      	beq.n	80012f8 <HAL_GPIO_Init+0x1fc>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a4d      	ldr	r2, [pc, #308]	@ (8001414 <HAL_GPIO_Init+0x318>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d007      	beq.n	80012f4 <HAL_GPIO_Init+0x1f8>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001418 <HAL_GPIO_Init+0x31c>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d101      	bne.n	80012f0 <HAL_GPIO_Init+0x1f4>
 80012ec:	2307      	movs	r3, #7
 80012ee:	e00e      	b.n	800130e <HAL_GPIO_Init+0x212>
 80012f0:	2308      	movs	r3, #8
 80012f2:	e00c      	b.n	800130e <HAL_GPIO_Init+0x212>
 80012f4:	2306      	movs	r3, #6
 80012f6:	e00a      	b.n	800130e <HAL_GPIO_Init+0x212>
 80012f8:	2305      	movs	r3, #5
 80012fa:	e008      	b.n	800130e <HAL_GPIO_Init+0x212>
 80012fc:	2304      	movs	r3, #4
 80012fe:	e006      	b.n	800130e <HAL_GPIO_Init+0x212>
 8001300:	2303      	movs	r3, #3
 8001302:	e004      	b.n	800130e <HAL_GPIO_Init+0x212>
 8001304:	2302      	movs	r3, #2
 8001306:	e002      	b.n	800130e <HAL_GPIO_Init+0x212>
 8001308:	2301      	movs	r3, #1
 800130a:	e000      	b.n	800130e <HAL_GPIO_Init+0x212>
 800130c:	2300      	movs	r3, #0
 800130e:	697a      	ldr	r2, [r7, #20]
 8001310:	f002 0203 	and.w	r2, r2, #3
 8001314:	0092      	lsls	r2, r2, #2
 8001316:	4093      	lsls	r3, r2
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	4313      	orrs	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800131e:	4937      	ldr	r1, [pc, #220]	@ (80013fc <HAL_GPIO_Init+0x300>)
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	089b      	lsrs	r3, r3, #2
 8001324:	3302      	adds	r3, #2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800132c:	4b3b      	ldr	r3, [pc, #236]	@ (800141c <HAL_GPIO_Init+0x320>)
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	43db      	mvns	r3, r3
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	4013      	ands	r3, r2
 800133a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	4313      	orrs	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001350:	4a32      	ldr	r2, [pc, #200]	@ (800141c <HAL_GPIO_Init+0x320>)
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001356:	4b31      	ldr	r3, [pc, #196]	@ (800141c <HAL_GPIO_Init+0x320>)
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	43db      	mvns	r3, r3
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	4013      	ands	r3, r2
 8001364:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d003      	beq.n	800137a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	4313      	orrs	r3, r2
 8001378:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800137a:	4a28      	ldr	r2, [pc, #160]	@ (800141c <HAL_GPIO_Init+0x320>)
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001380:	4b26      	ldr	r3, [pc, #152]	@ (800141c <HAL_GPIO_Init+0x320>)
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	43db      	mvns	r3, r3
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	4013      	ands	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d003      	beq.n	80013a4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013a4:	4a1d      	ldr	r2, [pc, #116]	@ (800141c <HAL_GPIO_Init+0x320>)
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80013aa:	4b1c      	ldr	r3, [pc, #112]	@ (800141c <HAL_GPIO_Init+0x320>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	43db      	mvns	r3, r3
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	4013      	ands	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d003      	beq.n	80013ce <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013ce:	4a13      	ldr	r2, [pc, #76]	@ (800141c <HAL_GPIO_Init+0x320>)
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	3301      	adds	r3, #1
 80013d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	fa22 f303 	lsr.w	r3, r2, r3
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f47f ae91 	bne.w	800110c <HAL_GPIO_Init+0x10>
  }
}
 80013ea:	bf00      	nop
 80013ec:	bf00      	nop
 80013ee:	371c      	adds	r7, #28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40010000 	.word	0x40010000
 8001400:	48000400 	.word	0x48000400
 8001404:	48000800 	.word	0x48000800
 8001408:	48000c00 	.word	0x48000c00
 800140c:	48001000 	.word	0x48001000
 8001410:	48001400 	.word	0x48001400
 8001414:	48001800 	.word	0x48001800
 8001418:	48001c00 	.word	0x48001c00
 800141c:	40010400 	.word	0x40010400

08001420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	807b      	strh	r3, [r7, #2]
 800142c:	4613      	mov	r3, r2
 800142e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001430:	787b      	ldrb	r3, [r7, #1]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d003      	beq.n	800143e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001436:	887a      	ldrh	r2, [r7, #2]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800143c:	e002      	b.n	8001444 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800143e:	887a      	ldrh	r2, [r7, #2]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001454:	4b04      	ldr	r3, [pc, #16]	@ (8001468 <HAL_PWREx_GetVoltageRange+0x18>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800145c:	4618      	mov	r0, r3
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	40007000 	.word	0x40007000

0800146c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800147a:	d130      	bne.n	80014de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800147c:	4b23      	ldr	r3, [pc, #140]	@ (800150c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001488:	d038      	beq.n	80014fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800148a:	4b20      	ldr	r3, [pc, #128]	@ (800150c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001492:	4a1e      	ldr	r2, [pc, #120]	@ (800150c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001494:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001498:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800149a:	4b1d      	ldr	r3, [pc, #116]	@ (8001510 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2232      	movs	r2, #50	@ 0x32
 80014a0:	fb02 f303 	mul.w	r3, r2, r3
 80014a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001514 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80014a6:	fba2 2303 	umull	r2, r3, r2, r3
 80014aa:	0c9b      	lsrs	r3, r3, #18
 80014ac:	3301      	adds	r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014b0:	e002      	b.n	80014b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	3b01      	subs	r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014b8:	4b14      	ldr	r3, [pc, #80]	@ (800150c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ba:	695b      	ldr	r3, [r3, #20]
 80014bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014c4:	d102      	bne.n	80014cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1f2      	bne.n	80014b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014cc:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014d8:	d110      	bne.n	80014fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e00f      	b.n	80014fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80014de:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014ea:	d007      	beq.n	80014fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80014ec:	4b07      	ldr	r3, [pc, #28]	@ (800150c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014f4:	4a05      	ldr	r2, [pc, #20]	@ (800150c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40007000 	.word	0x40007000
 8001510:	2000000c 	.word	0x2000000c
 8001514:	431bde83 	.word	0x431bde83

08001518 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800151c:	4b05      	ldr	r3, [pc, #20]	@ (8001534 <HAL_PWREx_EnableVddIO2+0x1c>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	4a04      	ldr	r2, [pc, #16]	@ (8001534 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001522:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001526:	6053      	str	r3, [r2, #4]
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40007000 	.word	0x40007000

08001538 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b088      	sub	sp, #32
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d102      	bne.n	800154c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	f000 bc08 	b.w	8001d5c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800154c:	4b96      	ldr	r3, [pc, #600]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	f003 030c 	and.w	r3, r3, #12
 8001554:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001556:	4b94      	ldr	r3, [pc, #592]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	f003 0303 	and.w	r3, r3, #3
 800155e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0310 	and.w	r3, r3, #16
 8001568:	2b00      	cmp	r3, #0
 800156a:	f000 80e4 	beq.w	8001736 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d007      	beq.n	8001584 <HAL_RCC_OscConfig+0x4c>
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	2b0c      	cmp	r3, #12
 8001578:	f040 808b 	bne.w	8001692 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	2b01      	cmp	r3, #1
 8001580:	f040 8087 	bne.w	8001692 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001584:	4b88      	ldr	r3, [pc, #544]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d005      	beq.n	800159c <HAL_RCC_OscConfig+0x64>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d101      	bne.n	800159c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e3df      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6a1a      	ldr	r2, [r3, #32]
 80015a0:	4b81      	ldr	r3, [pc, #516]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0308 	and.w	r3, r3, #8
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d004      	beq.n	80015b6 <HAL_RCC_OscConfig+0x7e>
 80015ac:	4b7e      	ldr	r3, [pc, #504]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80015b4:	e005      	b.n	80015c2 <HAL_RCC_OscConfig+0x8a>
 80015b6:	4b7c      	ldr	r3, [pc, #496]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015bc:	091b      	lsrs	r3, r3, #4
 80015be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d223      	bcs.n	800160e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a1b      	ldr	r3, [r3, #32]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f000 fd92 	bl	80020f4 <RCC_SetFlashLatencyFromMSIRange>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e3c0      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015da:	4b73      	ldr	r3, [pc, #460]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a72      	ldr	r2, [pc, #456]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015e0:	f043 0308 	orr.w	r3, r3, #8
 80015e4:	6013      	str	r3, [r2, #0]
 80015e6:	4b70      	ldr	r3, [pc, #448]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	496d      	ldr	r1, [pc, #436]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015f8:	4b6b      	ldr	r3, [pc, #428]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	69db      	ldr	r3, [r3, #28]
 8001604:	021b      	lsls	r3, r3, #8
 8001606:	4968      	ldr	r1, [pc, #416]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001608:	4313      	orrs	r3, r2
 800160a:	604b      	str	r3, [r1, #4]
 800160c:	e025      	b.n	800165a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800160e:	4b66      	ldr	r3, [pc, #408]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a65      	ldr	r2, [pc, #404]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001614:	f043 0308 	orr.w	r3, r3, #8
 8001618:	6013      	str	r3, [r2, #0]
 800161a:	4b63      	ldr	r3, [pc, #396]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a1b      	ldr	r3, [r3, #32]
 8001626:	4960      	ldr	r1, [pc, #384]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001628:	4313      	orrs	r3, r2
 800162a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800162c:	4b5e      	ldr	r3, [pc, #376]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	69db      	ldr	r3, [r3, #28]
 8001638:	021b      	lsls	r3, r3, #8
 800163a:	495b      	ldr	r1, [pc, #364]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 800163c:	4313      	orrs	r3, r2
 800163e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d109      	bne.n	800165a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a1b      	ldr	r3, [r3, #32]
 800164a:	4618      	mov	r0, r3
 800164c:	f000 fd52 	bl	80020f4 <RCC_SetFlashLatencyFromMSIRange>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e380      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800165a:	f000 fc87 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 800165e:	4602      	mov	r2, r0
 8001660:	4b51      	ldr	r3, [pc, #324]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	091b      	lsrs	r3, r3, #4
 8001666:	f003 030f 	and.w	r3, r3, #15
 800166a:	4950      	ldr	r1, [pc, #320]	@ (80017ac <HAL_RCC_OscConfig+0x274>)
 800166c:	5ccb      	ldrb	r3, [r1, r3]
 800166e:	f003 031f 	and.w	r3, r3, #31
 8001672:	fa22 f303 	lsr.w	r3, r2, r3
 8001676:	4a4e      	ldr	r2, [pc, #312]	@ (80017b0 <HAL_RCC_OscConfig+0x278>)
 8001678:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800167a:	4b4e      	ldr	r3, [pc, #312]	@ (80017b4 <HAL_RCC_OscConfig+0x27c>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fb08 	bl	8000c94 <HAL_InitTick>
 8001684:	4603      	mov	r3, r0
 8001686:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001688:	7bfb      	ldrb	r3, [r7, #15]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d052      	beq.n	8001734 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800168e:	7bfb      	ldrb	r3, [r7, #15]
 8001690:	e364      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d032      	beq.n	8001700 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800169a:	4b43      	ldr	r3, [pc, #268]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a42      	ldr	r2, [pc, #264]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016a6:	f7ff fb45 	bl	8000d34 <HAL_GetTick>
 80016aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016ac:	e008      	b.n	80016c0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016ae:	f7ff fb41 	bl	8000d34 <HAL_GetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d901      	bls.n	80016c0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e34d      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016c0:	4b39      	ldr	r3, [pc, #228]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0302 	and.w	r3, r3, #2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d0f0      	beq.n	80016ae <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016cc:	4b36      	ldr	r3, [pc, #216]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a35      	ldr	r2, [pc, #212]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016d2:	f043 0308 	orr.w	r3, r3, #8
 80016d6:	6013      	str	r3, [r2, #0]
 80016d8:	4b33      	ldr	r3, [pc, #204]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a1b      	ldr	r3, [r3, #32]
 80016e4:	4930      	ldr	r1, [pc, #192]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016e6:	4313      	orrs	r3, r2
 80016e8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016ea:	4b2f      	ldr	r3, [pc, #188]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	021b      	lsls	r3, r3, #8
 80016f8:	492b      	ldr	r1, [pc, #172]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016fa:	4313      	orrs	r3, r2
 80016fc:	604b      	str	r3, [r1, #4]
 80016fe:	e01a      	b.n	8001736 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001700:	4b29      	ldr	r3, [pc, #164]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a28      	ldr	r2, [pc, #160]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001706:	f023 0301 	bic.w	r3, r3, #1
 800170a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800170c:	f7ff fb12 	bl	8000d34 <HAL_GetTick>
 8001710:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001714:	f7ff fb0e 	bl	8000d34 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e31a      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001726:	4b20      	ldr	r3, [pc, #128]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1f0      	bne.n	8001714 <HAL_RCC_OscConfig+0x1dc>
 8001732:	e000      	b.n	8001736 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001734:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	2b00      	cmp	r3, #0
 8001740:	d073      	beq.n	800182a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	2b08      	cmp	r3, #8
 8001746:	d005      	beq.n	8001754 <HAL_RCC_OscConfig+0x21c>
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	2b0c      	cmp	r3, #12
 800174c:	d10e      	bne.n	800176c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	2b03      	cmp	r3, #3
 8001752:	d10b      	bne.n	800176c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001754:	4b14      	ldr	r3, [pc, #80]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d063      	beq.n	8001828 <HAL_RCC_OscConfig+0x2f0>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d15f      	bne.n	8001828 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e2f7      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001774:	d106      	bne.n	8001784 <HAL_RCC_OscConfig+0x24c>
 8001776:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a0b      	ldr	r2, [pc, #44]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 800177c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001780:	6013      	str	r3, [r2, #0]
 8001782:	e025      	b.n	80017d0 <HAL_RCC_OscConfig+0x298>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800178c:	d114      	bne.n	80017b8 <HAL_RCC_OscConfig+0x280>
 800178e:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a05      	ldr	r2, [pc, #20]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	4b03      	ldr	r3, [pc, #12]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a02      	ldr	r2, [pc, #8]	@ (80017a8 <HAL_RCC_OscConfig+0x270>)
 80017a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017a4:	6013      	str	r3, [r2, #0]
 80017a6:	e013      	b.n	80017d0 <HAL_RCC_OscConfig+0x298>
 80017a8:	40021000 	.word	0x40021000
 80017ac:	08003ff8 	.word	0x08003ff8
 80017b0:	2000000c 	.word	0x2000000c
 80017b4:	20000010 	.word	0x20000010
 80017b8:	4ba0      	ldr	r3, [pc, #640]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a9f      	ldr	r2, [pc, #636]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017c2:	6013      	str	r3, [r2, #0]
 80017c4:	4b9d      	ldr	r3, [pc, #628]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a9c      	ldr	r2, [pc, #624]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d013      	beq.n	8001800 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d8:	f7ff faac 	bl	8000d34 <HAL_GetTick>
 80017dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017e0:	f7ff faa8 	bl	8000d34 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b64      	cmp	r3, #100	@ 0x64
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e2b4      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017f2:	4b92      	ldr	r3, [pc, #584]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d0f0      	beq.n	80017e0 <HAL_RCC_OscConfig+0x2a8>
 80017fe:	e014      	b.n	800182a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001800:	f7ff fa98 	bl	8000d34 <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001806:	e008      	b.n	800181a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001808:	f7ff fa94 	bl	8000d34 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b64      	cmp	r3, #100	@ 0x64
 8001814:	d901      	bls.n	800181a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e2a0      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800181a:	4b88      	ldr	r3, [pc, #544]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d1f0      	bne.n	8001808 <HAL_RCC_OscConfig+0x2d0>
 8001826:	e000      	b.n	800182a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d060      	beq.n	80018f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	2b04      	cmp	r3, #4
 800183a:	d005      	beq.n	8001848 <HAL_RCC_OscConfig+0x310>
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	2b0c      	cmp	r3, #12
 8001840:	d119      	bne.n	8001876 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	2b02      	cmp	r3, #2
 8001846:	d116      	bne.n	8001876 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001848:	4b7c      	ldr	r3, [pc, #496]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001850:	2b00      	cmp	r3, #0
 8001852:	d005      	beq.n	8001860 <HAL_RCC_OscConfig+0x328>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d101      	bne.n	8001860 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e27d      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001860:	4b76      	ldr	r3, [pc, #472]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	061b      	lsls	r3, r3, #24
 800186e:	4973      	ldr	r1, [pc, #460]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001870:	4313      	orrs	r3, r2
 8001872:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001874:	e040      	b.n	80018f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d023      	beq.n	80018c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800187e:	4b6f      	ldr	r3, [pc, #444]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a6e      	ldr	r2, [pc, #440]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188a:	f7ff fa53 	bl	8000d34 <HAL_GetTick>
 800188e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001892:	f7ff fa4f 	bl	8000d34 <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b02      	cmp	r3, #2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e25b      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018a4:	4b65      	ldr	r3, [pc, #404]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d0f0      	beq.n	8001892 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b0:	4b62      	ldr	r3, [pc, #392]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	061b      	lsls	r3, r3, #24
 80018be:	495f      	ldr	r1, [pc, #380]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018c0:	4313      	orrs	r3, r2
 80018c2:	604b      	str	r3, [r1, #4]
 80018c4:	e018      	b.n	80018f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018c6:	4b5d      	ldr	r3, [pc, #372]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a5c      	ldr	r2, [pc, #368]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d2:	f7ff fa2f 	bl	8000d34 <HAL_GetTick>
 80018d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018d8:	e008      	b.n	80018ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018da:	f7ff fa2b 	bl	8000d34 <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e237      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018ec:	4b53      	ldr	r3, [pc, #332]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1f0      	bne.n	80018da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0308 	and.w	r3, r3, #8
 8001900:	2b00      	cmp	r3, #0
 8001902:	d03c      	beq.n	800197e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	695b      	ldr	r3, [r3, #20]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d01c      	beq.n	8001946 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800190c:	4b4b      	ldr	r3, [pc, #300]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 800190e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001912:	4a4a      	ldr	r2, [pc, #296]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800191c:	f7ff fa0a 	bl	8000d34 <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001924:	f7ff fa06 	bl	8000d34 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e212      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001936:	4b41      	ldr	r3, [pc, #260]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001938:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0ef      	beq.n	8001924 <HAL_RCC_OscConfig+0x3ec>
 8001944:	e01b      	b.n	800197e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001946:	4b3d      	ldr	r3, [pc, #244]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001948:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800194c:	4a3b      	ldr	r2, [pc, #236]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 800194e:	f023 0301 	bic.w	r3, r3, #1
 8001952:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001956:	f7ff f9ed 	bl	8000d34 <HAL_GetTick>
 800195a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800195c:	e008      	b.n	8001970 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800195e:	f7ff f9e9 	bl	8000d34 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d901      	bls.n	8001970 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e1f5      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001970:	4b32      	ldr	r3, [pc, #200]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001972:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1ef      	bne.n	800195e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0304 	and.w	r3, r3, #4
 8001986:	2b00      	cmp	r3, #0
 8001988:	f000 80a6 	beq.w	8001ad8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800198c:	2300      	movs	r3, #0
 800198e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001990:	4b2a      	ldr	r3, [pc, #168]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d10d      	bne.n	80019b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800199c:	4b27      	ldr	r3, [pc, #156]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 800199e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a0:	4a26      	ldr	r2, [pc, #152]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80019a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80019a8:	4b24      	ldr	r3, [pc, #144]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 80019aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019b4:	2301      	movs	r3, #1
 80019b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019b8:	4b21      	ldr	r3, [pc, #132]	@ (8001a40 <HAL_RCC_OscConfig+0x508>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d118      	bne.n	80019f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a40 <HAL_RCC_OscConfig+0x508>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001a40 <HAL_RCC_OscConfig+0x508>)
 80019ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019d0:	f7ff f9b0 	bl	8000d34 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019d8:	f7ff f9ac 	bl	8000d34 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e1b8      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019ea:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <HAL_RCC_OscConfig+0x508>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d0f0      	beq.n	80019d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d108      	bne.n	8001a10 <HAL_RCC_OscConfig+0x4d8>
 80019fe:	4b0f      	ldr	r3, [pc, #60]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a04:	4a0d      	ldr	r2, [pc, #52]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a06:	f043 0301 	orr.w	r3, r3, #1
 8001a0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a0e:	e029      	b.n	8001a64 <HAL_RCC_OscConfig+0x52c>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	2b05      	cmp	r3, #5
 8001a16:	d115      	bne.n	8001a44 <HAL_RCC_OscConfig+0x50c>
 8001a18:	4b08      	ldr	r3, [pc, #32]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a1e:	4a07      	ldr	r2, [pc, #28]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a20:	f043 0304 	orr.w	r3, r3, #4
 8001a24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a28:	4b04      	ldr	r3, [pc, #16]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a2e:	4a03      	ldr	r2, [pc, #12]	@ (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a38:	e014      	b.n	8001a64 <HAL_RCC_OscConfig+0x52c>
 8001a3a:	bf00      	nop
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	40007000 	.word	0x40007000
 8001a44:	4b9d      	ldr	r3, [pc, #628]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a4a:	4a9c      	ldr	r2, [pc, #624]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001a4c:	f023 0301 	bic.w	r3, r3, #1
 8001a50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a54:	4b99      	ldr	r3, [pc, #612]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a5a:	4a98      	ldr	r2, [pc, #608]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001a5c:	f023 0304 	bic.w	r3, r3, #4
 8001a60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d016      	beq.n	8001a9a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a6c:	f7ff f962 	bl	8000d34 <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a72:	e00a      	b.n	8001a8a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a74:	f7ff f95e 	bl	8000d34 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e168      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a8a:	4b8c      	ldr	r3, [pc, #560]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d0ed      	beq.n	8001a74 <HAL_RCC_OscConfig+0x53c>
 8001a98:	e015      	b.n	8001ac6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a9a:	f7ff f94b 	bl	8000d34 <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001aa0:	e00a      	b.n	8001ab8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aa2:	f7ff f947 	bl	8000d34 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e151      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ab8:	4b80      	ldr	r3, [pc, #512]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1ed      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ac6:	7ffb      	ldrb	r3, [r7, #31]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d105      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001acc:	4b7b      	ldr	r3, [pc, #492]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad0:	4a7a      	ldr	r2, [pc, #488]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001ad2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ad6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0320 	and.w	r3, r3, #32
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d03c      	beq.n	8001b5e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d01c      	beq.n	8001b26 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001aec:	4b73      	ldr	r3, [pc, #460]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001aee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001af2:	4a72      	ldr	r2, [pc, #456]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001afc:	f7ff f91a 	bl	8000d34 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b04:	f7ff f916 	bl	8000d34 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e122      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b16:	4b69      	ldr	r3, [pc, #420]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001b18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d0ef      	beq.n	8001b04 <HAL_RCC_OscConfig+0x5cc>
 8001b24:	e01b      	b.n	8001b5e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b26:	4b65      	ldr	r3, [pc, #404]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001b28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b2c:	4a63      	ldr	r2, [pc, #396]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001b2e:	f023 0301 	bic.w	r3, r3, #1
 8001b32:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b36:	f7ff f8fd 	bl	8000d34 <HAL_GetTick>
 8001b3a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b3e:	f7ff f8f9 	bl	8000d34 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e105      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b50:	4b5a      	ldr	r3, [pc, #360]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001b52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1ef      	bne.n	8001b3e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 80f9 	beq.w	8001d5a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	f040 80cf 	bne.w	8001d10 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001b72:	4b52      	ldr	r3, [pc, #328]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	f003 0203 	and.w	r2, r3, #3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d12c      	bne.n	8001be0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b90:	3b01      	subs	r3, #1
 8001b92:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d123      	bne.n	8001be0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ba2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d11b      	bne.n	8001be0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bb2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d113      	bne.n	8001be0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bc2:	085b      	lsrs	r3, r3, #1
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d109      	bne.n	8001be0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	085b      	lsrs	r3, r3, #1
 8001bd8:	3b01      	subs	r3, #1
 8001bda:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d071      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	2b0c      	cmp	r3, #12
 8001be4:	d068      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001be6:	4b35      	ldr	r3, [pc, #212]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d105      	bne.n	8001bfe <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001bf2:	4b32      	ldr	r3, [pc, #200]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e0ac      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001c02:	4b2e      	ldr	r3, [pc, #184]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a2d      	ldr	r2, [pc, #180]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001c08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c0c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c0e:	f7ff f891 	bl	8000d34 <HAL_GetTick>
 8001c12:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c14:	e008      	b.n	8001c28 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c16:	f7ff f88d 	bl	8000d34 <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d901      	bls.n	8001c28 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e099      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c28:	4b24      	ldr	r3, [pc, #144]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1f0      	bne.n	8001c16 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c34:	4b21      	ldr	r3, [pc, #132]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001c36:	68da      	ldr	r2, [r3, #12]
 8001c38:	4b21      	ldr	r3, [pc, #132]	@ (8001cc0 <HAL_RCC_OscConfig+0x788>)
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c44:	3a01      	subs	r2, #1
 8001c46:	0112      	lsls	r2, r2, #4
 8001c48:	4311      	orrs	r1, r2
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c4e:	0212      	lsls	r2, r2, #8
 8001c50:	4311      	orrs	r1, r2
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001c56:	0852      	lsrs	r2, r2, #1
 8001c58:	3a01      	subs	r2, #1
 8001c5a:	0552      	lsls	r2, r2, #21
 8001c5c:	4311      	orrs	r1, r2
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001c62:	0852      	lsrs	r2, r2, #1
 8001c64:	3a01      	subs	r2, #1
 8001c66:	0652      	lsls	r2, r2, #25
 8001c68:	4311      	orrs	r1, r2
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001c6e:	06d2      	lsls	r2, r2, #27
 8001c70:	430a      	orrs	r2, r1
 8001c72:	4912      	ldr	r1, [pc, #72]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001c74:	4313      	orrs	r3, r2
 8001c76:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c78:	4b10      	ldr	r3, [pc, #64]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001c7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c82:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c84:	4b0d      	ldr	r3, [pc, #52]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	4a0c      	ldr	r2, [pc, #48]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001c8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c8e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c90:	f7ff f850 	bl	8000d34 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c98:	f7ff f84c 	bl	8000d34 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e058      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001caa:	4b04      	ldr	r3, [pc, #16]	@ (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d0f0      	beq.n	8001c98 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001cb6:	e050      	b.n	8001d5a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e04f      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cc4:	4b27      	ldr	r3, [pc, #156]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d144      	bne.n	8001d5a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001cd0:	4b24      	ldr	r3, [pc, #144]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a23      	ldr	r2, [pc, #140]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001cd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cda:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cdc:	4b21      	ldr	r3, [pc, #132]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	4a20      	ldr	r2, [pc, #128]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001ce2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ce6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ce8:	f7ff f824 	bl	8000d34 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cf0:	f7ff f820 	bl	8000d34 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e02c      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d02:	4b18      	ldr	r3, [pc, #96]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d0f0      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x7b8>
 8001d0e:	e024      	b.n	8001d5a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	2b0c      	cmp	r3, #12
 8001d14:	d01f      	beq.n	8001d56 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d16:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a12      	ldr	r2, [pc, #72]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001d1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d22:	f7ff f807 	bl	8000d34 <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d28:	e008      	b.n	8001d3c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d2a:	f7ff f803 	bl	8000d34 <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d901      	bls.n	8001d3c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e00f      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d3c:	4b09      	ldr	r3, [pc, #36]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1f0      	bne.n	8001d2a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001d48:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001d4a:	68da      	ldr	r2, [r3, #12]
 8001d4c:	4905      	ldr	r1, [pc, #20]	@ (8001d64 <HAL_RCC_OscConfig+0x82c>)
 8001d4e:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <HAL_RCC_OscConfig+0x830>)
 8001d50:	4013      	ands	r3, r2
 8001d52:	60cb      	str	r3, [r1, #12]
 8001d54:	e001      	b.n	8001d5a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e000      	b.n	8001d5c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3720      	adds	r7, #32
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40021000 	.word	0x40021000
 8001d68:	feeefffc 	.word	0xfeeefffc

08001d6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e0e7      	b.n	8001f50 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d80:	4b75      	ldr	r3, [pc, #468]	@ (8001f58 <HAL_RCC_ClockConfig+0x1ec>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d910      	bls.n	8001db0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8e:	4b72      	ldr	r3, [pc, #456]	@ (8001f58 <HAL_RCC_ClockConfig+0x1ec>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f023 0207 	bic.w	r2, r3, #7
 8001d96:	4970      	ldr	r1, [pc, #448]	@ (8001f58 <HAL_RCC_ClockConfig+0x1ec>)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9e:	4b6e      	ldr	r3, [pc, #440]	@ (8001f58 <HAL_RCC_ClockConfig+0x1ec>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d001      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0cf      	b.n	8001f50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d010      	beq.n	8001dde <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689a      	ldr	r2, [r3, #8]
 8001dc0:	4b66      	ldr	r3, [pc, #408]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d908      	bls.n	8001dde <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dcc:	4b63      	ldr	r3, [pc, #396]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	4960      	ldr	r1, [pc, #384]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d04c      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	2b03      	cmp	r3, #3
 8001df0:	d107      	bne.n	8001e02 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001df2:	4b5a      	ldr	r3, [pc, #360]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d121      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e0a6      	b.n	8001f50 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d107      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e0a:	4b54      	ldr	r3, [pc, #336]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d115      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e09a      	b.n	8001f50 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d107      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e22:	4b4e      	ldr	r3, [pc, #312]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d109      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e08e      	b.n	8001f50 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e32:	4b4a      	ldr	r3, [pc, #296]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e086      	b.n	8001f50 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e42:	4b46      	ldr	r3, [pc, #280]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f023 0203 	bic.w	r2, r3, #3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	4943      	ldr	r1, [pc, #268]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e54:	f7fe ff6e 	bl	8000d34 <HAL_GetTick>
 8001e58:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5a:	e00a      	b.n	8001e72 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e5c:	f7fe ff6a 	bl	8000d34 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e06e      	b.n	8001f50 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e72:	4b3a      	ldr	r3, [pc, #232]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 020c 	and.w	r2, r3, #12
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d1eb      	bne.n	8001e5c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0302 	and.w	r3, r3, #2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d010      	beq.n	8001eb2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	4b31      	ldr	r3, [pc, #196]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d208      	bcs.n	8001eb2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea0:	4b2e      	ldr	r3, [pc, #184]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	492b      	ldr	r1, [pc, #172]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001eb2:	4b29      	ldr	r3, [pc, #164]	@ (8001f58 <HAL_RCC_ClockConfig+0x1ec>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d210      	bcs.n	8001ee2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ec0:	4b25      	ldr	r3, [pc, #148]	@ (8001f58 <HAL_RCC_ClockConfig+0x1ec>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f023 0207 	bic.w	r2, r3, #7
 8001ec8:	4923      	ldr	r1, [pc, #140]	@ (8001f58 <HAL_RCC_ClockConfig+0x1ec>)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ed0:	4b21      	ldr	r3, [pc, #132]	@ (8001f58 <HAL_RCC_ClockConfig+0x1ec>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	683a      	ldr	r2, [r7, #0]
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d001      	beq.n	8001ee2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e036      	b.n	8001f50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0304 	and.w	r3, r3, #4
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d008      	beq.n	8001f00 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eee:	4b1b      	ldr	r3, [pc, #108]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	4918      	ldr	r1, [pc, #96]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0308 	and.w	r3, r3, #8
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d009      	beq.n	8001f20 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f0c:	4b13      	ldr	r3, [pc, #76]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	4910      	ldr	r1, [pc, #64]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f20:	f000 f824 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 8001f24:	4602      	mov	r2, r0
 8001f26:	4b0d      	ldr	r3, [pc, #52]	@ (8001f5c <HAL_RCC_ClockConfig+0x1f0>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	091b      	lsrs	r3, r3, #4
 8001f2c:	f003 030f 	and.w	r3, r3, #15
 8001f30:	490b      	ldr	r1, [pc, #44]	@ (8001f60 <HAL_RCC_ClockConfig+0x1f4>)
 8001f32:	5ccb      	ldrb	r3, [r1, r3]
 8001f34:	f003 031f 	and.w	r3, r3, #31
 8001f38:	fa22 f303 	lsr.w	r3, r2, r3
 8001f3c:	4a09      	ldr	r2, [pc, #36]	@ (8001f64 <HAL_RCC_ClockConfig+0x1f8>)
 8001f3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f40:	4b09      	ldr	r3, [pc, #36]	@ (8001f68 <HAL_RCC_ClockConfig+0x1fc>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe fea5 	bl	8000c94 <HAL_InitTick>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f4e:	7afb      	ldrb	r3, [r7, #11]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3710      	adds	r7, #16
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40022000 	.word	0x40022000
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	08003ff8 	.word	0x08003ff8
 8001f64:	2000000c 	.word	0x2000000c
 8001f68:	20000010 	.word	0x20000010

08001f6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b089      	sub	sp, #36	@ 0x24
 8001f70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	2300      	movs	r3, #0
 8001f78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f003 030c 	and.w	r3, r3, #12
 8001f82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f84:	4b3b      	ldr	r3, [pc, #236]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	f003 0303 	and.w	r3, r3, #3
 8001f8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d005      	beq.n	8001fa0 <HAL_RCC_GetSysClockFreq+0x34>
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	2b0c      	cmp	r3, #12
 8001f98:	d121      	bne.n	8001fde <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d11e      	bne.n	8001fde <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fa0:	4b34      	ldr	r3, [pc, #208]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0308 	and.w	r3, r3, #8
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d107      	bne.n	8001fbc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fac:	4b31      	ldr	r3, [pc, #196]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fb2:	0a1b      	lsrs	r3, r3, #8
 8001fb4:	f003 030f 	and.w	r3, r3, #15
 8001fb8:	61fb      	str	r3, [r7, #28]
 8001fba:	e005      	b.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001fc8:	4a2b      	ldr	r2, [pc, #172]	@ (8002078 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d10d      	bne.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fdc:	e00a      	b.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	2b04      	cmp	r3, #4
 8001fe2:	d102      	bne.n	8001fea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001fe4:	4b25      	ldr	r3, [pc, #148]	@ (800207c <HAL_RCC_GetSysClockFreq+0x110>)
 8001fe6:	61bb      	str	r3, [r7, #24]
 8001fe8:	e004      	b.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	2b08      	cmp	r3, #8
 8001fee:	d101      	bne.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ff0:	4b23      	ldr	r3, [pc, #140]	@ (8002080 <HAL_RCC_GetSysClockFreq+0x114>)
 8001ff2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	2b0c      	cmp	r3, #12
 8001ff8:	d134      	bne.n	8002064 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	2b02      	cmp	r3, #2
 8002008:	d003      	beq.n	8002012 <HAL_RCC_GetSysClockFreq+0xa6>
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	2b03      	cmp	r3, #3
 800200e:	d003      	beq.n	8002018 <HAL_RCC_GetSysClockFreq+0xac>
 8002010:	e005      	b.n	800201e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002012:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <HAL_RCC_GetSysClockFreq+0x110>)
 8002014:	617b      	str	r3, [r7, #20]
      break;
 8002016:	e005      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002018:	4b19      	ldr	r3, [pc, #100]	@ (8002080 <HAL_RCC_GetSysClockFreq+0x114>)
 800201a:	617b      	str	r3, [r7, #20]
      break;
 800201c:	e002      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	617b      	str	r3, [r7, #20]
      break;
 8002022:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002024:	4b13      	ldr	r3, [pc, #76]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	091b      	lsrs	r3, r3, #4
 800202a:	f003 0307 	and.w	r3, r3, #7
 800202e:	3301      	adds	r3, #1
 8002030:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002032:	4b10      	ldr	r3, [pc, #64]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	0a1b      	lsrs	r3, r3, #8
 8002038:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800203c:	697a      	ldr	r2, [r7, #20]
 800203e:	fb03 f202 	mul.w	r2, r3, r2
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	fbb2 f3f3 	udiv	r3, r2, r3
 8002048:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800204a:	4b0a      	ldr	r3, [pc, #40]	@ (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	0e5b      	lsrs	r3, r3, #25
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	3301      	adds	r3, #1
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002062:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002064:	69bb      	ldr	r3, [r7, #24]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3724      	adds	r7, #36	@ 0x24
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	40021000 	.word	0x40021000
 8002078:	08004010 	.word	0x08004010
 800207c:	00f42400 	.word	0x00f42400
 8002080:	007a1200 	.word	0x007a1200

08002084 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002088:	4b03      	ldr	r3, [pc, #12]	@ (8002098 <HAL_RCC_GetHCLKFreq+0x14>)
 800208a:	681b      	ldr	r3, [r3, #0]
}
 800208c:	4618      	mov	r0, r3
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	2000000c 	.word	0x2000000c

0800209c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020a0:	f7ff fff0 	bl	8002084 <HAL_RCC_GetHCLKFreq>
 80020a4:	4602      	mov	r2, r0
 80020a6:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	0a1b      	lsrs	r3, r3, #8
 80020ac:	f003 0307 	and.w	r3, r3, #7
 80020b0:	4904      	ldr	r1, [pc, #16]	@ (80020c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020b2:	5ccb      	ldrb	r3, [r1, r3]
 80020b4:	f003 031f 	and.w	r3, r3, #31
 80020b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020bc:	4618      	mov	r0, r3
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40021000 	.word	0x40021000
 80020c4:	08004008 	.word	0x08004008

080020c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020cc:	f7ff ffda 	bl	8002084 <HAL_RCC_GetHCLKFreq>
 80020d0:	4602      	mov	r2, r0
 80020d2:	4b06      	ldr	r3, [pc, #24]	@ (80020ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	0adb      	lsrs	r3, r3, #11
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	4904      	ldr	r1, [pc, #16]	@ (80020f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80020de:	5ccb      	ldrb	r3, [r1, r3]
 80020e0:	f003 031f 	and.w	r3, r3, #31
 80020e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40021000 	.word	0x40021000
 80020f0:	08004008 	.word	0x08004008

080020f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80020fc:	2300      	movs	r3, #0
 80020fe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002100:	4b2a      	ldr	r3, [pc, #168]	@ (80021ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002104:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d003      	beq.n	8002114 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800210c:	f7ff f9a0 	bl	8001450 <HAL_PWREx_GetVoltageRange>
 8002110:	6178      	str	r0, [r7, #20]
 8002112:	e014      	b.n	800213e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002114:	4b25      	ldr	r3, [pc, #148]	@ (80021ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002118:	4a24      	ldr	r2, [pc, #144]	@ (80021ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800211a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800211e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002120:	4b22      	ldr	r3, [pc, #136]	@ (80021ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800212c:	f7ff f990 	bl	8001450 <HAL_PWREx_GetVoltageRange>
 8002130:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002132:	4b1e      	ldr	r3, [pc, #120]	@ (80021ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002136:	4a1d      	ldr	r2, [pc, #116]	@ (80021ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002138:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800213c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002144:	d10b      	bne.n	800215e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b80      	cmp	r3, #128	@ 0x80
 800214a:	d919      	bls.n	8002180 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002150:	d902      	bls.n	8002158 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002152:	2302      	movs	r3, #2
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	e013      	b.n	8002180 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002158:	2301      	movs	r3, #1
 800215a:	613b      	str	r3, [r7, #16]
 800215c:	e010      	b.n	8002180 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b80      	cmp	r3, #128	@ 0x80
 8002162:	d902      	bls.n	800216a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002164:	2303      	movs	r3, #3
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	e00a      	b.n	8002180 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b80      	cmp	r3, #128	@ 0x80
 800216e:	d102      	bne.n	8002176 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002170:	2302      	movs	r3, #2
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	e004      	b.n	8002180 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2b70      	cmp	r3, #112	@ 0x70
 800217a:	d101      	bne.n	8002180 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800217c:	2301      	movs	r3, #1
 800217e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002180:	4b0b      	ldr	r3, [pc, #44]	@ (80021b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f023 0207 	bic.w	r2, r3, #7
 8002188:	4909      	ldr	r1, [pc, #36]	@ (80021b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	4313      	orrs	r3, r2
 800218e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002190:	4b07      	ldr	r3, [pc, #28]	@ (80021b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0307 	and.w	r3, r3, #7
 8002198:	693a      	ldr	r2, [r7, #16]
 800219a:	429a      	cmp	r2, r3
 800219c:	d001      	beq.n	80021a2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e000      	b.n	80021a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40022000 	.word	0x40022000

080021b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80021bc:	2300      	movs	r3, #0
 80021be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021c0:	2300      	movs	r3, #0
 80021c2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d041      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021d4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80021d8:	d02a      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80021da:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80021de:	d824      	bhi.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80021e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80021e4:	d008      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80021e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80021ea:	d81e      	bhi.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00a      	beq.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80021f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021f4:	d010      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80021f6:	e018      	b.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021f8:	4b86      	ldr	r3, [pc, #536]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	4a85      	ldr	r2, [pc, #532]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002202:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002204:	e015      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3304      	adds	r3, #4
 800220a:	2100      	movs	r1, #0
 800220c:	4618      	mov	r0, r3
 800220e:	f000 facd 	bl	80027ac <RCCEx_PLLSAI1_Config>
 8002212:	4603      	mov	r3, r0
 8002214:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002216:	e00c      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3320      	adds	r3, #32
 800221c:	2100      	movs	r1, #0
 800221e:	4618      	mov	r0, r3
 8002220:	f000 fbb6 	bl	8002990 <RCCEx_PLLSAI2_Config>
 8002224:	4603      	mov	r3, r0
 8002226:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002228:	e003      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	74fb      	strb	r3, [r7, #19]
      break;
 800222e:	e000      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002230:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002232:	7cfb      	ldrb	r3, [r7, #19]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10b      	bne.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002238:	4b76      	ldr	r3, [pc, #472]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800223a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002246:	4973      	ldr	r1, [pc, #460]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002248:	4313      	orrs	r3, r2
 800224a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800224e:	e001      	b.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002250:	7cfb      	ldrb	r3, [r7, #19]
 8002252:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d041      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002264:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002268:	d02a      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800226a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800226e:	d824      	bhi.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002270:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002274:	d008      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002276:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800227a:	d81e      	bhi.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x106>
 800227c:	2b00      	cmp	r3, #0
 800227e:	d00a      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002280:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002284:	d010      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002286:	e018      	b.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002288:	4b62      	ldr	r3, [pc, #392]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	4a61      	ldr	r2, [pc, #388]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800228e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002292:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002294:	e015      	b.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	3304      	adds	r3, #4
 800229a:	2100      	movs	r1, #0
 800229c:	4618      	mov	r0, r3
 800229e:	f000 fa85 	bl	80027ac <RCCEx_PLLSAI1_Config>
 80022a2:	4603      	mov	r3, r0
 80022a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80022a6:	e00c      	b.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	3320      	adds	r3, #32
 80022ac:	2100      	movs	r1, #0
 80022ae:	4618      	mov	r0, r3
 80022b0:	f000 fb6e 	bl	8002990 <RCCEx_PLLSAI2_Config>
 80022b4:	4603      	mov	r3, r0
 80022b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80022b8:	e003      	b.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	74fb      	strb	r3, [r7, #19]
      break;
 80022be:	e000      	b.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80022c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80022c2:	7cfb      	ldrb	r3, [r7, #19]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d10b      	bne.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80022c8:	4b52      	ldr	r3, [pc, #328]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022d6:	494f      	ldr	r1, [pc, #316]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80022de:	e001      	b.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022e0:	7cfb      	ldrb	r3, [r7, #19]
 80022e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f000 80a0 	beq.w	8002432 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022f2:	2300      	movs	r3, #0
 80022f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80022f6:	4b47      	ldr	r3, [pc, #284]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002302:	2301      	movs	r3, #1
 8002304:	e000      	b.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002306:	2300      	movs	r3, #0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00d      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230c:	4b41      	ldr	r3, [pc, #260]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800230e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002310:	4a40      	ldr	r2, [pc, #256]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002312:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002316:	6593      	str	r3, [r2, #88]	@ 0x58
 8002318:	4b3e      	ldr	r3, [pc, #248]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800231a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002324:	2301      	movs	r3, #1
 8002326:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002328:	4b3b      	ldr	r3, [pc, #236]	@ (8002418 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a3a      	ldr	r2, [pc, #232]	@ (8002418 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800232e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002332:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002334:	f7fe fcfe 	bl	8000d34 <HAL_GetTick>
 8002338:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800233a:	e009      	b.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800233c:	f7fe fcfa 	bl	8000d34 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d902      	bls.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	74fb      	strb	r3, [r7, #19]
        break;
 800234e:	e005      	b.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002350:	4b31      	ldr	r3, [pc, #196]	@ (8002418 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002358:	2b00      	cmp	r3, #0
 800235a:	d0ef      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800235c:	7cfb      	ldrb	r3, [r7, #19]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d15c      	bne.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002362:	4b2c      	ldr	r3, [pc, #176]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002368:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800236c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d01f      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	429a      	cmp	r2, r3
 800237e:	d019      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002380:	4b24      	ldr	r3, [pc, #144]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002386:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800238a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800238c:	4b21      	ldr	r3, [pc, #132]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800238e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002392:	4a20      	ldr	r2, [pc, #128]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002398:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800239c:	4b1d      	ldr	r3, [pc, #116]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800239e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80023ac:	4a19      	ldr	r2, [pc, #100]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d016      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023be:	f7fe fcb9 	bl	8000d34 <HAL_GetTick>
 80023c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023c4:	e00b      	b.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023c6:	f7fe fcb5 	bl	8000d34 <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d902      	bls.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	74fb      	strb	r3, [r7, #19]
            break;
 80023dc:	e006      	b.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023de:	4b0d      	ldr	r3, [pc, #52]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0ec      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80023ec:	7cfb      	ldrb	r3, [r7, #19]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10c      	bne.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023f2:	4b08      	ldr	r3, [pc, #32]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002402:	4904      	ldr	r1, [pc, #16]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002404:	4313      	orrs	r3, r2
 8002406:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800240a:	e009      	b.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800240c:	7cfb      	ldrb	r3, [r7, #19]
 800240e:	74bb      	strb	r3, [r7, #18]
 8002410:	e006      	b.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000
 8002418:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800241c:	7cfb      	ldrb	r3, [r7, #19]
 800241e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002420:	7c7b      	ldrb	r3, [r7, #17]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d105      	bne.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002426:	4ba6      	ldr	r3, [pc, #664]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242a:	4aa5      	ldr	r2, [pc, #660]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800242c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002430:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00a      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800243e:	4ba0      	ldr	r3, [pc, #640]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002444:	f023 0203 	bic.w	r2, r3, #3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800244c:	499c      	ldr	r1, [pc, #624]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800244e:	4313      	orrs	r3, r2
 8002450:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0302 	and.w	r3, r3, #2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00a      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002460:	4b97      	ldr	r3, [pc, #604]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002466:	f023 020c 	bic.w	r2, r3, #12
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800246e:	4994      	ldr	r1, [pc, #592]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002470:	4313      	orrs	r3, r2
 8002472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0304 	and.w	r3, r3, #4
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00a      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002482:	4b8f      	ldr	r3, [pc, #572]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002488:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002490:	498b      	ldr	r1, [pc, #556]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002492:	4313      	orrs	r3, r2
 8002494:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0308 	and.w	r3, r3, #8
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00a      	beq.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80024a4:	4b86      	ldr	r3, [pc, #536]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b2:	4983      	ldr	r1, [pc, #524]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0310 	and.w	r3, r3, #16
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00a      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80024c6:	4b7e      	ldr	r3, [pc, #504]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024d4:	497a      	ldr	r1, [pc, #488]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0320 	and.w	r3, r3, #32
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00a      	beq.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80024e8:	4b75      	ldr	r3, [pc, #468]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024f6:	4972      	ldr	r1, [pc, #456]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002506:	2b00      	cmp	r3, #0
 8002508:	d00a      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800250a:	4b6d      	ldr	r3, [pc, #436]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800250c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002510:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002518:	4969      	ldr	r1, [pc, #420]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800251a:	4313      	orrs	r3, r2
 800251c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002528:	2b00      	cmp	r3, #0
 800252a:	d00a      	beq.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800252c:	4b64      	ldr	r3, [pc, #400]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800252e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002532:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800253a:	4961      	ldr	r1, [pc, #388]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00a      	beq.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800254e:	4b5c      	ldr	r3, [pc, #368]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002550:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002554:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800255c:	4958      	ldr	r1, [pc, #352]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800255e:	4313      	orrs	r3, r2
 8002560:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00a      	beq.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002570:	4b53      	ldr	r3, [pc, #332]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002576:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800257e:	4950      	ldr	r1, [pc, #320]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002580:	4313      	orrs	r3, r2
 8002582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00a      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002592:	4b4b      	ldr	r3, [pc, #300]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002598:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a0:	4947      	ldr	r1, [pc, #284]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d00a      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80025b4:	4b42      	ldr	r3, [pc, #264]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80025b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025ba:	f023 0203 	bic.w	r2, r3, #3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c2:	493f      	ldr	r1, [pc, #252]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d028      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80025d6:	4b3a      	ldr	r3, [pc, #232]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80025d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025dc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025e4:	4936      	ldr	r1, [pc, #216]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025f4:	d106      	bne.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025f6:	4b32      	ldr	r3, [pc, #200]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	4a31      	ldr	r2, [pc, #196]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80025fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002600:	60d3      	str	r3, [r2, #12]
 8002602:	e011      	b.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002608:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800260c:	d10c      	bne.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3304      	adds	r3, #4
 8002612:	2101      	movs	r1, #1
 8002614:	4618      	mov	r0, r3
 8002616:	f000 f8c9 	bl	80027ac <RCCEx_PLLSAI1_Config>
 800261a:	4603      	mov	r3, r0
 800261c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800261e:	7cfb      	ldrb	r3, [r7, #19]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8002624:	7cfb      	ldrb	r3, [r7, #19]
 8002626:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d028      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002634:	4b22      	ldr	r3, [pc, #136]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800263a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002642:	491f      	ldr	r1, [pc, #124]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002644:	4313      	orrs	r3, r2
 8002646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800264e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002652:	d106      	bne.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002654:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4a19      	ldr	r2, [pc, #100]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800265a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800265e:	60d3      	str	r3, [r2, #12]
 8002660:	e011      	b.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002666:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800266a:	d10c      	bne.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	3304      	adds	r3, #4
 8002670:	2101      	movs	r1, #1
 8002672:	4618      	mov	r0, r3
 8002674:	f000 f89a 	bl	80027ac <RCCEx_PLLSAI1_Config>
 8002678:	4603      	mov	r3, r0
 800267a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800267c:	7cfb      	ldrb	r3, [r7, #19]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8002682:	7cfb      	ldrb	r3, [r7, #19]
 8002684:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d02a      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002692:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002698:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026a0:	4907      	ldr	r1, [pc, #28]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80026b0:	d108      	bne.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026b2:	4b03      	ldr	r3, [pc, #12]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	4a02      	ldr	r2, [pc, #8]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80026b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026bc:	60d3      	str	r3, [r2, #12]
 80026be:	e013      	b.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80026c0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80026cc:	d10c      	bne.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3304      	adds	r3, #4
 80026d2:	2101      	movs	r1, #1
 80026d4:	4618      	mov	r0, r3
 80026d6:	f000 f869 	bl	80027ac <RCCEx_PLLSAI1_Config>
 80026da:	4603      	mov	r3, r0
 80026dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026de:	7cfb      	ldrb	r3, [r7, #19]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80026e4:	7cfb      	ldrb	r3, [r7, #19]
 80026e6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d02f      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80026f4:	4b2c      	ldr	r3, [pc, #176]	@ (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026fa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002702:	4929      	ldr	r1, [pc, #164]	@ (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002704:	4313      	orrs	r3, r2
 8002706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800270e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002712:	d10d      	bne.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	3304      	adds	r3, #4
 8002718:	2102      	movs	r1, #2
 800271a:	4618      	mov	r0, r3
 800271c:	f000 f846 	bl	80027ac <RCCEx_PLLSAI1_Config>
 8002720:	4603      	mov	r3, r0
 8002722:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002724:	7cfb      	ldrb	r3, [r7, #19]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d014      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800272a:	7cfb      	ldrb	r3, [r7, #19]
 800272c:	74bb      	strb	r3, [r7, #18]
 800272e:	e011      	b.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002734:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002738:	d10c      	bne.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	3320      	adds	r3, #32
 800273e:	2102      	movs	r1, #2
 8002740:	4618      	mov	r0, r3
 8002742:	f000 f925 	bl	8002990 <RCCEx_PLLSAI2_Config>
 8002746:	4603      	mov	r3, r0
 8002748:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800274a:	7cfb      	ldrb	r3, [r7, #19]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8002750:	7cfb      	ldrb	r3, [r7, #19]
 8002752:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00b      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002760:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002766:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002770:	490d      	ldr	r1, [pc, #52]	@ (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002772:	4313      	orrs	r3, r2
 8002774:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00b      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002784:	4b08      	ldr	r3, [pc, #32]	@ (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800278a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002794:	4904      	ldr	r1, [pc, #16]	@ (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002796:	4313      	orrs	r3, r2
 8002798:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800279c:	7cbb      	ldrb	r3, [r7, #18]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	40021000 	.word	0x40021000

080027ac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80027b6:	2300      	movs	r3, #0
 80027b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027ba:	4b74      	ldr	r3, [pc, #464]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	f003 0303 	and.w	r3, r3, #3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d018      	beq.n	80027f8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80027c6:	4b71      	ldr	r3, [pc, #452]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f003 0203 	and.w	r2, r3, #3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d10d      	bne.n	80027f2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
       ||
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d009      	beq.n	80027f2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80027de:	4b6b      	ldr	r3, [pc, #428]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	091b      	lsrs	r3, r3, #4
 80027e4:	f003 0307 	and.w	r3, r3, #7
 80027e8:	1c5a      	adds	r2, r3, #1
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
       ||
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d047      	beq.n	8002882 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	73fb      	strb	r3, [r7, #15]
 80027f6:	e044      	b.n	8002882 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2b03      	cmp	r3, #3
 80027fe:	d018      	beq.n	8002832 <RCCEx_PLLSAI1_Config+0x86>
 8002800:	2b03      	cmp	r3, #3
 8002802:	d825      	bhi.n	8002850 <RCCEx_PLLSAI1_Config+0xa4>
 8002804:	2b01      	cmp	r3, #1
 8002806:	d002      	beq.n	800280e <RCCEx_PLLSAI1_Config+0x62>
 8002808:	2b02      	cmp	r3, #2
 800280a:	d009      	beq.n	8002820 <RCCEx_PLLSAI1_Config+0x74>
 800280c:	e020      	b.n	8002850 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800280e:	4b5f      	ldr	r3, [pc, #380]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d11d      	bne.n	8002856 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800281e:	e01a      	b.n	8002856 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002820:	4b5a      	ldr	r3, [pc, #360]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002828:	2b00      	cmp	r3, #0
 800282a:	d116      	bne.n	800285a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002830:	e013      	b.n	800285a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002832:	4b56      	ldr	r3, [pc, #344]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10f      	bne.n	800285e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800283e:	4b53      	ldr	r3, [pc, #332]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d109      	bne.n	800285e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800284e:	e006      	b.n	800285e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	73fb      	strb	r3, [r7, #15]
      break;
 8002854:	e004      	b.n	8002860 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002856:	bf00      	nop
 8002858:	e002      	b.n	8002860 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800285a:	bf00      	nop
 800285c:	e000      	b.n	8002860 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800285e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002860:	7bfb      	ldrb	r3, [r7, #15]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10d      	bne.n	8002882 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002866:	4b49      	ldr	r3, [pc, #292]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6819      	ldr	r1, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	3b01      	subs	r3, #1
 8002878:	011b      	lsls	r3, r3, #4
 800287a:	430b      	orrs	r3, r1
 800287c:	4943      	ldr	r1, [pc, #268]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 800287e:	4313      	orrs	r3, r2
 8002880:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002882:	7bfb      	ldrb	r3, [r7, #15]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d17c      	bne.n	8002982 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002888:	4b40      	ldr	r3, [pc, #256]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a3f      	ldr	r2, [pc, #252]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 800288e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002892:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002894:	f7fe fa4e 	bl	8000d34 <HAL_GetTick>
 8002898:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800289a:	e009      	b.n	80028b0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800289c:	f7fe fa4a 	bl	8000d34 <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d902      	bls.n	80028b0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	73fb      	strb	r3, [r7, #15]
        break;
 80028ae:	e005      	b.n	80028bc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80028b0:	4b36      	ldr	r3, [pc, #216]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1ef      	bne.n	800289c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d15f      	bne.n	8002982 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d110      	bne.n	80028ea <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028c8:	4b30      	ldr	r3, [pc, #192]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80028d0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	6892      	ldr	r2, [r2, #8]
 80028d8:	0211      	lsls	r1, r2, #8
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	68d2      	ldr	r2, [r2, #12]
 80028de:	06d2      	lsls	r2, r2, #27
 80028e0:	430a      	orrs	r2, r1
 80028e2:	492a      	ldr	r1, [pc, #168]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	610b      	str	r3, [r1, #16]
 80028e8:	e027      	b.n	800293a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d112      	bne.n	8002916 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028f0:	4b26      	ldr	r3, [pc, #152]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80028f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	6892      	ldr	r2, [r2, #8]
 8002900:	0211      	lsls	r1, r2, #8
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6912      	ldr	r2, [r2, #16]
 8002906:	0852      	lsrs	r2, r2, #1
 8002908:	3a01      	subs	r2, #1
 800290a:	0552      	lsls	r2, r2, #21
 800290c:	430a      	orrs	r2, r1
 800290e:	491f      	ldr	r1, [pc, #124]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002910:	4313      	orrs	r3, r2
 8002912:	610b      	str	r3, [r1, #16]
 8002914:	e011      	b.n	800293a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002916:	4b1d      	ldr	r3, [pc, #116]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800291e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6892      	ldr	r2, [r2, #8]
 8002926:	0211      	lsls	r1, r2, #8
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6952      	ldr	r2, [r2, #20]
 800292c:	0852      	lsrs	r2, r2, #1
 800292e:	3a01      	subs	r2, #1
 8002930:	0652      	lsls	r2, r2, #25
 8002932:	430a      	orrs	r2, r1
 8002934:	4915      	ldr	r1, [pc, #84]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002936:	4313      	orrs	r3, r2
 8002938:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800293a:	4b14      	ldr	r3, [pc, #80]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a13      	ldr	r2, [pc, #76]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002940:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002944:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002946:	f7fe f9f5 	bl	8000d34 <HAL_GetTick>
 800294a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800294c:	e009      	b.n	8002962 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800294e:	f7fe f9f1 	bl	8000d34 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d902      	bls.n	8002962 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	73fb      	strb	r3, [r7, #15]
          break;
 8002960:	e005      	b.n	800296e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002962:	4b0a      	ldr	r3, [pc, #40]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0ef      	beq.n	800294e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800296e:	7bfb      	ldrb	r3, [r7, #15]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d106      	bne.n	8002982 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002974:	4b05      	ldr	r3, [pc, #20]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	4903      	ldr	r1, [pc, #12]	@ (800298c <RCCEx_PLLSAI1_Config+0x1e0>)
 800297e:	4313      	orrs	r3, r2
 8002980:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002982:	7bfb      	ldrb	r3, [r7, #15]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40021000 	.word	0x40021000

08002990 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800299a:	2300      	movs	r3, #0
 800299c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800299e:	4b69      	ldr	r3, [pc, #420]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	f003 0303 	and.w	r3, r3, #3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d018      	beq.n	80029dc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80029aa:	4b66      	ldr	r3, [pc, #408]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	f003 0203 	and.w	r2, r3, #3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d10d      	bne.n	80029d6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
       ||
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d009      	beq.n	80029d6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80029c2:	4b60      	ldr	r3, [pc, #384]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	091b      	lsrs	r3, r3, #4
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	1c5a      	adds	r2, r3, #1
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
       ||
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d047      	beq.n	8002a66 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	73fb      	strb	r3, [r7, #15]
 80029da:	e044      	b.n	8002a66 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2b03      	cmp	r3, #3
 80029e2:	d018      	beq.n	8002a16 <RCCEx_PLLSAI2_Config+0x86>
 80029e4:	2b03      	cmp	r3, #3
 80029e6:	d825      	bhi.n	8002a34 <RCCEx_PLLSAI2_Config+0xa4>
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d002      	beq.n	80029f2 <RCCEx_PLLSAI2_Config+0x62>
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d009      	beq.n	8002a04 <RCCEx_PLLSAI2_Config+0x74>
 80029f0:	e020      	b.n	8002a34 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80029f2:	4b54      	ldr	r3, [pc, #336]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d11d      	bne.n	8002a3a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a02:	e01a      	b.n	8002a3a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a04:	4b4f      	ldr	r3, [pc, #316]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d116      	bne.n	8002a3e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a14:	e013      	b.n	8002a3e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a16:	4b4b      	ldr	r3, [pc, #300]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10f      	bne.n	8002a42 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a22:	4b48      	ldr	r3, [pc, #288]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d109      	bne.n	8002a42 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a32:	e006      	b.n	8002a42 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	73fb      	strb	r3, [r7, #15]
      break;
 8002a38:	e004      	b.n	8002a44 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a3a:	bf00      	nop
 8002a3c:	e002      	b.n	8002a44 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a3e:	bf00      	nop
 8002a40:	e000      	b.n	8002a44 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a42:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10d      	bne.n	8002a66 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a4a:	4b3e      	ldr	r3, [pc, #248]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6819      	ldr	r1, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	011b      	lsls	r3, r3, #4
 8002a5e:	430b      	orrs	r3, r1
 8002a60:	4938      	ldr	r1, [pc, #224]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d166      	bne.n	8002b3a <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002a6c:	4b35      	ldr	r3, [pc, #212]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a34      	ldr	r2, [pc, #208]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002a72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a78:	f7fe f95c 	bl	8000d34 <HAL_GetTick>
 8002a7c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a7e:	e009      	b.n	8002a94 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a80:	f7fe f958 	bl	8000d34 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d902      	bls.n	8002a94 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	73fb      	strb	r3, [r7, #15]
        break;
 8002a92:	e005      	b.n	8002aa0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a94:	4b2b      	ldr	r3, [pc, #172]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1ef      	bne.n	8002a80 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002aa0:	7bfb      	ldrb	r3, [r7, #15]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d149      	bne.n	8002b3a <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d110      	bne.n	8002ace <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002aac:	4b25      	ldr	r3, [pc, #148]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002ab4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	6892      	ldr	r2, [r2, #8]
 8002abc:	0211      	lsls	r1, r2, #8
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	68d2      	ldr	r2, [r2, #12]
 8002ac2:	06d2      	lsls	r2, r2, #27
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	491f      	ldr	r1, [pc, #124]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	614b      	str	r3, [r1, #20]
 8002acc:	e011      	b.n	8002af2 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ace:	4b1d      	ldr	r3, [pc, #116]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002ad6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	6892      	ldr	r2, [r2, #8]
 8002ade:	0211      	lsls	r1, r2, #8
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6912      	ldr	r2, [r2, #16]
 8002ae4:	0852      	lsrs	r2, r2, #1
 8002ae6:	3a01      	subs	r2, #1
 8002ae8:	0652      	lsls	r2, r2, #25
 8002aea:	430a      	orrs	r2, r1
 8002aec:	4915      	ldr	r1, [pc, #84]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002af2:	4b14      	ldr	r3, [pc, #80]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a13      	ldr	r2, [pc, #76]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002afc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002afe:	f7fe f919 	bl	8000d34 <HAL_GetTick>
 8002b02:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b04:	e009      	b.n	8002b1a <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002b06:	f7fe f915 	bl	8000d34 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d902      	bls.n	8002b1a <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	73fb      	strb	r3, [r7, #15]
          break;
 8002b18:	e005      	b.n	8002b26 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0ef      	beq.n	8002b06 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d106      	bne.n	8002b3a <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002b2c:	4b05      	ldr	r3, [pc, #20]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002b2e:	695a      	ldr	r2, [r3, #20]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	4903      	ldr	r1, [pc, #12]	@ (8002b44 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40021000 	.word	0x40021000

08002b48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e040      	b.n	8002bdc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d106      	bne.n	8002b70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f7fd ff34 	bl	80009d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2224      	movs	r2, #36	@ 0x24
 8002b74:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f022 0201 	bic.w	r2, r2, #1
 8002b84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d002      	beq.n	8002b94 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 fb6a 	bl	8003268 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f8af 	bl	8002cf8 <UART_SetConfig>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e01b      	b.n	8002bdc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	685a      	ldr	r2, [r3, #4]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002bb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689a      	ldr	r2, [r3, #8]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002bc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0201 	orr.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 fbe9 	bl	80033ac <UART_CheckIdleState>
 8002bda:	4603      	mov	r3, r0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08a      	sub	sp, #40	@ 0x28
 8002be8:	af02      	add	r7, sp, #8
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	603b      	str	r3, [r7, #0]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bf8:	2b20      	cmp	r3, #32
 8002bfa:	d177      	bne.n	8002cec <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d002      	beq.n	8002c08 <HAL_UART_Transmit+0x24>
 8002c02:	88fb      	ldrh	r3, [r7, #6]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e070      	b.n	8002cee <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2221      	movs	r2, #33	@ 0x21
 8002c18:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c1a:	f7fe f88b 	bl	8000d34 <HAL_GetTick>
 8002c1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	88fa      	ldrh	r2, [r7, #6]
 8002c24:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	88fa      	ldrh	r2, [r7, #6]
 8002c2c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c38:	d108      	bne.n	8002c4c <HAL_UART_Transmit+0x68>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d104      	bne.n	8002c4c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002c42:	2300      	movs	r3, #0
 8002c44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	61bb      	str	r3, [r7, #24]
 8002c4a:	e003      	b.n	8002c54 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c50:	2300      	movs	r3, #0
 8002c52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c54:	e02f      	b.n	8002cb6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2180      	movs	r1, #128	@ 0x80
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f000 fc4b 	bl	80034fc <UART_WaitOnFlagUntilTimeout>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d004      	beq.n	8002c76 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2220      	movs	r2, #32
 8002c70:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e03b      	b.n	8002cee <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10b      	bne.n	8002c94 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	881a      	ldrh	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c88:	b292      	uxth	r2, r2
 8002c8a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	3302      	adds	r3, #2
 8002c90:	61bb      	str	r3, [r7, #24]
 8002c92:	e007      	b.n	8002ca4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	781a      	ldrb	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1c9      	bne.n	8002c56 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	2140      	movs	r1, #64	@ 0x40
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f000 fc15 	bl	80034fc <UART_WaitOnFlagUntilTimeout>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d004      	beq.n	8002ce2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e005      	b.n	8002cee <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2220      	movs	r2, #32
 8002ce6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	e000      	b.n	8002cee <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002cec:	2302      	movs	r3, #2
  }
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3720      	adds	r7, #32
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
	...

08002cf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cfc:	b08a      	sub	sp, #40	@ 0x28
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	691b      	ldr	r3, [r3, #16]
 8002d10:	431a      	orrs	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	431a      	orrs	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	4ba4      	ldr	r3, [pc, #656]	@ (8002fb8 <UART_SetConfig+0x2c0>)
 8002d28:	4013      	ands	r3, r2
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	6812      	ldr	r2, [r2, #0]
 8002d2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d30:	430b      	orrs	r3, r1
 8002d32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	68da      	ldr	r2, [r3, #12]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a99      	ldr	r2, [pc, #612]	@ (8002fbc <UART_SetConfig+0x2c4>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d004      	beq.n	8002d64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d60:	4313      	orrs	r3, r2
 8002d62:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d74:	430a      	orrs	r2, r1
 8002d76:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a90      	ldr	r2, [pc, #576]	@ (8002fc0 <UART_SetConfig+0x2c8>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d126      	bne.n	8002dd0 <UART_SetConfig+0xd8>
 8002d82:	4b90      	ldr	r3, [pc, #576]	@ (8002fc4 <UART_SetConfig+0x2cc>)
 8002d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d88:	f003 0303 	and.w	r3, r3, #3
 8002d8c:	2b03      	cmp	r3, #3
 8002d8e:	d81b      	bhi.n	8002dc8 <UART_SetConfig+0xd0>
 8002d90:	a201      	add	r2, pc, #4	@ (adr r2, 8002d98 <UART_SetConfig+0xa0>)
 8002d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d96:	bf00      	nop
 8002d98:	08002da9 	.word	0x08002da9
 8002d9c:	08002db9 	.word	0x08002db9
 8002da0:	08002db1 	.word	0x08002db1
 8002da4:	08002dc1 	.word	0x08002dc1
 8002da8:	2301      	movs	r3, #1
 8002daa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dae:	e116      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002db0:	2302      	movs	r3, #2
 8002db2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002db6:	e112      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002db8:	2304      	movs	r3, #4
 8002dba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dbe:	e10e      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002dc0:	2308      	movs	r3, #8
 8002dc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dc6:	e10a      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002dc8:	2310      	movs	r3, #16
 8002dca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dce:	e106      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a7c      	ldr	r2, [pc, #496]	@ (8002fc8 <UART_SetConfig+0x2d0>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d138      	bne.n	8002e4c <UART_SetConfig+0x154>
 8002dda:	4b7a      	ldr	r3, [pc, #488]	@ (8002fc4 <UART_SetConfig+0x2cc>)
 8002ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de0:	f003 030c 	and.w	r3, r3, #12
 8002de4:	2b0c      	cmp	r3, #12
 8002de6:	d82d      	bhi.n	8002e44 <UART_SetConfig+0x14c>
 8002de8:	a201      	add	r2, pc, #4	@ (adr r2, 8002df0 <UART_SetConfig+0xf8>)
 8002dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dee:	bf00      	nop
 8002df0:	08002e25 	.word	0x08002e25
 8002df4:	08002e45 	.word	0x08002e45
 8002df8:	08002e45 	.word	0x08002e45
 8002dfc:	08002e45 	.word	0x08002e45
 8002e00:	08002e35 	.word	0x08002e35
 8002e04:	08002e45 	.word	0x08002e45
 8002e08:	08002e45 	.word	0x08002e45
 8002e0c:	08002e45 	.word	0x08002e45
 8002e10:	08002e2d 	.word	0x08002e2d
 8002e14:	08002e45 	.word	0x08002e45
 8002e18:	08002e45 	.word	0x08002e45
 8002e1c:	08002e45 	.word	0x08002e45
 8002e20:	08002e3d 	.word	0x08002e3d
 8002e24:	2300      	movs	r3, #0
 8002e26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e2a:	e0d8      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e32:	e0d4      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002e34:	2304      	movs	r3, #4
 8002e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e3a:	e0d0      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002e3c:	2308      	movs	r3, #8
 8002e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e42:	e0cc      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002e44:	2310      	movs	r3, #16
 8002e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e4a:	e0c8      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a5e      	ldr	r2, [pc, #376]	@ (8002fcc <UART_SetConfig+0x2d4>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d125      	bne.n	8002ea2 <UART_SetConfig+0x1aa>
 8002e56:	4b5b      	ldr	r3, [pc, #364]	@ (8002fc4 <UART_SetConfig+0x2cc>)
 8002e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e5c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002e60:	2b30      	cmp	r3, #48	@ 0x30
 8002e62:	d016      	beq.n	8002e92 <UART_SetConfig+0x19a>
 8002e64:	2b30      	cmp	r3, #48	@ 0x30
 8002e66:	d818      	bhi.n	8002e9a <UART_SetConfig+0x1a2>
 8002e68:	2b20      	cmp	r3, #32
 8002e6a:	d00a      	beq.n	8002e82 <UART_SetConfig+0x18a>
 8002e6c:	2b20      	cmp	r3, #32
 8002e6e:	d814      	bhi.n	8002e9a <UART_SetConfig+0x1a2>
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d002      	beq.n	8002e7a <UART_SetConfig+0x182>
 8002e74:	2b10      	cmp	r3, #16
 8002e76:	d008      	beq.n	8002e8a <UART_SetConfig+0x192>
 8002e78:	e00f      	b.n	8002e9a <UART_SetConfig+0x1a2>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e80:	e0ad      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002e82:	2302      	movs	r3, #2
 8002e84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e88:	e0a9      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002e8a:	2304      	movs	r3, #4
 8002e8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e90:	e0a5      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002e92:	2308      	movs	r3, #8
 8002e94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e98:	e0a1      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002e9a:	2310      	movs	r3, #16
 8002e9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ea0:	e09d      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a4a      	ldr	r2, [pc, #296]	@ (8002fd0 <UART_SetConfig+0x2d8>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d125      	bne.n	8002ef8 <UART_SetConfig+0x200>
 8002eac:	4b45      	ldr	r3, [pc, #276]	@ (8002fc4 <UART_SetConfig+0x2cc>)
 8002eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eb2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002eb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002eb8:	d016      	beq.n	8002ee8 <UART_SetConfig+0x1f0>
 8002eba:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ebc:	d818      	bhi.n	8002ef0 <UART_SetConfig+0x1f8>
 8002ebe:	2b80      	cmp	r3, #128	@ 0x80
 8002ec0:	d00a      	beq.n	8002ed8 <UART_SetConfig+0x1e0>
 8002ec2:	2b80      	cmp	r3, #128	@ 0x80
 8002ec4:	d814      	bhi.n	8002ef0 <UART_SetConfig+0x1f8>
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d002      	beq.n	8002ed0 <UART_SetConfig+0x1d8>
 8002eca:	2b40      	cmp	r3, #64	@ 0x40
 8002ecc:	d008      	beq.n	8002ee0 <UART_SetConfig+0x1e8>
 8002ece:	e00f      	b.n	8002ef0 <UART_SetConfig+0x1f8>
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ed6:	e082      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002ed8:	2302      	movs	r3, #2
 8002eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ede:	e07e      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002ee0:	2304      	movs	r3, #4
 8002ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ee6:	e07a      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002ee8:	2308      	movs	r3, #8
 8002eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002eee:	e076      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002ef0:	2310      	movs	r3, #16
 8002ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ef6:	e072      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a35      	ldr	r2, [pc, #212]	@ (8002fd4 <UART_SetConfig+0x2dc>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d12a      	bne.n	8002f58 <UART_SetConfig+0x260>
 8002f02:	4b30      	ldr	r3, [pc, #192]	@ (8002fc4 <UART_SetConfig+0x2cc>)
 8002f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f10:	d01a      	beq.n	8002f48 <UART_SetConfig+0x250>
 8002f12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f16:	d81b      	bhi.n	8002f50 <UART_SetConfig+0x258>
 8002f18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f1c:	d00c      	beq.n	8002f38 <UART_SetConfig+0x240>
 8002f1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f22:	d815      	bhi.n	8002f50 <UART_SetConfig+0x258>
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <UART_SetConfig+0x238>
 8002f28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f2c:	d008      	beq.n	8002f40 <UART_SetConfig+0x248>
 8002f2e:	e00f      	b.n	8002f50 <UART_SetConfig+0x258>
 8002f30:	2300      	movs	r3, #0
 8002f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f36:	e052      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f3e:	e04e      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002f40:	2304      	movs	r3, #4
 8002f42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f46:	e04a      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002f48:	2308      	movs	r3, #8
 8002f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f4e:	e046      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002f50:	2310      	movs	r3, #16
 8002f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f56:	e042      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a17      	ldr	r2, [pc, #92]	@ (8002fbc <UART_SetConfig+0x2c4>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d13a      	bne.n	8002fd8 <UART_SetConfig+0x2e0>
 8002f62:	4b18      	ldr	r3, [pc, #96]	@ (8002fc4 <UART_SetConfig+0x2cc>)
 8002f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002f6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002f70:	d01a      	beq.n	8002fa8 <UART_SetConfig+0x2b0>
 8002f72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002f76:	d81b      	bhi.n	8002fb0 <UART_SetConfig+0x2b8>
 8002f78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f7c:	d00c      	beq.n	8002f98 <UART_SetConfig+0x2a0>
 8002f7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f82:	d815      	bhi.n	8002fb0 <UART_SetConfig+0x2b8>
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <UART_SetConfig+0x298>
 8002f88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f8c:	d008      	beq.n	8002fa0 <UART_SetConfig+0x2a8>
 8002f8e:	e00f      	b.n	8002fb0 <UART_SetConfig+0x2b8>
 8002f90:	2300      	movs	r3, #0
 8002f92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f96:	e022      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002f98:	2302      	movs	r3, #2
 8002f9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f9e:	e01e      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002fa0:	2304      	movs	r3, #4
 8002fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fa6:	e01a      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002fa8:	2308      	movs	r3, #8
 8002faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fae:	e016      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002fb0:	2310      	movs	r3, #16
 8002fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fb6:	e012      	b.n	8002fde <UART_SetConfig+0x2e6>
 8002fb8:	efff69f3 	.word	0xefff69f3
 8002fbc:	40008000 	.word	0x40008000
 8002fc0:	40013800 	.word	0x40013800
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	40004400 	.word	0x40004400
 8002fcc:	40004800 	.word	0x40004800
 8002fd0:	40004c00 	.word	0x40004c00
 8002fd4:	40005000 	.word	0x40005000
 8002fd8:	2310      	movs	r3, #16
 8002fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a9f      	ldr	r2, [pc, #636]	@ (8003260 <UART_SetConfig+0x568>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d17a      	bne.n	80030de <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002fe8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d824      	bhi.n	800303a <UART_SetConfig+0x342>
 8002ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ff8 <UART_SetConfig+0x300>)
 8002ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff6:	bf00      	nop
 8002ff8:	0800301d 	.word	0x0800301d
 8002ffc:	0800303b 	.word	0x0800303b
 8003000:	08003025 	.word	0x08003025
 8003004:	0800303b 	.word	0x0800303b
 8003008:	0800302b 	.word	0x0800302b
 800300c:	0800303b 	.word	0x0800303b
 8003010:	0800303b 	.word	0x0800303b
 8003014:	0800303b 	.word	0x0800303b
 8003018:	08003033 	.word	0x08003033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800301c:	f7ff f83e 	bl	800209c <HAL_RCC_GetPCLK1Freq>
 8003020:	61f8      	str	r0, [r7, #28]
        break;
 8003022:	e010      	b.n	8003046 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003024:	4b8f      	ldr	r3, [pc, #572]	@ (8003264 <UART_SetConfig+0x56c>)
 8003026:	61fb      	str	r3, [r7, #28]
        break;
 8003028:	e00d      	b.n	8003046 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800302a:	f7fe ff9f 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 800302e:	61f8      	str	r0, [r7, #28]
        break;
 8003030:	e009      	b.n	8003046 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003032:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003036:	61fb      	str	r3, [r7, #28]
        break;
 8003038:	e005      	b.n	8003046 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800303a:	2300      	movs	r3, #0
 800303c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003044:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	2b00      	cmp	r3, #0
 800304a:	f000 80fb 	beq.w	8003244 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	685a      	ldr	r2, [r3, #4]
 8003052:	4613      	mov	r3, r2
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	4413      	add	r3, r2
 8003058:	69fa      	ldr	r2, [r7, #28]
 800305a:	429a      	cmp	r2, r3
 800305c:	d305      	bcc.n	800306a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003064:	69fa      	ldr	r2, [r7, #28]
 8003066:	429a      	cmp	r2, r3
 8003068:	d903      	bls.n	8003072 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003070:	e0e8      	b.n	8003244 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	2200      	movs	r2, #0
 8003076:	461c      	mov	r4, r3
 8003078:	4615      	mov	r5, r2
 800307a:	f04f 0200 	mov.w	r2, #0
 800307e:	f04f 0300 	mov.w	r3, #0
 8003082:	022b      	lsls	r3, r5, #8
 8003084:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003088:	0222      	lsls	r2, r4, #8
 800308a:	68f9      	ldr	r1, [r7, #12]
 800308c:	6849      	ldr	r1, [r1, #4]
 800308e:	0849      	lsrs	r1, r1, #1
 8003090:	2000      	movs	r0, #0
 8003092:	4688      	mov	r8, r1
 8003094:	4681      	mov	r9, r0
 8003096:	eb12 0a08 	adds.w	sl, r2, r8
 800309a:	eb43 0b09 	adc.w	fp, r3, r9
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	603b      	str	r3, [r7, #0]
 80030a6:	607a      	str	r2, [r7, #4]
 80030a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80030ac:	4650      	mov	r0, sl
 80030ae:	4659      	mov	r1, fp
 80030b0:	f7fd f8f6 	bl	80002a0 <__aeabi_uldivmod>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	4613      	mov	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030c2:	d308      	bcc.n	80030d6 <UART_SetConfig+0x3de>
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030ca:	d204      	bcs.n	80030d6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	60da      	str	r2, [r3, #12]
 80030d4:	e0b6      	b.n	8003244 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80030dc:	e0b2      	b.n	8003244 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030e6:	d15e      	bne.n	80031a6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80030e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d828      	bhi.n	8003142 <UART_SetConfig+0x44a>
 80030f0:	a201      	add	r2, pc, #4	@ (adr r2, 80030f8 <UART_SetConfig+0x400>)
 80030f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f6:	bf00      	nop
 80030f8:	0800311d 	.word	0x0800311d
 80030fc:	08003125 	.word	0x08003125
 8003100:	0800312d 	.word	0x0800312d
 8003104:	08003143 	.word	0x08003143
 8003108:	08003133 	.word	0x08003133
 800310c:	08003143 	.word	0x08003143
 8003110:	08003143 	.word	0x08003143
 8003114:	08003143 	.word	0x08003143
 8003118:	0800313b 	.word	0x0800313b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800311c:	f7fe ffbe 	bl	800209c <HAL_RCC_GetPCLK1Freq>
 8003120:	61f8      	str	r0, [r7, #28]
        break;
 8003122:	e014      	b.n	800314e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003124:	f7fe ffd0 	bl	80020c8 <HAL_RCC_GetPCLK2Freq>
 8003128:	61f8      	str	r0, [r7, #28]
        break;
 800312a:	e010      	b.n	800314e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800312c:	4b4d      	ldr	r3, [pc, #308]	@ (8003264 <UART_SetConfig+0x56c>)
 800312e:	61fb      	str	r3, [r7, #28]
        break;
 8003130:	e00d      	b.n	800314e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003132:	f7fe ff1b 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 8003136:	61f8      	str	r0, [r7, #28]
        break;
 8003138:	e009      	b.n	800314e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800313a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800313e:	61fb      	str	r3, [r7, #28]
        break;
 8003140:	e005      	b.n	800314e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800314c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d077      	beq.n	8003244 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	005a      	lsls	r2, r3, #1
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	085b      	lsrs	r3, r3, #1
 800315e:	441a      	add	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	fbb2 f3f3 	udiv	r3, r2, r3
 8003168:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	2b0f      	cmp	r3, #15
 800316e:	d916      	bls.n	800319e <UART_SetConfig+0x4a6>
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003176:	d212      	bcs.n	800319e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	b29b      	uxth	r3, r3
 800317c:	f023 030f 	bic.w	r3, r3, #15
 8003180:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	085b      	lsrs	r3, r3, #1
 8003186:	b29b      	uxth	r3, r3
 8003188:	f003 0307 	and.w	r3, r3, #7
 800318c:	b29a      	uxth	r2, r3
 800318e:	8afb      	ldrh	r3, [r7, #22]
 8003190:	4313      	orrs	r3, r2
 8003192:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	8afa      	ldrh	r2, [r7, #22]
 800319a:	60da      	str	r2, [r3, #12]
 800319c:	e052      	b.n	8003244 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80031a4:	e04e      	b.n	8003244 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80031aa:	2b08      	cmp	r3, #8
 80031ac:	d827      	bhi.n	80031fe <UART_SetConfig+0x506>
 80031ae:	a201      	add	r2, pc, #4	@ (adr r2, 80031b4 <UART_SetConfig+0x4bc>)
 80031b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b4:	080031d9 	.word	0x080031d9
 80031b8:	080031e1 	.word	0x080031e1
 80031bc:	080031e9 	.word	0x080031e9
 80031c0:	080031ff 	.word	0x080031ff
 80031c4:	080031ef 	.word	0x080031ef
 80031c8:	080031ff 	.word	0x080031ff
 80031cc:	080031ff 	.word	0x080031ff
 80031d0:	080031ff 	.word	0x080031ff
 80031d4:	080031f7 	.word	0x080031f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031d8:	f7fe ff60 	bl	800209c <HAL_RCC_GetPCLK1Freq>
 80031dc:	61f8      	str	r0, [r7, #28]
        break;
 80031de:	e014      	b.n	800320a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031e0:	f7fe ff72 	bl	80020c8 <HAL_RCC_GetPCLK2Freq>
 80031e4:	61f8      	str	r0, [r7, #28]
        break;
 80031e6:	e010      	b.n	800320a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031e8:	4b1e      	ldr	r3, [pc, #120]	@ (8003264 <UART_SetConfig+0x56c>)
 80031ea:	61fb      	str	r3, [r7, #28]
        break;
 80031ec:	e00d      	b.n	800320a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031ee:	f7fe febd 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 80031f2:	61f8      	str	r0, [r7, #28]
        break;
 80031f4:	e009      	b.n	800320a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031fa:	61fb      	str	r3, [r7, #28]
        break;
 80031fc:	e005      	b.n	800320a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80031fe:	2300      	movs	r3, #0
 8003200:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003208:	bf00      	nop
    }

    if (pclk != 0U)
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d019      	beq.n	8003244 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	085a      	lsrs	r2, r3, #1
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	441a      	add	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003222:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	2b0f      	cmp	r3, #15
 8003228:	d909      	bls.n	800323e <UART_SetConfig+0x546>
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003230:	d205      	bcs.n	800323e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	b29a      	uxth	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	60da      	str	r2, [r3, #12]
 800323c:	e002      	b.n	8003244 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2200      	movs	r2, #0
 800324e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003250:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003254:	4618      	mov	r0, r3
 8003256:	3728      	adds	r7, #40	@ 0x28
 8003258:	46bd      	mov	sp, r7
 800325a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800325e:	bf00      	nop
 8003260:	40008000 	.word	0x40008000
 8003264:	00f42400 	.word	0x00f42400

08003268 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003274:	f003 0308 	and.w	r3, r3, #8
 8003278:	2b00      	cmp	r3, #0
 800327a:	d00a      	beq.n	8003292 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00a      	beq.n	80032b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00a      	beq.n	80032d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	430a      	orrs	r2, r1
 80032d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032da:	f003 0304 	and.w	r3, r3, #4
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00a      	beq.n	80032f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fc:	f003 0310 	and.w	r3, r3, #16
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00a      	beq.n	800331a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331e:	f003 0320 	and.w	r3, r3, #32
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00a      	beq.n	800333c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003344:	2b00      	cmp	r3, #0
 8003346:	d01a      	beq.n	800337e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	430a      	orrs	r2, r1
 800335c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003366:	d10a      	bne.n	800337e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00a      	beq.n	80033a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	605a      	str	r2, [r3, #4]
  }
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b098      	sub	sp, #96	@ 0x60
 80033b0:	af02      	add	r7, sp, #8
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80033bc:	f7fd fcba 	bl	8000d34 <HAL_GetTick>
 80033c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0308 	and.w	r3, r3, #8
 80033cc:	2b08      	cmp	r3, #8
 80033ce:	d12e      	bne.n	800342e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80033d4:	9300      	str	r3, [sp, #0]
 80033d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033d8:	2200      	movs	r2, #0
 80033da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 f88c 	bl	80034fc <UART_WaitOnFlagUntilTimeout>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d021      	beq.n	800342e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033f2:	e853 3f00 	ldrex	r3, [r3]
 80033f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80033f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003408:	647b      	str	r3, [r7, #68]	@ 0x44
 800340a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800340c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800340e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003410:	e841 2300 	strex	r3, r2, [r1]
 8003414:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003418:	2b00      	cmp	r3, #0
 800341a:	d1e6      	bne.n	80033ea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2220      	movs	r2, #32
 8003420:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e062      	b.n	80034f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0304 	and.w	r3, r3, #4
 8003438:	2b04      	cmp	r3, #4
 800343a:	d149      	bne.n	80034d0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800343c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003440:	9300      	str	r3, [sp, #0]
 8003442:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003444:	2200      	movs	r2, #0
 8003446:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f856 	bl	80034fc <UART_WaitOnFlagUntilTimeout>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d03c      	beq.n	80034d0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800345c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345e:	e853 3f00 	ldrex	r3, [r3]
 8003462:	623b      	str	r3, [r7, #32]
   return(result);
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800346a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	461a      	mov	r2, r3
 8003472:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003474:	633b      	str	r3, [r7, #48]	@ 0x30
 8003476:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003478:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800347a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800347c:	e841 2300 	strex	r3, r2, [r1]
 8003480:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1e6      	bne.n	8003456 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	3308      	adds	r3, #8
 800348e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	e853 3f00 	ldrex	r3, [r3]
 8003496:	60fb      	str	r3, [r7, #12]
   return(result);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f023 0301 	bic.w	r3, r3, #1
 800349e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	3308      	adds	r3, #8
 80034a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034a8:	61fa      	str	r2, [r7, #28]
 80034aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ac:	69b9      	ldr	r1, [r7, #24]
 80034ae:	69fa      	ldr	r2, [r7, #28]
 80034b0:	e841 2300 	strex	r3, r2, [r1]
 80034b4:	617b      	str	r3, [r7, #20]
   return(result);
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1e5      	bne.n	8003488 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2220      	movs	r2, #32
 80034c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e011      	b.n	80034f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2220      	movs	r2, #32
 80034d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2220      	movs	r2, #32
 80034da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3758      	adds	r7, #88	@ 0x58
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	60b9      	str	r1, [r7, #8]
 8003506:	603b      	str	r3, [r7, #0]
 8003508:	4613      	mov	r3, r2
 800350a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800350c:	e04f      	b.n	80035ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003514:	d04b      	beq.n	80035ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003516:	f7fd fc0d 	bl	8000d34 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	429a      	cmp	r2, r3
 8003524:	d302      	bcc.n	800352c <UART_WaitOnFlagUntilTimeout+0x30>
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e04e      	b.n	80035ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0304 	and.w	r3, r3, #4
 800353a:	2b00      	cmp	r3, #0
 800353c:	d037      	beq.n	80035ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2b80      	cmp	r3, #128	@ 0x80
 8003542:	d034      	beq.n	80035ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	2b40      	cmp	r3, #64	@ 0x40
 8003548:	d031      	beq.n	80035ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	69db      	ldr	r3, [r3, #28]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b08      	cmp	r3, #8
 8003556:	d110      	bne.n	800357a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2208      	movs	r2, #8
 800355e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f000 f838 	bl	80035d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2208      	movs	r2, #8
 800356a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e029      	b.n	80035ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69db      	ldr	r3, [r3, #28]
 8003580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003584:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003588:	d111      	bne.n	80035ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003592:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f000 f81e 	bl	80035d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2220      	movs	r2, #32
 800359e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e00f      	b.n	80035ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	69da      	ldr	r2, [r3, #28]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	4013      	ands	r3, r2
 80035b8:	68ba      	ldr	r2, [r7, #8]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	bf0c      	ite	eq
 80035be:	2301      	moveq	r3, #1
 80035c0:	2300      	movne	r3, #0
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	461a      	mov	r2, r3
 80035c6:	79fb      	ldrb	r3, [r7, #7]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d0a0      	beq.n	800350e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b095      	sub	sp, #84	@ 0x54
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035e6:	e853 3f00 	ldrex	r3, [r3]
 80035ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80035ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	461a      	mov	r2, r3
 80035fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80035fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003600:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003602:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003604:	e841 2300 	strex	r3, r2, [r1]
 8003608:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800360a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1e6      	bne.n	80035de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	3308      	adds	r3, #8
 8003616:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003618:	6a3b      	ldr	r3, [r7, #32]
 800361a:	e853 3f00 	ldrex	r3, [r3]
 800361e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	f023 0301 	bic.w	r3, r3, #1
 8003626:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	3308      	adds	r3, #8
 800362e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003630:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003632:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003634:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003638:	e841 2300 	strex	r3, r2, [r1]
 800363c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800363e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1e5      	bne.n	8003610 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003648:	2b01      	cmp	r3, #1
 800364a:	d118      	bne.n	800367e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	e853 3f00 	ldrex	r3, [r3]
 8003658:	60bb      	str	r3, [r7, #8]
   return(result);
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	f023 0310 	bic.w	r3, r3, #16
 8003660:	647b      	str	r3, [r7, #68]	@ 0x44
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	461a      	mov	r2, r3
 8003668:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800366a:	61bb      	str	r3, [r7, #24]
 800366c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800366e:	6979      	ldr	r1, [r7, #20]
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	e841 2300 	strex	r3, r2, [r1]
 8003676:	613b      	str	r3, [r7, #16]
   return(result);
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1e6      	bne.n	800364c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2220      	movs	r2, #32
 8003682:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003692:	bf00      	nop
 8003694:	3754      	adds	r7, #84	@ 0x54
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
	...

080036a0 <_vsiprintf_r>:
 80036a0:	b510      	push	{r4, lr}
 80036a2:	b09a      	sub	sp, #104	@ 0x68
 80036a4:	2400      	movs	r4, #0
 80036a6:	9100      	str	r1, [sp, #0]
 80036a8:	9104      	str	r1, [sp, #16]
 80036aa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80036ae:	9105      	str	r1, [sp, #20]
 80036b0:	9102      	str	r1, [sp, #8]
 80036b2:	4905      	ldr	r1, [pc, #20]	@ (80036c8 <_vsiprintf_r+0x28>)
 80036b4:	9103      	str	r1, [sp, #12]
 80036b6:	4669      	mov	r1, sp
 80036b8:	9419      	str	r4, [sp, #100]	@ 0x64
 80036ba:	f000 f999 	bl	80039f0 <_svfiprintf_r>
 80036be:	9b00      	ldr	r3, [sp, #0]
 80036c0:	701c      	strb	r4, [r3, #0]
 80036c2:	b01a      	add	sp, #104	@ 0x68
 80036c4:	bd10      	pop	{r4, pc}
 80036c6:	bf00      	nop
 80036c8:	ffff0208 	.word	0xffff0208

080036cc <vsiprintf>:
 80036cc:	4613      	mov	r3, r2
 80036ce:	460a      	mov	r2, r1
 80036d0:	4601      	mov	r1, r0
 80036d2:	4802      	ldr	r0, [pc, #8]	@ (80036dc <vsiprintf+0x10>)
 80036d4:	6800      	ldr	r0, [r0, #0]
 80036d6:	f7ff bfe3 	b.w	80036a0 <_vsiprintf_r>
 80036da:	bf00      	nop
 80036dc:	20000018 	.word	0x20000018

080036e0 <memset>:
 80036e0:	4402      	add	r2, r0
 80036e2:	4603      	mov	r3, r0
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d100      	bne.n	80036ea <memset+0xa>
 80036e8:	4770      	bx	lr
 80036ea:	f803 1b01 	strb.w	r1, [r3], #1
 80036ee:	e7f9      	b.n	80036e4 <memset+0x4>

080036f0 <__errno>:
 80036f0:	4b01      	ldr	r3, [pc, #4]	@ (80036f8 <__errno+0x8>)
 80036f2:	6818      	ldr	r0, [r3, #0]
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	20000018 	.word	0x20000018

080036fc <__libc_init_array>:
 80036fc:	b570      	push	{r4, r5, r6, lr}
 80036fe:	4d0d      	ldr	r5, [pc, #52]	@ (8003734 <__libc_init_array+0x38>)
 8003700:	4c0d      	ldr	r4, [pc, #52]	@ (8003738 <__libc_init_array+0x3c>)
 8003702:	1b64      	subs	r4, r4, r5
 8003704:	10a4      	asrs	r4, r4, #2
 8003706:	2600      	movs	r6, #0
 8003708:	42a6      	cmp	r6, r4
 800370a:	d109      	bne.n	8003720 <__libc_init_array+0x24>
 800370c:	4d0b      	ldr	r5, [pc, #44]	@ (800373c <__libc_init_array+0x40>)
 800370e:	4c0c      	ldr	r4, [pc, #48]	@ (8003740 <__libc_init_array+0x44>)
 8003710:	f000 fc64 	bl	8003fdc <_init>
 8003714:	1b64      	subs	r4, r4, r5
 8003716:	10a4      	asrs	r4, r4, #2
 8003718:	2600      	movs	r6, #0
 800371a:	42a6      	cmp	r6, r4
 800371c:	d105      	bne.n	800372a <__libc_init_array+0x2e>
 800371e:	bd70      	pop	{r4, r5, r6, pc}
 8003720:	f855 3b04 	ldr.w	r3, [r5], #4
 8003724:	4798      	blx	r3
 8003726:	3601      	adds	r6, #1
 8003728:	e7ee      	b.n	8003708 <__libc_init_array+0xc>
 800372a:	f855 3b04 	ldr.w	r3, [r5], #4
 800372e:	4798      	blx	r3
 8003730:	3601      	adds	r6, #1
 8003732:	e7f2      	b.n	800371a <__libc_init_array+0x1e>
 8003734:	0800407c 	.word	0x0800407c
 8003738:	0800407c 	.word	0x0800407c
 800373c:	0800407c 	.word	0x0800407c
 8003740:	08004080 	.word	0x08004080

08003744 <__retarget_lock_acquire_recursive>:
 8003744:	4770      	bx	lr

08003746 <__retarget_lock_release_recursive>:
 8003746:	4770      	bx	lr

08003748 <_free_r>:
 8003748:	b538      	push	{r3, r4, r5, lr}
 800374a:	4605      	mov	r5, r0
 800374c:	2900      	cmp	r1, #0
 800374e:	d041      	beq.n	80037d4 <_free_r+0x8c>
 8003750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003754:	1f0c      	subs	r4, r1, #4
 8003756:	2b00      	cmp	r3, #0
 8003758:	bfb8      	it	lt
 800375a:	18e4      	addlt	r4, r4, r3
 800375c:	f000 f8e0 	bl	8003920 <__malloc_lock>
 8003760:	4a1d      	ldr	r2, [pc, #116]	@ (80037d8 <_free_r+0x90>)
 8003762:	6813      	ldr	r3, [r2, #0]
 8003764:	b933      	cbnz	r3, 8003774 <_free_r+0x2c>
 8003766:	6063      	str	r3, [r4, #4]
 8003768:	6014      	str	r4, [r2, #0]
 800376a:	4628      	mov	r0, r5
 800376c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003770:	f000 b8dc 	b.w	800392c <__malloc_unlock>
 8003774:	42a3      	cmp	r3, r4
 8003776:	d908      	bls.n	800378a <_free_r+0x42>
 8003778:	6820      	ldr	r0, [r4, #0]
 800377a:	1821      	adds	r1, r4, r0
 800377c:	428b      	cmp	r3, r1
 800377e:	bf01      	itttt	eq
 8003780:	6819      	ldreq	r1, [r3, #0]
 8003782:	685b      	ldreq	r3, [r3, #4]
 8003784:	1809      	addeq	r1, r1, r0
 8003786:	6021      	streq	r1, [r4, #0]
 8003788:	e7ed      	b.n	8003766 <_free_r+0x1e>
 800378a:	461a      	mov	r2, r3
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	b10b      	cbz	r3, 8003794 <_free_r+0x4c>
 8003790:	42a3      	cmp	r3, r4
 8003792:	d9fa      	bls.n	800378a <_free_r+0x42>
 8003794:	6811      	ldr	r1, [r2, #0]
 8003796:	1850      	adds	r0, r2, r1
 8003798:	42a0      	cmp	r0, r4
 800379a:	d10b      	bne.n	80037b4 <_free_r+0x6c>
 800379c:	6820      	ldr	r0, [r4, #0]
 800379e:	4401      	add	r1, r0
 80037a0:	1850      	adds	r0, r2, r1
 80037a2:	4283      	cmp	r3, r0
 80037a4:	6011      	str	r1, [r2, #0]
 80037a6:	d1e0      	bne.n	800376a <_free_r+0x22>
 80037a8:	6818      	ldr	r0, [r3, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	6053      	str	r3, [r2, #4]
 80037ae:	4408      	add	r0, r1
 80037b0:	6010      	str	r0, [r2, #0]
 80037b2:	e7da      	b.n	800376a <_free_r+0x22>
 80037b4:	d902      	bls.n	80037bc <_free_r+0x74>
 80037b6:	230c      	movs	r3, #12
 80037b8:	602b      	str	r3, [r5, #0]
 80037ba:	e7d6      	b.n	800376a <_free_r+0x22>
 80037bc:	6820      	ldr	r0, [r4, #0]
 80037be:	1821      	adds	r1, r4, r0
 80037c0:	428b      	cmp	r3, r1
 80037c2:	bf04      	itt	eq
 80037c4:	6819      	ldreq	r1, [r3, #0]
 80037c6:	685b      	ldreq	r3, [r3, #4]
 80037c8:	6063      	str	r3, [r4, #4]
 80037ca:	bf04      	itt	eq
 80037cc:	1809      	addeq	r1, r1, r0
 80037ce:	6021      	streq	r1, [r4, #0]
 80037d0:	6054      	str	r4, [r2, #4]
 80037d2:	e7ca      	b.n	800376a <_free_r+0x22>
 80037d4:	bd38      	pop	{r3, r4, r5, pc}
 80037d6:	bf00      	nop
 80037d8:	20000304 	.word	0x20000304

080037dc <sbrk_aligned>:
 80037dc:	b570      	push	{r4, r5, r6, lr}
 80037de:	4e0f      	ldr	r6, [pc, #60]	@ (800381c <sbrk_aligned+0x40>)
 80037e0:	460c      	mov	r4, r1
 80037e2:	6831      	ldr	r1, [r6, #0]
 80037e4:	4605      	mov	r5, r0
 80037e6:	b911      	cbnz	r1, 80037ee <sbrk_aligned+0x12>
 80037e8:	f000 fba4 	bl	8003f34 <_sbrk_r>
 80037ec:	6030      	str	r0, [r6, #0]
 80037ee:	4621      	mov	r1, r4
 80037f0:	4628      	mov	r0, r5
 80037f2:	f000 fb9f 	bl	8003f34 <_sbrk_r>
 80037f6:	1c43      	adds	r3, r0, #1
 80037f8:	d103      	bne.n	8003802 <sbrk_aligned+0x26>
 80037fa:	f04f 34ff 	mov.w	r4, #4294967295
 80037fe:	4620      	mov	r0, r4
 8003800:	bd70      	pop	{r4, r5, r6, pc}
 8003802:	1cc4      	adds	r4, r0, #3
 8003804:	f024 0403 	bic.w	r4, r4, #3
 8003808:	42a0      	cmp	r0, r4
 800380a:	d0f8      	beq.n	80037fe <sbrk_aligned+0x22>
 800380c:	1a21      	subs	r1, r4, r0
 800380e:	4628      	mov	r0, r5
 8003810:	f000 fb90 	bl	8003f34 <_sbrk_r>
 8003814:	3001      	adds	r0, #1
 8003816:	d1f2      	bne.n	80037fe <sbrk_aligned+0x22>
 8003818:	e7ef      	b.n	80037fa <sbrk_aligned+0x1e>
 800381a:	bf00      	nop
 800381c:	20000300 	.word	0x20000300

08003820 <_malloc_r>:
 8003820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003824:	1ccd      	adds	r5, r1, #3
 8003826:	f025 0503 	bic.w	r5, r5, #3
 800382a:	3508      	adds	r5, #8
 800382c:	2d0c      	cmp	r5, #12
 800382e:	bf38      	it	cc
 8003830:	250c      	movcc	r5, #12
 8003832:	2d00      	cmp	r5, #0
 8003834:	4606      	mov	r6, r0
 8003836:	db01      	blt.n	800383c <_malloc_r+0x1c>
 8003838:	42a9      	cmp	r1, r5
 800383a:	d904      	bls.n	8003846 <_malloc_r+0x26>
 800383c:	230c      	movs	r3, #12
 800383e:	6033      	str	r3, [r6, #0]
 8003840:	2000      	movs	r0, #0
 8003842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003846:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800391c <_malloc_r+0xfc>
 800384a:	f000 f869 	bl	8003920 <__malloc_lock>
 800384e:	f8d8 3000 	ldr.w	r3, [r8]
 8003852:	461c      	mov	r4, r3
 8003854:	bb44      	cbnz	r4, 80038a8 <_malloc_r+0x88>
 8003856:	4629      	mov	r1, r5
 8003858:	4630      	mov	r0, r6
 800385a:	f7ff ffbf 	bl	80037dc <sbrk_aligned>
 800385e:	1c43      	adds	r3, r0, #1
 8003860:	4604      	mov	r4, r0
 8003862:	d158      	bne.n	8003916 <_malloc_r+0xf6>
 8003864:	f8d8 4000 	ldr.w	r4, [r8]
 8003868:	4627      	mov	r7, r4
 800386a:	2f00      	cmp	r7, #0
 800386c:	d143      	bne.n	80038f6 <_malloc_r+0xd6>
 800386e:	2c00      	cmp	r4, #0
 8003870:	d04b      	beq.n	800390a <_malloc_r+0xea>
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	4639      	mov	r1, r7
 8003876:	4630      	mov	r0, r6
 8003878:	eb04 0903 	add.w	r9, r4, r3
 800387c:	f000 fb5a 	bl	8003f34 <_sbrk_r>
 8003880:	4581      	cmp	r9, r0
 8003882:	d142      	bne.n	800390a <_malloc_r+0xea>
 8003884:	6821      	ldr	r1, [r4, #0]
 8003886:	1a6d      	subs	r5, r5, r1
 8003888:	4629      	mov	r1, r5
 800388a:	4630      	mov	r0, r6
 800388c:	f7ff ffa6 	bl	80037dc <sbrk_aligned>
 8003890:	3001      	adds	r0, #1
 8003892:	d03a      	beq.n	800390a <_malloc_r+0xea>
 8003894:	6823      	ldr	r3, [r4, #0]
 8003896:	442b      	add	r3, r5
 8003898:	6023      	str	r3, [r4, #0]
 800389a:	f8d8 3000 	ldr.w	r3, [r8]
 800389e:	685a      	ldr	r2, [r3, #4]
 80038a0:	bb62      	cbnz	r2, 80038fc <_malloc_r+0xdc>
 80038a2:	f8c8 7000 	str.w	r7, [r8]
 80038a6:	e00f      	b.n	80038c8 <_malloc_r+0xa8>
 80038a8:	6822      	ldr	r2, [r4, #0]
 80038aa:	1b52      	subs	r2, r2, r5
 80038ac:	d420      	bmi.n	80038f0 <_malloc_r+0xd0>
 80038ae:	2a0b      	cmp	r2, #11
 80038b0:	d917      	bls.n	80038e2 <_malloc_r+0xc2>
 80038b2:	1961      	adds	r1, r4, r5
 80038b4:	42a3      	cmp	r3, r4
 80038b6:	6025      	str	r5, [r4, #0]
 80038b8:	bf18      	it	ne
 80038ba:	6059      	strne	r1, [r3, #4]
 80038bc:	6863      	ldr	r3, [r4, #4]
 80038be:	bf08      	it	eq
 80038c0:	f8c8 1000 	streq.w	r1, [r8]
 80038c4:	5162      	str	r2, [r4, r5]
 80038c6:	604b      	str	r3, [r1, #4]
 80038c8:	4630      	mov	r0, r6
 80038ca:	f000 f82f 	bl	800392c <__malloc_unlock>
 80038ce:	f104 000b 	add.w	r0, r4, #11
 80038d2:	1d23      	adds	r3, r4, #4
 80038d4:	f020 0007 	bic.w	r0, r0, #7
 80038d8:	1ac2      	subs	r2, r0, r3
 80038da:	bf1c      	itt	ne
 80038dc:	1a1b      	subne	r3, r3, r0
 80038de:	50a3      	strne	r3, [r4, r2]
 80038e0:	e7af      	b.n	8003842 <_malloc_r+0x22>
 80038e2:	6862      	ldr	r2, [r4, #4]
 80038e4:	42a3      	cmp	r3, r4
 80038e6:	bf0c      	ite	eq
 80038e8:	f8c8 2000 	streq.w	r2, [r8]
 80038ec:	605a      	strne	r2, [r3, #4]
 80038ee:	e7eb      	b.n	80038c8 <_malloc_r+0xa8>
 80038f0:	4623      	mov	r3, r4
 80038f2:	6864      	ldr	r4, [r4, #4]
 80038f4:	e7ae      	b.n	8003854 <_malloc_r+0x34>
 80038f6:	463c      	mov	r4, r7
 80038f8:	687f      	ldr	r7, [r7, #4]
 80038fa:	e7b6      	b.n	800386a <_malloc_r+0x4a>
 80038fc:	461a      	mov	r2, r3
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	42a3      	cmp	r3, r4
 8003902:	d1fb      	bne.n	80038fc <_malloc_r+0xdc>
 8003904:	2300      	movs	r3, #0
 8003906:	6053      	str	r3, [r2, #4]
 8003908:	e7de      	b.n	80038c8 <_malloc_r+0xa8>
 800390a:	230c      	movs	r3, #12
 800390c:	6033      	str	r3, [r6, #0]
 800390e:	4630      	mov	r0, r6
 8003910:	f000 f80c 	bl	800392c <__malloc_unlock>
 8003914:	e794      	b.n	8003840 <_malloc_r+0x20>
 8003916:	6005      	str	r5, [r0, #0]
 8003918:	e7d6      	b.n	80038c8 <_malloc_r+0xa8>
 800391a:	bf00      	nop
 800391c:	20000304 	.word	0x20000304

08003920 <__malloc_lock>:
 8003920:	4801      	ldr	r0, [pc, #4]	@ (8003928 <__malloc_lock+0x8>)
 8003922:	f7ff bf0f 	b.w	8003744 <__retarget_lock_acquire_recursive>
 8003926:	bf00      	nop
 8003928:	200002fc 	.word	0x200002fc

0800392c <__malloc_unlock>:
 800392c:	4801      	ldr	r0, [pc, #4]	@ (8003934 <__malloc_unlock+0x8>)
 800392e:	f7ff bf0a 	b.w	8003746 <__retarget_lock_release_recursive>
 8003932:	bf00      	nop
 8003934:	200002fc 	.word	0x200002fc

08003938 <__ssputs_r>:
 8003938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800393c:	688e      	ldr	r6, [r1, #8]
 800393e:	461f      	mov	r7, r3
 8003940:	42be      	cmp	r6, r7
 8003942:	680b      	ldr	r3, [r1, #0]
 8003944:	4682      	mov	sl, r0
 8003946:	460c      	mov	r4, r1
 8003948:	4690      	mov	r8, r2
 800394a:	d82d      	bhi.n	80039a8 <__ssputs_r+0x70>
 800394c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003950:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003954:	d026      	beq.n	80039a4 <__ssputs_r+0x6c>
 8003956:	6965      	ldr	r5, [r4, #20]
 8003958:	6909      	ldr	r1, [r1, #16]
 800395a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800395e:	eba3 0901 	sub.w	r9, r3, r1
 8003962:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003966:	1c7b      	adds	r3, r7, #1
 8003968:	444b      	add	r3, r9
 800396a:	106d      	asrs	r5, r5, #1
 800396c:	429d      	cmp	r5, r3
 800396e:	bf38      	it	cc
 8003970:	461d      	movcc	r5, r3
 8003972:	0553      	lsls	r3, r2, #21
 8003974:	d527      	bpl.n	80039c6 <__ssputs_r+0x8e>
 8003976:	4629      	mov	r1, r5
 8003978:	f7ff ff52 	bl	8003820 <_malloc_r>
 800397c:	4606      	mov	r6, r0
 800397e:	b360      	cbz	r0, 80039da <__ssputs_r+0xa2>
 8003980:	6921      	ldr	r1, [r4, #16]
 8003982:	464a      	mov	r2, r9
 8003984:	f000 fae6 	bl	8003f54 <memcpy>
 8003988:	89a3      	ldrh	r3, [r4, #12]
 800398a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800398e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003992:	81a3      	strh	r3, [r4, #12]
 8003994:	6126      	str	r6, [r4, #16]
 8003996:	6165      	str	r5, [r4, #20]
 8003998:	444e      	add	r6, r9
 800399a:	eba5 0509 	sub.w	r5, r5, r9
 800399e:	6026      	str	r6, [r4, #0]
 80039a0:	60a5      	str	r5, [r4, #8]
 80039a2:	463e      	mov	r6, r7
 80039a4:	42be      	cmp	r6, r7
 80039a6:	d900      	bls.n	80039aa <__ssputs_r+0x72>
 80039a8:	463e      	mov	r6, r7
 80039aa:	6820      	ldr	r0, [r4, #0]
 80039ac:	4632      	mov	r2, r6
 80039ae:	4641      	mov	r1, r8
 80039b0:	f000 faa6 	bl	8003f00 <memmove>
 80039b4:	68a3      	ldr	r3, [r4, #8]
 80039b6:	1b9b      	subs	r3, r3, r6
 80039b8:	60a3      	str	r3, [r4, #8]
 80039ba:	6823      	ldr	r3, [r4, #0]
 80039bc:	4433      	add	r3, r6
 80039be:	6023      	str	r3, [r4, #0]
 80039c0:	2000      	movs	r0, #0
 80039c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039c6:	462a      	mov	r2, r5
 80039c8:	f000 fad2 	bl	8003f70 <_realloc_r>
 80039cc:	4606      	mov	r6, r0
 80039ce:	2800      	cmp	r0, #0
 80039d0:	d1e0      	bne.n	8003994 <__ssputs_r+0x5c>
 80039d2:	6921      	ldr	r1, [r4, #16]
 80039d4:	4650      	mov	r0, sl
 80039d6:	f7ff feb7 	bl	8003748 <_free_r>
 80039da:	230c      	movs	r3, #12
 80039dc:	f8ca 3000 	str.w	r3, [sl]
 80039e0:	89a3      	ldrh	r3, [r4, #12]
 80039e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039e6:	81a3      	strh	r3, [r4, #12]
 80039e8:	f04f 30ff 	mov.w	r0, #4294967295
 80039ec:	e7e9      	b.n	80039c2 <__ssputs_r+0x8a>
	...

080039f0 <_svfiprintf_r>:
 80039f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039f4:	4698      	mov	r8, r3
 80039f6:	898b      	ldrh	r3, [r1, #12]
 80039f8:	061b      	lsls	r3, r3, #24
 80039fa:	b09d      	sub	sp, #116	@ 0x74
 80039fc:	4607      	mov	r7, r0
 80039fe:	460d      	mov	r5, r1
 8003a00:	4614      	mov	r4, r2
 8003a02:	d510      	bpl.n	8003a26 <_svfiprintf_r+0x36>
 8003a04:	690b      	ldr	r3, [r1, #16]
 8003a06:	b973      	cbnz	r3, 8003a26 <_svfiprintf_r+0x36>
 8003a08:	2140      	movs	r1, #64	@ 0x40
 8003a0a:	f7ff ff09 	bl	8003820 <_malloc_r>
 8003a0e:	6028      	str	r0, [r5, #0]
 8003a10:	6128      	str	r0, [r5, #16]
 8003a12:	b930      	cbnz	r0, 8003a22 <_svfiprintf_r+0x32>
 8003a14:	230c      	movs	r3, #12
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	f04f 30ff 	mov.w	r0, #4294967295
 8003a1c:	b01d      	add	sp, #116	@ 0x74
 8003a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a22:	2340      	movs	r3, #64	@ 0x40
 8003a24:	616b      	str	r3, [r5, #20]
 8003a26:	2300      	movs	r3, #0
 8003a28:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a2a:	2320      	movs	r3, #32
 8003a2c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003a30:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a34:	2330      	movs	r3, #48	@ 0x30
 8003a36:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003bd4 <_svfiprintf_r+0x1e4>
 8003a3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003a3e:	f04f 0901 	mov.w	r9, #1
 8003a42:	4623      	mov	r3, r4
 8003a44:	469a      	mov	sl, r3
 8003a46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a4a:	b10a      	cbz	r2, 8003a50 <_svfiprintf_r+0x60>
 8003a4c:	2a25      	cmp	r2, #37	@ 0x25
 8003a4e:	d1f9      	bne.n	8003a44 <_svfiprintf_r+0x54>
 8003a50:	ebba 0b04 	subs.w	fp, sl, r4
 8003a54:	d00b      	beq.n	8003a6e <_svfiprintf_r+0x7e>
 8003a56:	465b      	mov	r3, fp
 8003a58:	4622      	mov	r2, r4
 8003a5a:	4629      	mov	r1, r5
 8003a5c:	4638      	mov	r0, r7
 8003a5e:	f7ff ff6b 	bl	8003938 <__ssputs_r>
 8003a62:	3001      	adds	r0, #1
 8003a64:	f000 80a7 	beq.w	8003bb6 <_svfiprintf_r+0x1c6>
 8003a68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a6a:	445a      	add	r2, fp
 8003a6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003a6e:	f89a 3000 	ldrb.w	r3, [sl]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	f000 809f 	beq.w	8003bb6 <_svfiprintf_r+0x1c6>
 8003a78:	2300      	movs	r3, #0
 8003a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a82:	f10a 0a01 	add.w	sl, sl, #1
 8003a86:	9304      	str	r3, [sp, #16]
 8003a88:	9307      	str	r3, [sp, #28]
 8003a8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003a8e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003a90:	4654      	mov	r4, sl
 8003a92:	2205      	movs	r2, #5
 8003a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a98:	484e      	ldr	r0, [pc, #312]	@ (8003bd4 <_svfiprintf_r+0x1e4>)
 8003a9a:	f7fc fbb1 	bl	8000200 <memchr>
 8003a9e:	9a04      	ldr	r2, [sp, #16]
 8003aa0:	b9d8      	cbnz	r0, 8003ada <_svfiprintf_r+0xea>
 8003aa2:	06d0      	lsls	r0, r2, #27
 8003aa4:	bf44      	itt	mi
 8003aa6:	2320      	movmi	r3, #32
 8003aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003aac:	0711      	lsls	r1, r2, #28
 8003aae:	bf44      	itt	mi
 8003ab0:	232b      	movmi	r3, #43	@ 0x2b
 8003ab2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003ab6:	f89a 3000 	ldrb.w	r3, [sl]
 8003aba:	2b2a      	cmp	r3, #42	@ 0x2a
 8003abc:	d015      	beq.n	8003aea <_svfiprintf_r+0xfa>
 8003abe:	9a07      	ldr	r2, [sp, #28]
 8003ac0:	4654      	mov	r4, sl
 8003ac2:	2000      	movs	r0, #0
 8003ac4:	f04f 0c0a 	mov.w	ip, #10
 8003ac8:	4621      	mov	r1, r4
 8003aca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ace:	3b30      	subs	r3, #48	@ 0x30
 8003ad0:	2b09      	cmp	r3, #9
 8003ad2:	d94b      	bls.n	8003b6c <_svfiprintf_r+0x17c>
 8003ad4:	b1b0      	cbz	r0, 8003b04 <_svfiprintf_r+0x114>
 8003ad6:	9207      	str	r2, [sp, #28]
 8003ad8:	e014      	b.n	8003b04 <_svfiprintf_r+0x114>
 8003ada:	eba0 0308 	sub.w	r3, r0, r8
 8003ade:	fa09 f303 	lsl.w	r3, r9, r3
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	9304      	str	r3, [sp, #16]
 8003ae6:	46a2      	mov	sl, r4
 8003ae8:	e7d2      	b.n	8003a90 <_svfiprintf_r+0xa0>
 8003aea:	9b03      	ldr	r3, [sp, #12]
 8003aec:	1d19      	adds	r1, r3, #4
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	9103      	str	r1, [sp, #12]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	bfbb      	ittet	lt
 8003af6:	425b      	neglt	r3, r3
 8003af8:	f042 0202 	orrlt.w	r2, r2, #2
 8003afc:	9307      	strge	r3, [sp, #28]
 8003afe:	9307      	strlt	r3, [sp, #28]
 8003b00:	bfb8      	it	lt
 8003b02:	9204      	strlt	r2, [sp, #16]
 8003b04:	7823      	ldrb	r3, [r4, #0]
 8003b06:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b08:	d10a      	bne.n	8003b20 <_svfiprintf_r+0x130>
 8003b0a:	7863      	ldrb	r3, [r4, #1]
 8003b0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b0e:	d132      	bne.n	8003b76 <_svfiprintf_r+0x186>
 8003b10:	9b03      	ldr	r3, [sp, #12]
 8003b12:	1d1a      	adds	r2, r3, #4
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	9203      	str	r2, [sp, #12]
 8003b18:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003b1c:	3402      	adds	r4, #2
 8003b1e:	9305      	str	r3, [sp, #20]
 8003b20:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003be4 <_svfiprintf_r+0x1f4>
 8003b24:	7821      	ldrb	r1, [r4, #0]
 8003b26:	2203      	movs	r2, #3
 8003b28:	4650      	mov	r0, sl
 8003b2a:	f7fc fb69 	bl	8000200 <memchr>
 8003b2e:	b138      	cbz	r0, 8003b40 <_svfiprintf_r+0x150>
 8003b30:	9b04      	ldr	r3, [sp, #16]
 8003b32:	eba0 000a 	sub.w	r0, r0, sl
 8003b36:	2240      	movs	r2, #64	@ 0x40
 8003b38:	4082      	lsls	r2, r0
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	3401      	adds	r4, #1
 8003b3e:	9304      	str	r3, [sp, #16]
 8003b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b44:	4824      	ldr	r0, [pc, #144]	@ (8003bd8 <_svfiprintf_r+0x1e8>)
 8003b46:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003b4a:	2206      	movs	r2, #6
 8003b4c:	f7fc fb58 	bl	8000200 <memchr>
 8003b50:	2800      	cmp	r0, #0
 8003b52:	d036      	beq.n	8003bc2 <_svfiprintf_r+0x1d2>
 8003b54:	4b21      	ldr	r3, [pc, #132]	@ (8003bdc <_svfiprintf_r+0x1ec>)
 8003b56:	bb1b      	cbnz	r3, 8003ba0 <_svfiprintf_r+0x1b0>
 8003b58:	9b03      	ldr	r3, [sp, #12]
 8003b5a:	3307      	adds	r3, #7
 8003b5c:	f023 0307 	bic.w	r3, r3, #7
 8003b60:	3308      	adds	r3, #8
 8003b62:	9303      	str	r3, [sp, #12]
 8003b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b66:	4433      	add	r3, r6
 8003b68:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b6a:	e76a      	b.n	8003a42 <_svfiprintf_r+0x52>
 8003b6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b70:	460c      	mov	r4, r1
 8003b72:	2001      	movs	r0, #1
 8003b74:	e7a8      	b.n	8003ac8 <_svfiprintf_r+0xd8>
 8003b76:	2300      	movs	r3, #0
 8003b78:	3401      	adds	r4, #1
 8003b7a:	9305      	str	r3, [sp, #20]
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	f04f 0c0a 	mov.w	ip, #10
 8003b82:	4620      	mov	r0, r4
 8003b84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b88:	3a30      	subs	r2, #48	@ 0x30
 8003b8a:	2a09      	cmp	r2, #9
 8003b8c:	d903      	bls.n	8003b96 <_svfiprintf_r+0x1a6>
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0c6      	beq.n	8003b20 <_svfiprintf_r+0x130>
 8003b92:	9105      	str	r1, [sp, #20]
 8003b94:	e7c4      	b.n	8003b20 <_svfiprintf_r+0x130>
 8003b96:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b9a:	4604      	mov	r4, r0
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e7f0      	b.n	8003b82 <_svfiprintf_r+0x192>
 8003ba0:	ab03      	add	r3, sp, #12
 8003ba2:	9300      	str	r3, [sp, #0]
 8003ba4:	462a      	mov	r2, r5
 8003ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8003be0 <_svfiprintf_r+0x1f0>)
 8003ba8:	a904      	add	r1, sp, #16
 8003baa:	4638      	mov	r0, r7
 8003bac:	f3af 8000 	nop.w
 8003bb0:	1c42      	adds	r2, r0, #1
 8003bb2:	4606      	mov	r6, r0
 8003bb4:	d1d6      	bne.n	8003b64 <_svfiprintf_r+0x174>
 8003bb6:	89ab      	ldrh	r3, [r5, #12]
 8003bb8:	065b      	lsls	r3, r3, #25
 8003bba:	f53f af2d 	bmi.w	8003a18 <_svfiprintf_r+0x28>
 8003bbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003bc0:	e72c      	b.n	8003a1c <_svfiprintf_r+0x2c>
 8003bc2:	ab03      	add	r3, sp, #12
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	462a      	mov	r2, r5
 8003bc8:	4b05      	ldr	r3, [pc, #20]	@ (8003be0 <_svfiprintf_r+0x1f0>)
 8003bca:	a904      	add	r1, sp, #16
 8003bcc:	4638      	mov	r0, r7
 8003bce:	f000 f879 	bl	8003cc4 <_printf_i>
 8003bd2:	e7ed      	b.n	8003bb0 <_svfiprintf_r+0x1c0>
 8003bd4:	08004040 	.word	0x08004040
 8003bd8:	0800404a 	.word	0x0800404a
 8003bdc:	00000000 	.word	0x00000000
 8003be0:	08003939 	.word	0x08003939
 8003be4:	08004046 	.word	0x08004046

08003be8 <_printf_common>:
 8003be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bec:	4616      	mov	r6, r2
 8003bee:	4698      	mov	r8, r3
 8003bf0:	688a      	ldr	r2, [r1, #8]
 8003bf2:	690b      	ldr	r3, [r1, #16]
 8003bf4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	bfb8      	it	lt
 8003bfc:	4613      	movlt	r3, r2
 8003bfe:	6033      	str	r3, [r6, #0]
 8003c00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003c04:	4607      	mov	r7, r0
 8003c06:	460c      	mov	r4, r1
 8003c08:	b10a      	cbz	r2, 8003c0e <_printf_common+0x26>
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	6033      	str	r3, [r6, #0]
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	0699      	lsls	r1, r3, #26
 8003c12:	bf42      	ittt	mi
 8003c14:	6833      	ldrmi	r3, [r6, #0]
 8003c16:	3302      	addmi	r3, #2
 8003c18:	6033      	strmi	r3, [r6, #0]
 8003c1a:	6825      	ldr	r5, [r4, #0]
 8003c1c:	f015 0506 	ands.w	r5, r5, #6
 8003c20:	d106      	bne.n	8003c30 <_printf_common+0x48>
 8003c22:	f104 0a19 	add.w	sl, r4, #25
 8003c26:	68e3      	ldr	r3, [r4, #12]
 8003c28:	6832      	ldr	r2, [r6, #0]
 8003c2a:	1a9b      	subs	r3, r3, r2
 8003c2c:	42ab      	cmp	r3, r5
 8003c2e:	dc26      	bgt.n	8003c7e <_printf_common+0x96>
 8003c30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003c34:	6822      	ldr	r2, [r4, #0]
 8003c36:	3b00      	subs	r3, #0
 8003c38:	bf18      	it	ne
 8003c3a:	2301      	movne	r3, #1
 8003c3c:	0692      	lsls	r2, r2, #26
 8003c3e:	d42b      	bmi.n	8003c98 <_printf_common+0xb0>
 8003c40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003c44:	4641      	mov	r1, r8
 8003c46:	4638      	mov	r0, r7
 8003c48:	47c8      	blx	r9
 8003c4a:	3001      	adds	r0, #1
 8003c4c:	d01e      	beq.n	8003c8c <_printf_common+0xa4>
 8003c4e:	6823      	ldr	r3, [r4, #0]
 8003c50:	6922      	ldr	r2, [r4, #16]
 8003c52:	f003 0306 	and.w	r3, r3, #6
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	bf02      	ittt	eq
 8003c5a:	68e5      	ldreq	r5, [r4, #12]
 8003c5c:	6833      	ldreq	r3, [r6, #0]
 8003c5e:	1aed      	subeq	r5, r5, r3
 8003c60:	68a3      	ldr	r3, [r4, #8]
 8003c62:	bf0c      	ite	eq
 8003c64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c68:	2500      	movne	r5, #0
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	bfc4      	itt	gt
 8003c6e:	1a9b      	subgt	r3, r3, r2
 8003c70:	18ed      	addgt	r5, r5, r3
 8003c72:	2600      	movs	r6, #0
 8003c74:	341a      	adds	r4, #26
 8003c76:	42b5      	cmp	r5, r6
 8003c78:	d11a      	bne.n	8003cb0 <_printf_common+0xc8>
 8003c7a:	2000      	movs	r0, #0
 8003c7c:	e008      	b.n	8003c90 <_printf_common+0xa8>
 8003c7e:	2301      	movs	r3, #1
 8003c80:	4652      	mov	r2, sl
 8003c82:	4641      	mov	r1, r8
 8003c84:	4638      	mov	r0, r7
 8003c86:	47c8      	blx	r9
 8003c88:	3001      	adds	r0, #1
 8003c8a:	d103      	bne.n	8003c94 <_printf_common+0xac>
 8003c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c94:	3501      	adds	r5, #1
 8003c96:	e7c6      	b.n	8003c26 <_printf_common+0x3e>
 8003c98:	18e1      	adds	r1, r4, r3
 8003c9a:	1c5a      	adds	r2, r3, #1
 8003c9c:	2030      	movs	r0, #48	@ 0x30
 8003c9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ca2:	4422      	add	r2, r4
 8003ca4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ca8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003cac:	3302      	adds	r3, #2
 8003cae:	e7c7      	b.n	8003c40 <_printf_common+0x58>
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	4622      	mov	r2, r4
 8003cb4:	4641      	mov	r1, r8
 8003cb6:	4638      	mov	r0, r7
 8003cb8:	47c8      	blx	r9
 8003cba:	3001      	adds	r0, #1
 8003cbc:	d0e6      	beq.n	8003c8c <_printf_common+0xa4>
 8003cbe:	3601      	adds	r6, #1
 8003cc0:	e7d9      	b.n	8003c76 <_printf_common+0x8e>
	...

08003cc4 <_printf_i>:
 8003cc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003cc8:	7e0f      	ldrb	r7, [r1, #24]
 8003cca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ccc:	2f78      	cmp	r7, #120	@ 0x78
 8003cce:	4691      	mov	r9, r2
 8003cd0:	4680      	mov	r8, r0
 8003cd2:	460c      	mov	r4, r1
 8003cd4:	469a      	mov	sl, r3
 8003cd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003cda:	d807      	bhi.n	8003cec <_printf_i+0x28>
 8003cdc:	2f62      	cmp	r7, #98	@ 0x62
 8003cde:	d80a      	bhi.n	8003cf6 <_printf_i+0x32>
 8003ce0:	2f00      	cmp	r7, #0
 8003ce2:	f000 80d1 	beq.w	8003e88 <_printf_i+0x1c4>
 8003ce6:	2f58      	cmp	r7, #88	@ 0x58
 8003ce8:	f000 80b8 	beq.w	8003e5c <_printf_i+0x198>
 8003cec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cf0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003cf4:	e03a      	b.n	8003d6c <_printf_i+0xa8>
 8003cf6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003cfa:	2b15      	cmp	r3, #21
 8003cfc:	d8f6      	bhi.n	8003cec <_printf_i+0x28>
 8003cfe:	a101      	add	r1, pc, #4	@ (adr r1, 8003d04 <_printf_i+0x40>)
 8003d00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d04:	08003d5d 	.word	0x08003d5d
 8003d08:	08003d71 	.word	0x08003d71
 8003d0c:	08003ced 	.word	0x08003ced
 8003d10:	08003ced 	.word	0x08003ced
 8003d14:	08003ced 	.word	0x08003ced
 8003d18:	08003ced 	.word	0x08003ced
 8003d1c:	08003d71 	.word	0x08003d71
 8003d20:	08003ced 	.word	0x08003ced
 8003d24:	08003ced 	.word	0x08003ced
 8003d28:	08003ced 	.word	0x08003ced
 8003d2c:	08003ced 	.word	0x08003ced
 8003d30:	08003e6f 	.word	0x08003e6f
 8003d34:	08003d9b 	.word	0x08003d9b
 8003d38:	08003e29 	.word	0x08003e29
 8003d3c:	08003ced 	.word	0x08003ced
 8003d40:	08003ced 	.word	0x08003ced
 8003d44:	08003e91 	.word	0x08003e91
 8003d48:	08003ced 	.word	0x08003ced
 8003d4c:	08003d9b 	.word	0x08003d9b
 8003d50:	08003ced 	.word	0x08003ced
 8003d54:	08003ced 	.word	0x08003ced
 8003d58:	08003e31 	.word	0x08003e31
 8003d5c:	6833      	ldr	r3, [r6, #0]
 8003d5e:	1d1a      	adds	r2, r3, #4
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	6032      	str	r2, [r6, #0]
 8003d64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e09c      	b.n	8003eaa <_printf_i+0x1e6>
 8003d70:	6833      	ldr	r3, [r6, #0]
 8003d72:	6820      	ldr	r0, [r4, #0]
 8003d74:	1d19      	adds	r1, r3, #4
 8003d76:	6031      	str	r1, [r6, #0]
 8003d78:	0606      	lsls	r6, r0, #24
 8003d7a:	d501      	bpl.n	8003d80 <_printf_i+0xbc>
 8003d7c:	681d      	ldr	r5, [r3, #0]
 8003d7e:	e003      	b.n	8003d88 <_printf_i+0xc4>
 8003d80:	0645      	lsls	r5, r0, #25
 8003d82:	d5fb      	bpl.n	8003d7c <_printf_i+0xb8>
 8003d84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d88:	2d00      	cmp	r5, #0
 8003d8a:	da03      	bge.n	8003d94 <_printf_i+0xd0>
 8003d8c:	232d      	movs	r3, #45	@ 0x2d
 8003d8e:	426d      	negs	r5, r5
 8003d90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d94:	4858      	ldr	r0, [pc, #352]	@ (8003ef8 <_printf_i+0x234>)
 8003d96:	230a      	movs	r3, #10
 8003d98:	e011      	b.n	8003dbe <_printf_i+0xfa>
 8003d9a:	6821      	ldr	r1, [r4, #0]
 8003d9c:	6833      	ldr	r3, [r6, #0]
 8003d9e:	0608      	lsls	r0, r1, #24
 8003da0:	f853 5b04 	ldr.w	r5, [r3], #4
 8003da4:	d402      	bmi.n	8003dac <_printf_i+0xe8>
 8003da6:	0649      	lsls	r1, r1, #25
 8003da8:	bf48      	it	mi
 8003daa:	b2ad      	uxthmi	r5, r5
 8003dac:	2f6f      	cmp	r7, #111	@ 0x6f
 8003dae:	4852      	ldr	r0, [pc, #328]	@ (8003ef8 <_printf_i+0x234>)
 8003db0:	6033      	str	r3, [r6, #0]
 8003db2:	bf14      	ite	ne
 8003db4:	230a      	movne	r3, #10
 8003db6:	2308      	moveq	r3, #8
 8003db8:	2100      	movs	r1, #0
 8003dba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003dbe:	6866      	ldr	r6, [r4, #4]
 8003dc0:	60a6      	str	r6, [r4, #8]
 8003dc2:	2e00      	cmp	r6, #0
 8003dc4:	db05      	blt.n	8003dd2 <_printf_i+0x10e>
 8003dc6:	6821      	ldr	r1, [r4, #0]
 8003dc8:	432e      	orrs	r6, r5
 8003dca:	f021 0104 	bic.w	r1, r1, #4
 8003dce:	6021      	str	r1, [r4, #0]
 8003dd0:	d04b      	beq.n	8003e6a <_printf_i+0x1a6>
 8003dd2:	4616      	mov	r6, r2
 8003dd4:	fbb5 f1f3 	udiv	r1, r5, r3
 8003dd8:	fb03 5711 	mls	r7, r3, r1, r5
 8003ddc:	5dc7      	ldrb	r7, [r0, r7]
 8003dde:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003de2:	462f      	mov	r7, r5
 8003de4:	42bb      	cmp	r3, r7
 8003de6:	460d      	mov	r5, r1
 8003de8:	d9f4      	bls.n	8003dd4 <_printf_i+0x110>
 8003dea:	2b08      	cmp	r3, #8
 8003dec:	d10b      	bne.n	8003e06 <_printf_i+0x142>
 8003dee:	6823      	ldr	r3, [r4, #0]
 8003df0:	07df      	lsls	r7, r3, #31
 8003df2:	d508      	bpl.n	8003e06 <_printf_i+0x142>
 8003df4:	6923      	ldr	r3, [r4, #16]
 8003df6:	6861      	ldr	r1, [r4, #4]
 8003df8:	4299      	cmp	r1, r3
 8003dfa:	bfde      	ittt	le
 8003dfc:	2330      	movle	r3, #48	@ 0x30
 8003dfe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e02:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e06:	1b92      	subs	r2, r2, r6
 8003e08:	6122      	str	r2, [r4, #16]
 8003e0a:	f8cd a000 	str.w	sl, [sp]
 8003e0e:	464b      	mov	r3, r9
 8003e10:	aa03      	add	r2, sp, #12
 8003e12:	4621      	mov	r1, r4
 8003e14:	4640      	mov	r0, r8
 8003e16:	f7ff fee7 	bl	8003be8 <_printf_common>
 8003e1a:	3001      	adds	r0, #1
 8003e1c:	d14a      	bne.n	8003eb4 <_printf_i+0x1f0>
 8003e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8003e22:	b004      	add	sp, #16
 8003e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	f043 0320 	orr.w	r3, r3, #32
 8003e2e:	6023      	str	r3, [r4, #0]
 8003e30:	4832      	ldr	r0, [pc, #200]	@ (8003efc <_printf_i+0x238>)
 8003e32:	2778      	movs	r7, #120	@ 0x78
 8003e34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003e38:	6823      	ldr	r3, [r4, #0]
 8003e3a:	6831      	ldr	r1, [r6, #0]
 8003e3c:	061f      	lsls	r7, r3, #24
 8003e3e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003e42:	d402      	bmi.n	8003e4a <_printf_i+0x186>
 8003e44:	065f      	lsls	r7, r3, #25
 8003e46:	bf48      	it	mi
 8003e48:	b2ad      	uxthmi	r5, r5
 8003e4a:	6031      	str	r1, [r6, #0]
 8003e4c:	07d9      	lsls	r1, r3, #31
 8003e4e:	bf44      	itt	mi
 8003e50:	f043 0320 	orrmi.w	r3, r3, #32
 8003e54:	6023      	strmi	r3, [r4, #0]
 8003e56:	b11d      	cbz	r5, 8003e60 <_printf_i+0x19c>
 8003e58:	2310      	movs	r3, #16
 8003e5a:	e7ad      	b.n	8003db8 <_printf_i+0xf4>
 8003e5c:	4826      	ldr	r0, [pc, #152]	@ (8003ef8 <_printf_i+0x234>)
 8003e5e:	e7e9      	b.n	8003e34 <_printf_i+0x170>
 8003e60:	6823      	ldr	r3, [r4, #0]
 8003e62:	f023 0320 	bic.w	r3, r3, #32
 8003e66:	6023      	str	r3, [r4, #0]
 8003e68:	e7f6      	b.n	8003e58 <_printf_i+0x194>
 8003e6a:	4616      	mov	r6, r2
 8003e6c:	e7bd      	b.n	8003dea <_printf_i+0x126>
 8003e6e:	6833      	ldr	r3, [r6, #0]
 8003e70:	6825      	ldr	r5, [r4, #0]
 8003e72:	6961      	ldr	r1, [r4, #20]
 8003e74:	1d18      	adds	r0, r3, #4
 8003e76:	6030      	str	r0, [r6, #0]
 8003e78:	062e      	lsls	r6, r5, #24
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	d501      	bpl.n	8003e82 <_printf_i+0x1be>
 8003e7e:	6019      	str	r1, [r3, #0]
 8003e80:	e002      	b.n	8003e88 <_printf_i+0x1c4>
 8003e82:	0668      	lsls	r0, r5, #25
 8003e84:	d5fb      	bpl.n	8003e7e <_printf_i+0x1ba>
 8003e86:	8019      	strh	r1, [r3, #0]
 8003e88:	2300      	movs	r3, #0
 8003e8a:	6123      	str	r3, [r4, #16]
 8003e8c:	4616      	mov	r6, r2
 8003e8e:	e7bc      	b.n	8003e0a <_printf_i+0x146>
 8003e90:	6833      	ldr	r3, [r6, #0]
 8003e92:	1d1a      	adds	r2, r3, #4
 8003e94:	6032      	str	r2, [r6, #0]
 8003e96:	681e      	ldr	r6, [r3, #0]
 8003e98:	6862      	ldr	r2, [r4, #4]
 8003e9a:	2100      	movs	r1, #0
 8003e9c:	4630      	mov	r0, r6
 8003e9e:	f7fc f9af 	bl	8000200 <memchr>
 8003ea2:	b108      	cbz	r0, 8003ea8 <_printf_i+0x1e4>
 8003ea4:	1b80      	subs	r0, r0, r6
 8003ea6:	6060      	str	r0, [r4, #4]
 8003ea8:	6863      	ldr	r3, [r4, #4]
 8003eaa:	6123      	str	r3, [r4, #16]
 8003eac:	2300      	movs	r3, #0
 8003eae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003eb2:	e7aa      	b.n	8003e0a <_printf_i+0x146>
 8003eb4:	6923      	ldr	r3, [r4, #16]
 8003eb6:	4632      	mov	r2, r6
 8003eb8:	4649      	mov	r1, r9
 8003eba:	4640      	mov	r0, r8
 8003ebc:	47d0      	blx	sl
 8003ebe:	3001      	adds	r0, #1
 8003ec0:	d0ad      	beq.n	8003e1e <_printf_i+0x15a>
 8003ec2:	6823      	ldr	r3, [r4, #0]
 8003ec4:	079b      	lsls	r3, r3, #30
 8003ec6:	d413      	bmi.n	8003ef0 <_printf_i+0x22c>
 8003ec8:	68e0      	ldr	r0, [r4, #12]
 8003eca:	9b03      	ldr	r3, [sp, #12]
 8003ecc:	4298      	cmp	r0, r3
 8003ece:	bfb8      	it	lt
 8003ed0:	4618      	movlt	r0, r3
 8003ed2:	e7a6      	b.n	8003e22 <_printf_i+0x15e>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	4632      	mov	r2, r6
 8003ed8:	4649      	mov	r1, r9
 8003eda:	4640      	mov	r0, r8
 8003edc:	47d0      	blx	sl
 8003ede:	3001      	adds	r0, #1
 8003ee0:	d09d      	beq.n	8003e1e <_printf_i+0x15a>
 8003ee2:	3501      	adds	r5, #1
 8003ee4:	68e3      	ldr	r3, [r4, #12]
 8003ee6:	9903      	ldr	r1, [sp, #12]
 8003ee8:	1a5b      	subs	r3, r3, r1
 8003eea:	42ab      	cmp	r3, r5
 8003eec:	dcf2      	bgt.n	8003ed4 <_printf_i+0x210>
 8003eee:	e7eb      	b.n	8003ec8 <_printf_i+0x204>
 8003ef0:	2500      	movs	r5, #0
 8003ef2:	f104 0619 	add.w	r6, r4, #25
 8003ef6:	e7f5      	b.n	8003ee4 <_printf_i+0x220>
 8003ef8:	08004051 	.word	0x08004051
 8003efc:	08004062 	.word	0x08004062

08003f00 <memmove>:
 8003f00:	4288      	cmp	r0, r1
 8003f02:	b510      	push	{r4, lr}
 8003f04:	eb01 0402 	add.w	r4, r1, r2
 8003f08:	d902      	bls.n	8003f10 <memmove+0x10>
 8003f0a:	4284      	cmp	r4, r0
 8003f0c:	4623      	mov	r3, r4
 8003f0e:	d807      	bhi.n	8003f20 <memmove+0x20>
 8003f10:	1e43      	subs	r3, r0, #1
 8003f12:	42a1      	cmp	r1, r4
 8003f14:	d008      	beq.n	8003f28 <memmove+0x28>
 8003f16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003f1e:	e7f8      	b.n	8003f12 <memmove+0x12>
 8003f20:	4402      	add	r2, r0
 8003f22:	4601      	mov	r1, r0
 8003f24:	428a      	cmp	r2, r1
 8003f26:	d100      	bne.n	8003f2a <memmove+0x2a>
 8003f28:	bd10      	pop	{r4, pc}
 8003f2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003f2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003f32:	e7f7      	b.n	8003f24 <memmove+0x24>

08003f34 <_sbrk_r>:
 8003f34:	b538      	push	{r3, r4, r5, lr}
 8003f36:	4d06      	ldr	r5, [pc, #24]	@ (8003f50 <_sbrk_r+0x1c>)
 8003f38:	2300      	movs	r3, #0
 8003f3a:	4604      	mov	r4, r0
 8003f3c:	4608      	mov	r0, r1
 8003f3e:	602b      	str	r3, [r5, #0]
 8003f40:	f7fc fe1e 	bl	8000b80 <_sbrk>
 8003f44:	1c43      	adds	r3, r0, #1
 8003f46:	d102      	bne.n	8003f4e <_sbrk_r+0x1a>
 8003f48:	682b      	ldr	r3, [r5, #0]
 8003f4a:	b103      	cbz	r3, 8003f4e <_sbrk_r+0x1a>
 8003f4c:	6023      	str	r3, [r4, #0]
 8003f4e:	bd38      	pop	{r3, r4, r5, pc}
 8003f50:	200002f8 	.word	0x200002f8

08003f54 <memcpy>:
 8003f54:	440a      	add	r2, r1
 8003f56:	4291      	cmp	r1, r2
 8003f58:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f5c:	d100      	bne.n	8003f60 <memcpy+0xc>
 8003f5e:	4770      	bx	lr
 8003f60:	b510      	push	{r4, lr}
 8003f62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f6a:	4291      	cmp	r1, r2
 8003f6c:	d1f9      	bne.n	8003f62 <memcpy+0xe>
 8003f6e:	bd10      	pop	{r4, pc}

08003f70 <_realloc_r>:
 8003f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f74:	4607      	mov	r7, r0
 8003f76:	4614      	mov	r4, r2
 8003f78:	460d      	mov	r5, r1
 8003f7a:	b921      	cbnz	r1, 8003f86 <_realloc_r+0x16>
 8003f7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f80:	4611      	mov	r1, r2
 8003f82:	f7ff bc4d 	b.w	8003820 <_malloc_r>
 8003f86:	b92a      	cbnz	r2, 8003f94 <_realloc_r+0x24>
 8003f88:	f7ff fbde 	bl	8003748 <_free_r>
 8003f8c:	4625      	mov	r5, r4
 8003f8e:	4628      	mov	r0, r5
 8003f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f94:	f000 f81a 	bl	8003fcc <_malloc_usable_size_r>
 8003f98:	4284      	cmp	r4, r0
 8003f9a:	4606      	mov	r6, r0
 8003f9c:	d802      	bhi.n	8003fa4 <_realloc_r+0x34>
 8003f9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003fa2:	d8f4      	bhi.n	8003f8e <_realloc_r+0x1e>
 8003fa4:	4621      	mov	r1, r4
 8003fa6:	4638      	mov	r0, r7
 8003fa8:	f7ff fc3a 	bl	8003820 <_malloc_r>
 8003fac:	4680      	mov	r8, r0
 8003fae:	b908      	cbnz	r0, 8003fb4 <_realloc_r+0x44>
 8003fb0:	4645      	mov	r5, r8
 8003fb2:	e7ec      	b.n	8003f8e <_realloc_r+0x1e>
 8003fb4:	42b4      	cmp	r4, r6
 8003fb6:	4622      	mov	r2, r4
 8003fb8:	4629      	mov	r1, r5
 8003fba:	bf28      	it	cs
 8003fbc:	4632      	movcs	r2, r6
 8003fbe:	f7ff ffc9 	bl	8003f54 <memcpy>
 8003fc2:	4629      	mov	r1, r5
 8003fc4:	4638      	mov	r0, r7
 8003fc6:	f7ff fbbf 	bl	8003748 <_free_r>
 8003fca:	e7f1      	b.n	8003fb0 <_realloc_r+0x40>

08003fcc <_malloc_usable_size_r>:
 8003fcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fd0:	1f18      	subs	r0, r3, #4
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	bfbc      	itt	lt
 8003fd6:	580b      	ldrlt	r3, [r1, r0]
 8003fd8:	18c0      	addlt	r0, r0, r3
 8003fda:	4770      	bx	lr

08003fdc <_init>:
 8003fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fde:	bf00      	nop
 8003fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fe2:	bc08      	pop	{r3}
 8003fe4:	469e      	mov	lr, r3
 8003fe6:	4770      	bx	lr

08003fe8 <_fini>:
 8003fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fea:	bf00      	nop
 8003fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fee:	bc08      	pop	{r3}
 8003ff0:	469e      	mov	lr, r3
 8003ff2:	4770      	bx	lr
