#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1406a53b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x140696a70 .scope module, "tb_tinker_core" "tb_tinker_core" 3 3;
 .timescale -9 -12;
v0x1406bcaa0_0 .var "clk", 0 0;
v0x1406bcb30_0 .net "hlt", 0 0, L_0x1406c04c0;  1 drivers
v0x1406bcbc0_0 .var "reset", 0 0;
S_0x140634750 .scope module, "uut" "tinker_core" 3 10, 4 4 0, S_0x140696a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "hlt";
L_0x1406c02b0 .functor BUFZ 1, v0x1406b0610_0, C4<0>, C4<0>, C4<0>;
L_0x1406c0320 .functor BUFZ 1, v0x1406b0610_0, C4<0>, C4<0>, C4<0>;
L_0x1406c0450 .functor BUFZ 1, v0x1406b0b00_0, C4<0>, C4<0>, C4<0>;
L_0x1406c04c0 .functor BUFZ 1, v0x1406b0820_0, C4<0>, C4<0>, C4<0>;
v0x1406b9a10_0 .net "alu_branch_pc_ex", 63 0, v0x1406ac7c0_0;  1 drivers
v0x1406b9b00_0 .net "alu_enable_de", 0 0, v0x1406b3f90_0;  1 drivers
v0x1406b9bd0_0 .net "alu_enable_ex", 0 0, v0x1406ae390_0;  1 drivers
v0x1406b9ca0_0 .net "alu_mem_addr_ex", 63 0, v0x1406acca0_0;  1 drivers
v0x1406b9d70_0 .net "alu_mem_data_ex", 63 0, v0x1406acf90_0;  1 drivers
v0x1406b9e80_0 .net "alu_result_ex", 63 0, v0x1406ad460_0;  1 drivers
v0x1406b9f50_0 .net "alu_result_mem", 63 0, v0x1406b14f0_0;  1 drivers
v0x1406ba020_0 .net "branch_pc_mem", 63 0, v0x1406b04a0_0;  1 drivers
v0x1406ba0b0_0 .net "branch_taken_ctrl_de", 0 0, v0x1406b4050_0;  1 drivers
v0x1406ba1c0_0 .net "branch_taken_ex", 0 0, v0x1406ac860_0;  1 drivers
v0x1406ba290_0 .net "branch_taken_mem", 0 0, v0x1406b0610_0;  1 drivers
v0x1406ba360_0 .net "clk", 0 0, v0x1406bcaa0_0;  1 drivers
v0x1406ba3f0_0 .net "flush_de", 0 0, L_0x1406c02b0;  1 drivers
v0x1406ba480_0 .net "flush_ex", 0 0, L_0x1406c0320;  1 drivers
v0x1406ba510_0 .net "hlt", 0 0, L_0x1406c04c0;  alias, 1 drivers
v0x1406ba5a0_0 .net "hlt_ex", 0 0, v0x1406ac910_0;  1 drivers
v0x1406ba670_0 .net "hlt_mem", 0 0, v0x1406b0820_0;  1 drivers
v0x1406ba800_0 .net "instruction_de", 31 0, v0x1406b1bc0_0;  1 drivers
v0x1406ba890_0 .net "instruction_if", 31 0, L_0x1406bd540;  1 drivers
v0x1406ba920_0 .net "literal_de", 63 0, v0x1406b41d0_0;  1 drivers
v0x1406ba9b0_0 .net "literal_ex", 63 0, v0x1406ae7b0_0;  1 drivers
v0x1406baa80_0 .net "mem_addr_mem", 63 0, v0x1406b0960_0;  1 drivers
v0x1406bab50_0 .net "mem_pc_de", 0 0, v0x1406b42a0_0;  1 drivers
v0x1406bac20_0 .net "mem_pc_ex", 0 0, v0x1406ae960_0;  1 drivers
v0x1406bacb0_0 .net "mem_pc_mem", 0 0, v0x1406b0b00_0;  1 drivers
v0x1406bad80_0 .net "mem_rdata_mem", 63 0, L_0x1406beef0;  1 drivers
v0x1406bae10_0 .net "mem_read_de", 0 0, v0x1406b4370_0;  1 drivers
v0x1406baee0_0 .net "mem_read_ex", 0 0, v0x1406aeaa0_0;  1 drivers
v0x1406baf70_0 .net "mem_read_mem", 0 0, v0x1406b0c70_0;  1 drivers
v0x1406bb040_0 .net "mem_to_reg_de", 0 0, v0x1406b4400_0;  1 drivers
v0x1406bb110_0 .net "mem_to_reg_ex", 0 0, v0x1406aebc0_0;  1 drivers
v0x1406bb1a0_0 .net "mem_to_reg_mem", 0 0, v0x1406b0dd0_0;  1 drivers
v0x1406bb270_0 .net "mem_wdata_mem", 63 0, v0x1406b0ef0_0;  1 drivers
v0x1406ba740_0 .net "mem_write_de", 0 0, v0x1406b44b0_0;  1 drivers
v0x1406bb540_0 .net "mem_write_ex", 0 0, v0x1406aece0_0;  1 drivers
v0x1406bb5d0_0 .net "mem_write_mem", 0 0, v0x1406b1150_0;  1 drivers
v0x1406bb6a0_0 .net "opcode_de", 4 0, v0x1406b4560_0;  1 drivers
v0x1406bb730_0 .net "opcode_ex", 4 0, v0x1406aef30_0;  1 drivers
v0x1406bb800_0 .net "operand_a_de", 63 0, L_0x1406bf770;  1 drivers
v0x1406bb8d0_0 .net "operand_a_ex", 63 0, v0x1406af080_0;  1 drivers
v0x1406bb9a0_0 .net "operand_b_de", 63 0, v0x1406b2650_0;  1 drivers
v0x1406bba70_0 .net "operand_b_ex", 63 0, v0x1406af1a0_0;  1 drivers
v0x1406bbb40_0 .net "operand_c_de", 63 0, L_0x1406c00e0;  1 drivers
v0x1406bbc10_0 .net "operand_c_ex", 63 0, v0x1406af2d0_0;  1 drivers
v0x1406bbce0_0 .net "pc_de", 63 0, v0x1406b1d60_0;  1 drivers
v0x1406bbdb0_0 .net "pc_ex", 63 0, v0x1406af430_0;  1 drivers
v0x1406bbe80_0 .net "pc_if", 63 0, v0x1406b2ea0_0;  1 drivers
v0x1406bbf10_0 .net "rd_addr_de", 4 0, v0x1406b4670_0;  1 drivers
v0x1406bbfa0_0 .net "rd_addr_ex", 4 0, v0x1406af590_0;  1 drivers
v0x1406bc030_0 .net "rd_addr_mem", 4 0, v0x1406b1270_0;  1 drivers
v0x1406bc100_0 .net "reg_wdata_wb", 63 0, v0x1406adb40_0;  1 drivers
v0x1406bc1d0_0 .net "reg_write_de", 0 0, v0x1406b4700_0;  1 drivers
v0x1406bc2a0_0 .net "reg_write_ex", 0 0, v0x1406af6e0_0;  1 drivers
v0x1406bc330_0 .net "reg_write_mem", 0 0, v0x1406b13d0_0;  1 drivers
v0x1406bc400_0 .net "regfile_operand_b_de", 63 0, L_0x1406bfbb0;  1 drivers
v0x1406bc4d0_0 .net "reset", 0 0, v0x1406bcbc0_0;  1 drivers
v0x1406bc560_0 .net "return_pc_mem", 63 0, v0x1406b9920_0;  1 drivers
v0x1406bc630_0 .net "rs_addr_de", 4 0, v0x1406b47b0_0;  1 drivers
v0x1406bc6c0_0 .net "rs_addr_ex", 4 0, v0x1406af830_0;  1 drivers
v0x1406bc750_0 .net "rt_addr_de", 4 0, v0x1406b4860_0;  1 drivers
v0x1406bc7e0_0 .net "rt_addr_ex", 4 0, v0x1406aee40_0;  1 drivers
v0x1406bc870_0 .net "stack_ptr_de", 63 0, L_0x1406c01c0;  1 drivers
v0x1406bc940_0 .net "stack_ptr_ex", 63 0, v0x1406afc00_0;  1 drivers
v0x1406bca10_0 .net "take_return_pc_fetch", 0 0, L_0x1406c0450;  1 drivers
S_0x1406929f0 .scope module, "calculation_unit" "alu" 4 189, 4 495 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alu_enable";
    .port_info 1 /INPUT 5 "opcode";
    .port_info 2 /INPUT 64 "input1";
    .port_info 3 /INPUT 64 "input2";
    .port_info 4 /INPUT 64 "input3";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 64 "literal";
    .port_info 7 /INPUT 64 "pc_in";
    .port_info 8 /INPUT 64 "stack_ptr";
    .port_info 9 /OUTPUT 64 "result";
    .port_info 10 /OUTPUT 64 "mem_addr";
    .port_info 11 /OUTPUT 64 "mem_wdata";
    .port_info 12 /OUTPUT 64 "branch_pc";
    .port_info 13 /OUTPUT 1 "branch_taken";
    .port_info 14 /OUTPUT 1 "hlt_out";
    .port_info 15 /INPUT 1 "mem_read_in";
    .port_info 16 /INPUT 1 "mem_write_in";
    .port_info 17 /INPUT 1 "reg_write_in";
    .port_info 18 /INPUT 1 "mem_to_reg_in";
    .port_info 19 /INPUT 1 "mem_pc_in";
P_0x14080f600 .param/l "ADD" 1 4 518, C4<11000>;
P_0x14080f640 .param/l "ADDF" 1 4 517, C4<10100>;
P_0x14080f680 .param/l "ADDI" 1 4 518, C4<11001>;
P_0x14080f6c0 .param/l "AND" 1 4 514, C4<00000>;
P_0x14080f700 .param/l "BR" 1 4 515, C4<01000>;
P_0x14080f740 .param/l "BRGT" 1 4 516, C4<01110>;
P_0x14080f780 .param/l "BRNZ" 1 4 515, C4<01011>;
P_0x14080f7c0 .param/l "BRR" 1 4 515, C4<01001>;
P_0x14080f800 .param/l "BRRI" 1 4 515, C4<01010>;
P_0x14080f840 .param/l "CALL" 1 4 516, C4<01100>;
P_0x14080f880 .param/l "DIV" 1 4 518, C4<11101>;
P_0x14080f8c0 .param/l "DIVF" 1 4 517, C4<10111>;
P_0x14080f900 .param/l "MOV_LIT" 1 4 517, C4<10010>;
P_0x14080f940 .param/l "MOV_MEM" 1 4 516, C4<10000>;
P_0x14080f980 .param/l "MOV_REG" 1 4 516, C4<10001>;
P_0x14080f9c0 .param/l "MOV_STR" 1 4 517, C4<10011>;
P_0x14080fa00 .param/l "MUL" 1 4 518, C4<11100>;
P_0x14080fa40 .param/l "MULF" 1 4 517, C4<10110>;
P_0x14080fa80 .param/l "NOT" 1 4 514, C4<00011>;
P_0x14080fac0 .param/l "OR" 1 4 514, C4<00001>;
P_0x14080fb00 .param/l "PRIV" 1 4 516, C4<01111>;
P_0x14080fb40 .param/l "RETURN" 1 4 516, C4<01101>;
P_0x14080fb80 .param/l "SHFTL" 1 4 515, C4<00110>;
P_0x14080fbc0 .param/l "SHFTLI" 1 4 515, C4<00111>;
P_0x14080fc00 .param/l "SHFTR" 1 4 514, C4<00100>;
P_0x14080fc40 .param/l "SHFTRI" 1 4 514, C4<00101>;
P_0x14080fc80 .param/l "SUB" 1 4 518, C4<11010>;
P_0x14080fcc0 .param/l "SUBF" 1 4 517, C4<10101>;
P_0x14080fd00 .param/l "SUBI" 1 4 518, C4<11011>;
P_0x14080fd40 .param/l "XOR" 1 4 514, C4<00010>;
v0x140688660_0 .net "alu_enable", 0 0, v0x1406ae390_0;  alias, 1 drivers
v0x1406ac7c0_0 .var "branch_pc", 63 0;
v0x1406ac860_0 .var "branch_taken", 0 0;
v0x1406ac910_0 .var "hlt_out", 0 0;
v0x1406ac9a0_0 .net "input1", 63 0, v0x1406af080_0;  alias, 1 drivers
v0x1406aca90_0 .net "input2", 63 0, v0x1406af1a0_0;  alias, 1 drivers
v0x1406acb40_0 .net "input3", 63 0, v0x1406af2d0_0;  alias, 1 drivers
v0x1406acbf0_0 .net "literal", 63 0, v0x1406ae7b0_0;  alias, 1 drivers
v0x1406acca0_0 .var "mem_addr", 63 0;
v0x1406acdb0_0 .net "mem_pc_in", 0 0, v0x1406ae960_0;  alias, 1 drivers
v0x1406ace50_0 .net "mem_read_in", 0 0, v0x1406aeaa0_0;  alias, 1 drivers
v0x1406acef0_0 .net "mem_to_reg_in", 0 0, v0x1406aebc0_0;  alias, 1 drivers
v0x1406acf90_0 .var "mem_wdata", 63 0;
v0x1406ad040_0 .net "mem_write_in", 0 0, v0x1406aece0_0;  alias, 1 drivers
v0x1406ad0e0_0 .net "opcode", 4 0, v0x1406aef30_0;  alias, 1 drivers
v0x1406ad190_0 .net "pc_in", 63 0, v0x1406af430_0;  alias, 1 drivers
v0x1406ad240_0 .net "rd_addr", 4 0, v0x1406af590_0;  alias, 1 drivers
v0x1406ad3d0_0 .net "reg_write_in", 0 0, v0x1406af6e0_0;  alias, 1 drivers
v0x1406ad460_0 .var "result", 63 0;
v0x1406ad500_0 .net "stack_ptr", 63 0, v0x1406afc00_0;  alias, 1 drivers
E_0x140608f60/0 .event anyedge, v0x1406ad190_0, v0x140688660_0, v0x1406ad0e0_0, v0x1406ac9a0_0;
E_0x140608f60/1 .event anyedge, v0x1406aca90_0, v0x1406acb40_0, v0x1406acbf0_0, v0x1406ad500_0;
E_0x140608f60 .event/or E_0x140608f60/0, E_0x140608f60/1;
S_0x1406ad790 .scope module, "data_source_selector" "memRegMux" 4 253, 4 663 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 64 "readData";
    .port_info 2 /INPUT 64 "aluResult";
    .port_info 3 /OUTPUT 64 "regWriteData";
v0x1406ad920_0 .net "aluResult", 63 0, v0x1406b14f0_0;  alias, 1 drivers
v0x1406ad9e0_0 .net "mem_to_reg", 0 0, v0x1406b0dd0_0;  alias, 1 drivers
v0x1406ada80_0 .net "readData", 63 0, L_0x1406beef0;  alias, 1 drivers
v0x1406adb40_0 .var "regWriteData", 63 0;
E_0x140697cc0 .event anyedge, v0x1406ad9e0_0, v0x1406ada80_0, v0x1406ad920_0;
S_0x1406adc50 .scope module, "de_ex_reg" "de_ex_register" 4 148, 4 435 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 64 "operand_a_in";
    .port_info 4 /INPUT 64 "operand_b_in";
    .port_info 5 /INPUT 64 "operand_c_in";
    .port_info 6 /INPUT 64 "literal_in";
    .port_info 7 /INPUT 5 "rd_addr_in";
    .port_info 8 /INPUT 5 "rs_addr_in";
    .port_info 9 /INPUT 5 "rt_addr_in";
    .port_info 10 /INPUT 5 "opcode_in";
    .port_info 11 /INPUT 64 "stack_ptr_in";
    .port_info 12 /INPUT 1 "alu_enable_in";
    .port_info 13 /INPUT 1 "mem_read_in";
    .port_info 14 /INPUT 1 "mem_write_in";
    .port_info 15 /INPUT 1 "reg_write_in";
    .port_info 16 /INPUT 1 "mem_to_reg_in";
    .port_info 17 /INPUT 1 "branch_taken_ctrl_in";
    .port_info 18 /INPUT 1 "mem_pc_in";
    .port_info 19 /OUTPUT 64 "pc_out";
    .port_info 20 /OUTPUT 64 "operand_a_out";
    .port_info 21 /OUTPUT 64 "operand_b_out";
    .port_info 22 /OUTPUT 64 "operand_c_out";
    .port_info 23 /OUTPUT 64 "literal_out";
    .port_info 24 /OUTPUT 5 "rd_addr_out";
    .port_info 25 /OUTPUT 5 "rs_addr_out";
    .port_info 26 /OUTPUT 5 "rt_addr_out";
    .port_info 27 /OUTPUT 5 "opcode_out";
    .port_info 28 /OUTPUT 64 "stack_ptr_out";
    .port_info 29 /OUTPUT 1 "alu_enable_out";
    .port_info 30 /OUTPUT 1 "mem_read_out";
    .port_info 31 /OUTPUT 1 "mem_write_out";
    .port_info 32 /OUTPUT 1 "reg_write_out";
    .port_info 33 /OUTPUT 1 "mem_to_reg_out";
    .port_info 34 /OUTPUT 1 "branch_taken_ctrl_out";
    .port_info 35 /OUTPUT 1 "mem_pc_out";
v0x1406ae2e0_0 .net "alu_enable_in", 0 0, v0x1406b3f90_0;  alias, 1 drivers
v0x1406ae390_0 .var "alu_enable_out", 0 0;
v0x1406ae450_0 .net "branch_taken_ctrl_in", 0 0, v0x1406b4050_0;  alias, 1 drivers
v0x1406ae500_0 .var "branch_taken_ctrl_out", 0 0;
v0x1406ae590_0 .net "clk", 0 0, v0x1406bcaa0_0;  alias, 1 drivers
v0x1406ae660_0 .net "flush", 0 0, L_0x1406c0320;  alias, 1 drivers
v0x1406ae700_0 .net "literal_in", 63 0, v0x1406b41d0_0;  alias, 1 drivers
v0x1406ae7b0_0 .var "literal_out", 63 0;
v0x1406ae850_0 .net "mem_pc_in", 0 0, v0x1406b42a0_0;  alias, 1 drivers
v0x1406ae960_0 .var "mem_pc_out", 0 0;
v0x1406aea10_0 .net "mem_read_in", 0 0, v0x1406b4370_0;  alias, 1 drivers
v0x1406aeaa0_0 .var "mem_read_out", 0 0;
v0x1406aeb30_0 .net "mem_to_reg_in", 0 0, v0x1406b4400_0;  alias, 1 drivers
v0x1406aebc0_0 .var "mem_to_reg_out", 0 0;
v0x1406aec50_0 .net "mem_write_in", 0 0, v0x1406b44b0_0;  alias, 1 drivers
v0x1406aece0_0 .var "mem_write_out", 0 0;
v0x1406aed90_0 .net "opcode_in", 4 0, v0x1406b4560_0;  alias, 1 drivers
v0x1406aef30_0 .var "opcode_out", 4 0;
v0x1406aeff0_0 .net "operand_a_in", 63 0, L_0x1406bf770;  alias, 1 drivers
v0x1406af080_0 .var "operand_a_out", 63 0;
v0x1406af110_0 .net "operand_b_in", 63 0, v0x1406b2650_0;  alias, 1 drivers
v0x1406af1a0_0 .var "operand_b_out", 63 0;
v0x1406af230_0 .net "operand_c_in", 63 0, L_0x1406c00e0;  alias, 1 drivers
v0x1406af2d0_0 .var "operand_c_out", 63 0;
v0x1406af390_0 .net "pc_in", 63 0, v0x1406b1d60_0;  alias, 1 drivers
v0x1406af430_0 .var "pc_out", 63 0;
v0x1406af4f0_0 .net "rd_addr_in", 4 0, v0x1406b4670_0;  alias, 1 drivers
v0x1406af590_0 .var "rd_addr_out", 4 0;
v0x1406af650_0 .net "reg_write_in", 0 0, v0x1406b4700_0;  alias, 1 drivers
v0x1406af6e0_0 .var "reg_write_out", 0 0;
v0x1406af790_0 .net "rs_addr_in", 4 0, v0x1406b47b0_0;  alias, 1 drivers
v0x1406af830_0 .var "rs_addr_out", 4 0;
v0x1406af8e0_0 .net "rt_addr_in", 4 0, v0x1406b4860_0;  alias, 1 drivers
v0x1406aee40_0 .var "rt_addr_out", 4 0;
v0x1406afb70_0 .net "stack_ptr_in", 63 0, L_0x1406c01c0;  alias, 1 drivers
v0x1406afc00_0 .var "stack_ptr_out", 63 0;
E_0x1406ae290 .event posedge, v0x1406ae590_0;
S_0x1406b0000 .scope module, "ex_mem_reg" "ex_mem_register" 4 215, 4 560 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "result_in";
    .port_info 2 /INPUT 64 "mem_addr_in";
    .port_info 3 /INPUT 64 "mem_wdata_in";
    .port_info 4 /INPUT 64 "branch_pc_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "hlt_in";
    .port_info 7 /INPUT 1 "mem_read_in";
    .port_info 8 /INPUT 1 "mem_write_in";
    .port_info 9 /INPUT 1 "reg_write_in";
    .port_info 10 /INPUT 1 "mem_to_reg_in";
    .port_info 11 /INPUT 1 "branch_taken_in";
    .port_info 12 /INPUT 1 "mem_pc_in";
    .port_info 13 /OUTPUT 64 "result_out";
    .port_info 14 /OUTPUT 64 "mem_addr_out";
    .port_info 15 /OUTPUT 64 "mem_wdata_out";
    .port_info 16 /OUTPUT 64 "branch_pc_out";
    .port_info 17 /OUTPUT 5 "rd_addr_out";
    .port_info 18 /OUTPUT 1 "hlt_out";
    .port_info 19 /OUTPUT 1 "mem_read_out";
    .port_info 20 /OUTPUT 1 "mem_write_out";
    .port_info 21 /OUTPUT 1 "reg_write_out";
    .port_info 22 /OUTPUT 1 "mem_to_reg_out";
    .port_info 23 /OUTPUT 1 "branch_taken_out";
    .port_info 24 /OUTPUT 1 "mem_pc_out";
v0x1406b03d0_0 .net "branch_pc_in", 63 0, v0x1406ac7c0_0;  alias, 1 drivers
v0x1406b04a0_0 .var "branch_pc_out", 63 0;
v0x1406b0540_0 .net "branch_taken_in", 0 0, v0x1406ac860_0;  alias, 1 drivers
v0x1406b0610_0 .var "branch_taken_out", 0 0;
v0x1406b06a0_0 .net "clk", 0 0, v0x1406bcaa0_0;  alias, 1 drivers
v0x1406b0770_0 .net "hlt_in", 0 0, v0x1406ac910_0;  alias, 1 drivers
v0x1406b0820_0 .var "hlt_out", 0 0;
v0x1406b08b0_0 .net "mem_addr_in", 63 0, v0x1406acca0_0;  alias, 1 drivers
v0x1406b0960_0 .var "mem_addr_out", 63 0;
v0x1406b0a70_0 .net "mem_pc_in", 0 0, v0x1406ae960_0;  alias, 1 drivers
v0x1406b0b00_0 .var "mem_pc_out", 0 0;
v0x1406b0ba0_0 .net "mem_read_in", 0 0, v0x1406aeaa0_0;  alias, 1 drivers
v0x1406b0c70_0 .var "mem_read_out", 0 0;
v0x1406b0d00_0 .net "mem_to_reg_in", 0 0, v0x1406aebc0_0;  alias, 1 drivers
v0x1406b0dd0_0 .var "mem_to_reg_out", 0 0;
v0x1406b0e60_0 .net "mem_wdata_in", 63 0, v0x1406acf90_0;  alias, 1 drivers
v0x1406b0ef0_0 .var "mem_wdata_out", 63 0;
v0x1406b1080_0 .net "mem_write_in", 0 0, v0x1406aece0_0;  alias, 1 drivers
v0x1406b1150_0 .var "mem_write_out", 0 0;
v0x1406b11e0_0 .net "rd_addr_in", 4 0, v0x1406af590_0;  alias, 1 drivers
v0x1406b1270_0 .var "rd_addr_out", 4 0;
v0x1406b1300_0 .net "reg_write_in", 0 0, v0x1406af6e0_0;  alias, 1 drivers
v0x1406b13d0_0 .var "reg_write_out", 0 0;
v0x1406b1460_0 .net "result_in", 63 0, v0x1406ad460_0;  alias, 1 drivers
v0x1406b14f0_0 .var "result_out", 63 0;
S_0x1406b17d0 .scope module, "if_de_reg" "if_de_register" 4 96, 4 355 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 64 "pc_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
v0x1406b19d0_0 .net "clk", 0 0, v0x1406bcaa0_0;  alias, 1 drivers
v0x1406b1aa0_0 .net "flush", 0 0, L_0x1406c02b0;  alias, 1 drivers
v0x1406b1b30_0 .net "instruction_in", 31 0, L_0x1406bd540;  alias, 1 drivers
v0x1406b1bc0_0 .var "instruction_out", 31 0;
v0x1406b1c70_0 .net "pc_in", 63 0, v0x1406b2ea0_0;  alias, 1 drivers
v0x1406b1d60_0 .var "pc_out", 63 0;
S_0x1406b1e80 .scope module, "input_selector" "reglitmux" 4 141, 4 644 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "sel";
    .port_info 1 /INPUT 64 "reg_in";
    .port_info 2 /INPUT 64 "lit_in";
    .port_info 3 /OUTPUT 64 "out";
P_0x1406b2040 .param/l "ADDI" 1 4 650, C4<11001>;
P_0x1406b2080 .param/l "BRRI" 1 4 650, C4<01010>;
P_0x1406b20c0 .param/l "MOV_LIT" 1 4 651, C4<10010>;
P_0x1406b2100 .param/l "MOV_MEM" 1 4 651, C4<10000>;
P_0x1406b2140 .param/l "MOV_STR" 1 4 651, C4<10011>;
P_0x1406b2180 .param/l "SHFTLI" 1 4 650, C4<00111>;
P_0x1406b21c0 .param/l "SHFTRI" 1 4 650, C4<00101>;
P_0x1406b2200 .param/l "SUBI" 1 4 650, C4<11011>;
v0x1406b2580_0 .net "lit_in", 63 0, v0x1406b41d0_0;  alias, 1 drivers
v0x1406b2650_0 .var "out", 63 0;
v0x1406b2700_0 .net "reg_in", 63 0, L_0x1406bfbb0;  alias, 1 drivers
v0x1406b27b0_0 .net "sel", 4 0, v0x1406b4560_0;  alias, 1 drivers
E_0x1406b2510 .event anyedge, v0x1406aed90_0, v0x1406ae700_0, v0x1406b2700_0;
S_0x1406b28c0 .scope module, "instruction_fetcher" "fetch" 4 74, 4 328 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch_taken";
    .port_info 3 /INPUT 64 "branch_pc";
    .port_info 4 /INPUT 1 "take_return_pc";
    .port_info 5 /INPUT 64 "return_pc";
    .port_info 6 /OUTPUT 64 "pc_out";
P_0x1406b2a80 .param/l "INITIAL_PC" 1 4 337, C4<0000000000000000000000000000000000000000000000000010000000000000>;
v0x1406b2c90_0 .net "branch_pc", 63 0, v0x1406b04a0_0;  alias, 1 drivers
v0x1406b2d40_0 .net "branch_taken", 0 0, v0x1406b0610_0;  alias, 1 drivers
v0x1406b2df0_0 .net "clk", 0 0, v0x1406bcaa0_0;  alias, 1 drivers
v0x1406b2ea0_0 .var "current_pc", 63 0;
v0x1406b2f30_0 .net "pc_out", 63 0, v0x1406b2ea0_0;  alias, 1 drivers
v0x1406b3000_0 .net "reset", 0 0, v0x1406bcbc0_0;  alias, 1 drivers
v0x1406b3090_0 .net "return_pc", 63 0, v0x1406b9920_0;  alias, 1 drivers
v0x1406b3140_0 .net "take_return_pc", 0 0, L_0x1406c0450;  alias, 1 drivers
E_0x1406b2c40 .event posedge, v0x1406b3000_0, v0x1406ae590_0;
S_0x1406b3290 .scope module, "instruction_parser" "instructionDecoder" 4 105, 4 377 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instructionLine";
    .port_info 1 /OUTPUT 64 "literal";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "opcode";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "mem_to_reg";
    .port_info 11 /OUTPUT 1 "branch_taken";
    .port_info 12 /OUTPUT 1 "mem_pc";
P_0x14080fe00 .param/l "ADD" 1 4 397, C4<11000>;
P_0x14080fe40 .param/l "ADDF" 1 4 396, C4<10100>;
P_0x14080fe80 .param/l "ADDI" 1 4 397, C4<11001>;
P_0x14080fec0 .param/l "AND" 1 4 393, C4<00000>;
P_0x14080ff00 .param/l "BR" 1 4 394, C4<01000>;
P_0x14080ff40 .param/l "BRGT" 1 4 395, C4<01110>;
P_0x14080ff80 .param/l "BRNZ" 1 4 394, C4<01011>;
P_0x14080ffc0 .param/l "BRR" 1 4 394, C4<01001>;
P_0x140810000 .param/l "BRRI" 1 4 394, C4<01010>;
P_0x140810040 .param/l "CALL" 1 4 395, C4<01100>;
P_0x140810080 .param/l "DIV" 1 4 397, C4<11101>;
P_0x1408100c0 .param/l "DIVF" 1 4 396, C4<10111>;
P_0x140810100 .param/l "MOV_LIT" 1 4 396, C4<10010>;
P_0x140810140 .param/l "MOV_MEM" 1 4 395, C4<10000>;
P_0x140810180 .param/l "MOV_REG" 1 4 395, C4<10001>;
P_0x1408101c0 .param/l "MOV_STR" 1 4 396, C4<10011>;
P_0x140810200 .param/l "MUL" 1 4 397, C4<11100>;
P_0x140810240 .param/l "MULF" 1 4 396, C4<10110>;
P_0x140810280 .param/l "NOT" 1 4 393, C4<00011>;
P_0x1408102c0 .param/l "OR" 1 4 393, C4<00001>;
P_0x140810300 .param/l "PRIV" 1 4 395, C4<01111>;
P_0x140810340 .param/l "RETURN" 1 4 395, C4<01101>;
P_0x140810380 .param/l "SHFTL" 1 4 394, C4<00110>;
P_0x1408103c0 .param/l "SHFTLI" 1 4 394, C4<00111>;
P_0x140810400 .param/l "SHFTR" 1 4 393, C4<00100>;
P_0x140810440 .param/l "SHFTRI" 1 4 393, C4<00101>;
P_0x140810480 .param/l "SUB" 1 4 397, C4<11010>;
P_0x1408104c0 .param/l "SUBF" 1 4 396, C4<10101>;
P_0x140810500 .param/l "SUBI" 1 4 397, C4<11011>;
P_0x140810540 .param/l "XOR" 1 4 393, C4<00010>;
v0x1406b3f90_0 .var "alu_enable", 0 0;
v0x1406b4050_0 .var "branch_taken", 0 0;
v0x1406b4100_0 .net "instructionLine", 31 0, v0x1406b1bc0_0;  alias, 1 drivers
v0x1406b41d0_0 .var "literal", 63 0;
v0x1406b42a0_0 .var "mem_pc", 0 0;
v0x1406b4370_0 .var "mem_read", 0 0;
v0x1406b4400_0 .var "mem_to_reg", 0 0;
v0x1406b44b0_0 .var "mem_write", 0 0;
v0x1406b4560_0 .var "opcode", 4 0;
v0x1406b4670_0 .var "rd", 4 0;
v0x1406b4700_0 .var "reg_write", 0 0;
v0x1406b47b0_0 .var "rs", 4 0;
v0x1406b4860_0 .var "rt", 4 0;
E_0x1406b3f40 .event anyedge, v0x1406b1bc0_0, v0x1406aed90_0, v0x1406ae700_0, v0x1406af4f0_0;
S_0x1406b49f0 .scope module, "memory" "memory" 4 84, 4 598 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inst_addr";
    .port_info 3 /OUTPUT 32 "instruction_out";
    .port_info 4 /INPUT 64 "data_addr";
    .port_info 5 /INPUT 64 "data_wdata";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /OUTPUT 64 "data_rdata";
P_0x1406b1990 .param/l "MEM_SIZE_BYTES" 1 4 609, +C4<00000000000010000000000000000000>;
L_0x1406bcfb0 .functor BUFZ 8, L_0x1406bcdc0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406bd200 .functor BUFZ 8, L_0x1406bd020, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406bd490 .functor BUFZ 8, L_0x1406bd2b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406bd9f0 .functor BUFZ 8, L_0x1406bd710, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406bdcc0 .functor BUFZ 8, L_0x1406bdaa0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406bdfd0 .functor BUFZ 8, L_0x1406bdd70, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406bcd40 .functor BUFZ 8, L_0x1406be040, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406be590 .functor BUFZ 8, L_0x1406be320, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406be8c0 .functor BUFZ 8, L_0x1406be600, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406bdf50 .functor BUFZ 8, L_0x1406be930, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406bee80 .functor BUFZ 8, L_0x1406be820, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1406bf3a0 .functor BUFZ 8, L_0x1406bf190, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1406b4de0_0 .net *"_ivl_100", 7 0, L_0x1406bdf50;  1 drivers
v0x1406b4e90_0 .net *"_ivl_103", 7 0, L_0x1406be820;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1406b4f30_0 .net/2u *"_ivl_105", 63 0, L_0x1480882e0;  1 drivers
v0x1406b4fc0_0 .net *"_ivl_107", 63 0, L_0x1406bec80;  1 drivers
v0x1406b5050_0 .net *"_ivl_110", 7 0, L_0x1406bee80;  1 drivers
v0x1406b5120_0 .net *"_ivl_114", 7 0, L_0x1406bf190;  1 drivers
L_0x148088328 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x1406b51d0_0 .net/2u *"_ivl_116", 63 0, L_0x148088328;  1 drivers
v0x1406b5280_0 .net *"_ivl_118", 63 0, L_0x1406bedc0;  1 drivers
v0x1406b5330_0 .net *"_ivl_12", 7 0, L_0x1406bd020;  1 drivers
v0x1406b5440_0 .net *"_ivl_121", 7 0, L_0x1406bf3a0;  1 drivers
L_0x148088058 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1406b54f0_0 .net/2u *"_ivl_14", 63 0, L_0x148088058;  1 drivers
v0x1406b55a0_0 .net *"_ivl_16", 63 0, L_0x1406bd0c0;  1 drivers
v0x1406b5650_0 .net *"_ivl_19", 7 0, L_0x1406bd200;  1 drivers
v0x1406b5700_0 .net *"_ivl_2", 7 0, L_0x1406bcdc0;  1 drivers
v0x1406b57b0_0 .net *"_ivl_22", 7 0, L_0x1406bd2b0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1406b5860_0 .net/2u *"_ivl_24", 63 0, L_0x1480880a0;  1 drivers
v0x1406b5910_0 .net *"_ivl_26", 63 0, L_0x1406bd350;  1 drivers
v0x1406b5aa0_0 .net *"_ivl_29", 7 0, L_0x1406bd490;  1 drivers
v0x1406b5b30_0 .net *"_ivl_33", 7 0, L_0x1406bd710;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1406b5be0_0 .net/2u *"_ivl_35", 63 0, L_0x1480880e8;  1 drivers
v0x1406b5c90_0 .net *"_ivl_37", 63 0, L_0x1406bd7b0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406b5d40_0 .net/2u *"_ivl_4", 63 0, L_0x148088010;  1 drivers
v0x1406b5df0_0 .net *"_ivl_40", 7 0, L_0x1406bd9f0;  1 drivers
v0x1406b5ea0_0 .net *"_ivl_43", 7 0, L_0x1406bdaa0;  1 drivers
L_0x148088130 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406b5f50_0 .net/2u *"_ivl_45", 63 0, L_0x148088130;  1 drivers
v0x1406b6000_0 .net *"_ivl_47", 63 0, L_0x1406bdb80;  1 drivers
v0x1406b60b0_0 .net *"_ivl_50", 7 0, L_0x1406bdcc0;  1 drivers
v0x1406b6160_0 .net *"_ivl_53", 7 0, L_0x1406bdd70;  1 drivers
L_0x148088178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1406b6210_0 .net/2u *"_ivl_55", 63 0, L_0x148088178;  1 drivers
v0x1406b62c0_0 .net *"_ivl_57", 63 0, L_0x1406bde10;  1 drivers
v0x1406b6370_0 .net *"_ivl_6", 63 0, L_0x1406bceb0;  1 drivers
v0x1406b6420_0 .net *"_ivl_60", 7 0, L_0x1406bdfd0;  1 drivers
v0x1406b64d0_0 .net *"_ivl_63", 7 0, L_0x1406be040;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1406b59c0_0 .net/2u *"_ivl_65", 63 0, L_0x1480881c0;  1 drivers
v0x1406b6760_0 .net *"_ivl_67", 63 0, L_0x1406be0e0;  1 drivers
v0x1406b67f0_0 .net *"_ivl_70", 7 0, L_0x1406bcd40;  1 drivers
v0x1406b6890_0 .net *"_ivl_73", 7 0, L_0x1406be320;  1 drivers
L_0x148088208 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1406b6940_0 .net/2u *"_ivl_75", 63 0, L_0x148088208;  1 drivers
v0x1406b69f0_0 .net *"_ivl_77", 63 0, L_0x1406be3c0;  1 drivers
v0x1406b6aa0_0 .net *"_ivl_80", 7 0, L_0x1406be590;  1 drivers
v0x1406b6b50_0 .net *"_ivl_83", 7 0, L_0x1406be600;  1 drivers
L_0x148088250 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1406b6c00_0 .net/2u *"_ivl_85", 63 0, L_0x148088250;  1 drivers
v0x1406b6cb0_0 .net *"_ivl_87", 63 0, L_0x1406be720;  1 drivers
v0x1406b6d60_0 .net *"_ivl_9", 7 0, L_0x1406bcfb0;  1 drivers
v0x1406b6e10_0 .net *"_ivl_90", 7 0, L_0x1406be8c0;  1 drivers
v0x1406b6ec0_0 .net *"_ivl_93", 7 0, L_0x1406be930;  1 drivers
L_0x148088298 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1406b6f70_0 .net/2u *"_ivl_95", 63 0, L_0x148088298;  1 drivers
v0x1406b7020_0 .net *"_ivl_97", 63 0, L_0x1406be9d0;  1 drivers
v0x1406b70d0 .array "bytes", 524287 0, 7 0;
v0x1406b7170_0 .net "clk", 0 0, v0x1406bcaa0_0;  alias, 1 drivers
v0x1406b7200_0 .net "data_addr", 63 0, v0x1406b0960_0;  alias, 1 drivers
v0x1406b72c0_0 .net "data_rdata", 63 0, L_0x1406beef0;  alias, 1 drivers
v0x1406b7350_0 .net "data_wdata", 63 0, v0x1406b0ef0_0;  alias, 1 drivers
v0x1406b73e0_0 .var/i "i", 31 0;
v0x1406b7480_0 .net "inst_addr", 63 0, v0x1406b2ea0_0;  alias, 1 drivers
v0x1406b7560_0 .net "instruction_out", 31 0, L_0x1406bd540;  alias, 1 drivers
v0x1406b7600_0 .net "mem_read", 0 0, v0x1406b0c70_0;  alias, 1 drivers
v0x1406b76b0_0 .net "mem_write", 0 0, v0x1406b1150_0;  alias, 1 drivers
v0x1406b7760_0 .net "reset", 0 0, v0x1406bcbc0_0;  alias, 1 drivers
L_0x1406bcdc0 .array/port v0x1406b70d0, L_0x1406bceb0;
L_0x1406bceb0 .arith/sum 64, v0x1406b2ea0_0, L_0x148088010;
L_0x1406bd020 .array/port v0x1406b70d0, L_0x1406bd0c0;
L_0x1406bd0c0 .arith/sum 64, v0x1406b2ea0_0, L_0x148088058;
L_0x1406bd2b0 .array/port v0x1406b70d0, L_0x1406bd350;
L_0x1406bd350 .arith/sum 64, v0x1406b2ea0_0, L_0x1480880a0;
L_0x1406bd540 .concat8 [ 8 8 8 8], L_0x1406bcfb0, L_0x1406bd200, L_0x1406bd490, L_0x1406bd9f0;
L_0x1406bd710 .array/port v0x1406b70d0, L_0x1406bd7b0;
L_0x1406bd7b0 .arith/sum 64, v0x1406b2ea0_0, L_0x1480880e8;
L_0x1406bdaa0 .array/port v0x1406b70d0, L_0x1406bdb80;
L_0x1406bdb80 .arith/sum 64, v0x1406b0960_0, L_0x148088130;
L_0x1406bdd70 .array/port v0x1406b70d0, L_0x1406bde10;
L_0x1406bde10 .arith/sum 64, v0x1406b0960_0, L_0x148088178;
L_0x1406be040 .array/port v0x1406b70d0, L_0x1406be0e0;
L_0x1406be0e0 .arith/sum 64, v0x1406b0960_0, L_0x1480881c0;
L_0x1406be320 .array/port v0x1406b70d0, L_0x1406be3c0;
L_0x1406be3c0 .arith/sum 64, v0x1406b0960_0, L_0x148088208;
L_0x1406be600 .array/port v0x1406b70d0, L_0x1406be720;
L_0x1406be720 .arith/sum 64, v0x1406b0960_0, L_0x148088250;
L_0x1406be930 .array/port v0x1406b70d0, L_0x1406be9d0;
L_0x1406be9d0 .arith/sum 64, v0x1406b0960_0, L_0x148088298;
L_0x1406be820 .array/port v0x1406b70d0, L_0x1406bec80;
L_0x1406bec80 .arith/sum 64, v0x1406b0960_0, L_0x1480882e0;
LS_0x1406beef0_0_0 .concat8 [ 8 8 8 8], L_0x1406bdcc0, L_0x1406bdfd0, L_0x1406bcd40, L_0x1406be590;
LS_0x1406beef0_0_4 .concat8 [ 8 8 8 8], L_0x1406be8c0, L_0x1406bdf50, L_0x1406bee80, L_0x1406bf3a0;
L_0x1406beef0 .concat8 [ 32 32 0 0], LS_0x1406beef0_0_0, LS_0x1406beef0_0_4;
L_0x1406bf190 .array/port v0x1406b70d0, L_0x1406bedc0;
L_0x1406bedc0 .arith/sum 64, v0x1406b0960_0, L_0x148088328;
S_0x1406b78b0 .scope module, "reg_file" "registerFile" 4 121, 4 272 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "write_addr";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 5 "read_addr1";
    .port_info 6 /OUTPUT 64 "read_data1";
    .port_info 7 /INPUT 5 "read_addr2";
    .port_info 8 /OUTPUT 64 "read_data2";
    .port_info 9 /INPUT 5 "read_addr3";
    .port_info 10 /OUTPUT 64 "read_data3";
    .port_info 11 /OUTPUT 64 "stack_ptr_out";
v0x1406b8c60_31 .array/port v0x1406b8c60, 31;
L_0x1406c01c0 .functor BUFZ 64, v0x1406b8c60_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x148088370 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1406b7ba0_0 .net/2u *"_ivl_0", 4 0, L_0x148088370;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1406b7c60_0 .net *"_ivl_10", 1 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1406b7d10_0 .net/2u *"_ivl_13", 4 0, L_0x148088400;  1 drivers
v0x1406b7dd0_0 .net *"_ivl_15", 0 0, L_0x1406bf890;  1 drivers
v0x1406b7e70_0 .net *"_ivl_18", 63 0, L_0x1406bf9b0;  1 drivers
v0x1406b7f60_0 .net *"_ivl_2", 0 0, L_0x1406bf490;  1 drivers
v0x1406b8000_0 .net *"_ivl_20", 6 0, L_0x1406bfa50;  1 drivers
L_0x148088448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1406b80b0_0 .net *"_ivl_23", 1 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1406b8160_0 .net/2u *"_ivl_26", 4 0, L_0x148088490;  1 drivers
v0x1406b8270_0 .net *"_ivl_28", 0 0, L_0x1406bfe10;  1 drivers
v0x1406b8310_0 .net *"_ivl_31", 63 0, L_0x1406bff00;  1 drivers
v0x1406b83c0_0 .net *"_ivl_33", 6 0, L_0x1406bffa0;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1406b8470_0 .net *"_ivl_36", 1 0, L_0x1480884d8;  1 drivers
v0x1406b8520_0 .net *"_ivl_5", 63 0, L_0x1406bf5b0;  1 drivers
v0x1406b85d0_0 .net *"_ivl_7", 6 0, L_0x1406bf650;  1 drivers
v0x1406b8680_0 .net "clk", 0 0, v0x1406bcaa0_0;  alias, 1 drivers
v0x1406b8710_0 .var/i "idx", 31 0;
v0x1406b88a0_0 .net "read_addr1", 4 0, v0x1406b47b0_0;  alias, 1 drivers
v0x1406b8970_0 .net "read_addr2", 4 0, v0x1406b4860_0;  alias, 1 drivers
v0x1406b8a00_0 .net "read_addr3", 4 0, v0x1406b4670_0;  alias, 1 drivers
v0x1406b8a90_0 .net "read_data1", 63 0, L_0x1406bf770;  alias, 1 drivers
v0x1406b8b20_0 .net "read_data2", 63 0, L_0x1406bfbb0;  alias, 1 drivers
v0x1406b8bb0_0 .net "read_data3", 63 0, L_0x1406c00e0;  alias, 1 drivers
v0x1406b8c60 .array "registers", 31 0, 63 0;
v0x1406b8ff0_0 .net "reset", 0 0, v0x1406bcbc0_0;  alias, 1 drivers
v0x1406b90c0_0 .net "stack_ptr_out", 63 0, L_0x1406c01c0;  alias, 1 drivers
v0x1406b9160_0 .net "write_addr", 4 0, v0x1406b1270_0;  alias, 1 drivers
v0x1406b9210_0 .net "write_data", 63 0, v0x1406adb40_0;  alias, 1 drivers
v0x1406b92c0_0 .net "write_enable", 0 0, v0x1406b13d0_0;  alias, 1 drivers
L_0x1406bf490 .cmp/eq 5, v0x1406b47b0_0, L_0x148088370;
L_0x1406bf5b0 .array/port v0x1406b8c60, L_0x1406bf650;
L_0x1406bf650 .concat [ 5 2 0 0], v0x1406b47b0_0, L_0x1480883b8;
L_0x1406bf770 .functor MUXZ 64, L_0x1406bf5b0, v0x1406b8c60_31, L_0x1406bf490, C4<>;
L_0x1406bf890 .cmp/eq 5, v0x1406b4860_0, L_0x148088400;
L_0x1406bf9b0 .array/port v0x1406b8c60, L_0x1406bfa50;
L_0x1406bfa50 .concat [ 5 2 0 0], v0x1406b4860_0, L_0x148088448;
L_0x1406bfbb0 .functor MUXZ 64, L_0x1406bf9b0, v0x1406b8c60_31, L_0x1406bf890, C4<>;
L_0x1406bfe10 .cmp/eq 5, v0x1406b4670_0, L_0x148088490;
L_0x1406bff00 .array/port v0x1406b8c60, L_0x1406bffa0;
L_0x1406bffa0 .concat [ 5 2 0 0], v0x1406b4670_0, L_0x1480884d8;
L_0x1406c00e0 .functor MUXZ 64, L_0x1406bff00, v0x1406b8c60_31, L_0x1406bfe10, C4<>;
S_0x1406b9470 .scope module, "return_pc_selector" "aluMemMux" 4 246, 4 629 0, S_0x140634750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_pc";
    .port_info 1 /INPUT 64 "memData";
    .port_info 2 /INPUT 64 "aluOut";
    .port_info 3 /OUTPUT 64 "newPc";
v0x1406b96c0_0 .net "aluOut", 63 0, v0x1406b04a0_0;  alias, 1 drivers
v0x1406b97b0_0 .net "memData", 63 0, L_0x1406beef0;  alias, 1 drivers
v0x1406b9890_0 .net "mem_pc", 0 0, v0x1406b0b00_0;  alias, 1 drivers
v0x1406b9920_0 .var "newPc", 63 0;
E_0x1406b9650 .event anyedge, v0x1406b0b00_0, v0x1406ada80_0, v0x1406b04a0_0;
    .scope S_0x1406b28c0;
T_0 ;
    %wait E_0x1406b2c40;
    %load/vec4 v0x1406b3000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 8192, 0, 64;
    %assign/vec4 v0x1406b2ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1406b3140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1406b3090_0;
    %assign/vec4 v0x1406b2ea0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1406b2d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1406b2c90_0;
    %assign/vec4 v0x1406b2ea0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1406b2ea0_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x1406b2ea0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1406b49f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1406b73e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1406b73e0_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1406b73e0_0;
    %store/vec4a v0x1406b70d0, 4, 0;
    %load/vec4 v0x1406b73e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1406b73e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x1406b49f0;
T_2 ;
    %wait E_0x1406ae290;
    %load/vec4 v0x1406b76b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x1406b7350_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1406b7200_0;
    %addi 0, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406b70d0, 0, 4;
    %load/vec4 v0x1406b7350_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1406b7200_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406b70d0, 0, 4;
    %load/vec4 v0x1406b7350_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1406b7200_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406b70d0, 0, 4;
    %load/vec4 v0x1406b7350_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1406b7200_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406b70d0, 0, 4;
    %load/vec4 v0x1406b7350_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x1406b7200_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406b70d0, 0, 4;
    %load/vec4 v0x1406b7350_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x1406b7200_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406b70d0, 0, 4;
    %load/vec4 v0x1406b7350_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x1406b7200_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406b70d0, 0, 4;
    %load/vec4 v0x1406b7350_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x1406b7200_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406b70d0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1406b17d0;
T_3 ;
    %wait E_0x1406ae290;
    %load/vec4 v0x1406b1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1406b1d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1406b1bc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1406b1c70_0;
    %assign/vec4 v0x1406b1d60_0, 0;
    %load/vec4 v0x1406b1b30_0;
    %assign/vec4 v0x1406b1bc0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1406b3290;
T_4 ;
    %wait E_0x1406b3f40;
    %load/vec4 v0x1406b4100_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0x1406b4560_0, 0, 5;
    %load/vec4 v0x1406b4100_0;
    %parti/s 5, 22, 6;
    %store/vec4 v0x1406b4670_0, 0, 5;
    %load/vec4 v0x1406b4100_0;
    %parti/s 5, 17, 6;
    %store/vec4 v0x1406b47b0_0, 0, 5;
    %load/vec4 v0x1406b4100_0;
    %parti/s 5, 12, 5;
    %store/vec4 v0x1406b4860_0, 0, 5;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x1406b4100_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406b41d0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b42a0_0, 0, 1;
    %load/vec4 v0x1406b4560_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.31;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %jmp T_4.31;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4400_0, 0, 1;
    %jmp T_4.31;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4050_0, 0, 1;
    %jmp T_4.31;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4050_0, 0, 1;
    %jmp T_4.31;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4050_0, 0, 1;
    %jmp T_4.31;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4050_0, 0, 1;
    %jmp T_4.31;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4050_0, 0, 1;
    %jmp T_4.31;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4050_0, 0, 1;
    %jmp T_4.31;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b42a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b4050_0, 0, 1;
    %jmp T_4.31;
T_4.29 ;
    %load/vec4 v0x1406b41d0_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b4700_0, 0, 1;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406b3f90_0, 0, 1;
T_4.33 ;
    %jmp T_4.31;
T_4.31 ;
    %pop/vec4 1;
    %load/vec4 v0x1406b4560_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %jmp T_4.40;
T_4.34 ;
    %load/vec4 v0x1406b4670_0;
    %store/vec4 v0x1406b47b0_0, 0, 5;
    %jmp T_4.40;
T_4.35 ;
    %load/vec4 v0x1406b4670_0;
    %store/vec4 v0x1406b47b0_0, 0, 5;
    %jmp T_4.40;
T_4.36 ;
    %load/vec4 v0x1406b4670_0;
    %store/vec4 v0x1406b47b0_0, 0, 5;
    %jmp T_4.40;
T_4.37 ;
    %load/vec4 v0x1406b4670_0;
    %store/vec4 v0x1406b47b0_0, 0, 5;
    %jmp T_4.40;
T_4.38 ;
    %load/vec4 v0x1406b4670_0;
    %store/vec4 v0x1406b47b0_0, 0, 5;
    %jmp T_4.40;
T_4.40 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1406b78b0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1406b8710_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x1406b8710_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x1406b8710_0;
    %store/vec4a v0x1406b8c60, 4, 0;
    %load/vec4 v0x1406b8710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1406b8710_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 524288, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406b8c60, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x1406b78b0;
T_6 ;
    %wait E_0x1406ae290;
    %load/vec4 v0x1406b8ff0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x1406b92c0_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1406b9210_0;
    %load/vec4 v0x1406b9160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406b8c60, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1406b1e80;
T_7 ;
    %wait E_0x1406b2510;
    %load/vec4 v0x1406b27b0_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %load/vec4 v0x1406b2700_0;
    %store/vec4 v0x1406b2650_0, 0, 64;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x1406b2580_0;
    %store/vec4 v0x1406b2650_0, 0, 64;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x1406b2580_0;
    %store/vec4 v0x1406b2650_0, 0, 64;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x1406b2580_0;
    %store/vec4 v0x1406b2650_0, 0, 64;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x1406b2580_0;
    %store/vec4 v0x1406b2650_0, 0, 64;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x1406b2580_0;
    %store/vec4 v0x1406b2650_0, 0, 64;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x1406b2580_0;
    %store/vec4 v0x1406b2650_0, 0, 64;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x1406b2580_0;
    %store/vec4 v0x1406b2650_0, 0, 64;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x1406b2580_0;
    %store/vec4 v0x1406b2650_0, 0, 64;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1406adc50;
T_8 ;
    %wait E_0x1406ae290;
    %load/vec4 v0x1406ae660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1406af430_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1406af080_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1406af1a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1406af2d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1406ae7b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1406af590_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1406af830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1406aee40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1406aef30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1406afc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406ae390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406aeaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406aece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406af6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406aebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406ae500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406ae960_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1406af390_0;
    %assign/vec4 v0x1406af430_0, 0;
    %load/vec4 v0x1406aeff0_0;
    %assign/vec4 v0x1406af080_0, 0;
    %load/vec4 v0x1406af110_0;
    %assign/vec4 v0x1406af1a0_0, 0;
    %load/vec4 v0x1406af230_0;
    %assign/vec4 v0x1406af2d0_0, 0;
    %load/vec4 v0x1406ae700_0;
    %assign/vec4 v0x1406ae7b0_0, 0;
    %load/vec4 v0x1406af4f0_0;
    %assign/vec4 v0x1406af590_0, 0;
    %load/vec4 v0x1406af790_0;
    %assign/vec4 v0x1406af830_0, 0;
    %load/vec4 v0x1406af8e0_0;
    %assign/vec4 v0x1406aee40_0, 0;
    %load/vec4 v0x1406aed90_0;
    %assign/vec4 v0x1406aef30_0, 0;
    %load/vec4 v0x1406afb70_0;
    %assign/vec4 v0x1406afc00_0, 0;
    %load/vec4 v0x1406ae2e0_0;
    %assign/vec4 v0x1406ae390_0, 0;
    %load/vec4 v0x1406aea10_0;
    %assign/vec4 v0x1406aeaa0_0, 0;
    %load/vec4 v0x1406aec50_0;
    %assign/vec4 v0x1406aece0_0, 0;
    %load/vec4 v0x1406af650_0;
    %assign/vec4 v0x1406af6e0_0, 0;
    %load/vec4 v0x1406aeb30_0;
    %assign/vec4 v0x1406aebc0_0, 0;
    %load/vec4 v0x1406ae450_0;
    %assign/vec4 v0x1406ae500_0, 0;
    %load/vec4 v0x1406ae850_0;
    %assign/vec4 v0x1406ae960_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1406929f0;
T_9 ;
    %wait E_0x140608f60;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1406acca0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1406acf90_0, 0, 64;
    %load/vec4 v0x1406ad190_0;
    %addi 4, 0, 64;
    %store/vec4 v0x1406ac7c0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406ac910_0, 0, 1;
    %load/vec4 v0x140688660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1406ad0e0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.2 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %add;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.3 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %add;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.4 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %sub;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.5 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %sub;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.6 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %mul;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.7 ;
    %load/vec4 v0x1406aca90_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %div/s;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.35;
T_9.34 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1406ad460_0, 0, 64;
T_9.35 ;
    %jmp T_9.33;
T_9.8 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %and;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.9 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %or;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.10 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %xor;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.11 ;
    %load/vec4 v0x1406ac9a0_0;
    %inv;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.12 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.13 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.14 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.15 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.16 ;
    %load/vec4 v0x1406ac9a0_0;
    %load/vec4 v0x1406aca90_0;
    %add;
    %store/vec4 v0x1406acca0_0, 0, 64;
    %jmp T_9.33;
T_9.17 ;
    %load/vec4 v0x1406ac9a0_0;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.18 ;
    %load/vec4 v0x1406ac9a0_0;
    %parti/s 52, 12, 5;
    %load/vec4 v0x1406aca90_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.19 ;
    %load/vec4 v0x1406acb40_0;
    %load/vec4 v0x1406acbf0_0;
    %add;
    %store/vec4 v0x1406acca0_0, 0, 64;
    %load/vec4 v0x1406ac9a0_0;
    %store/vec4 v0x1406acf90_0, 0, 64;
    %jmp T_9.33;
T_9.20 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.21 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.22 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.23 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1406ad460_0, 0, 64;
    %jmp T_9.33;
T_9.24 ;
    %load/vec4 v0x1406acb40_0;
    %store/vec4 v0x1406ac7c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
    %jmp T_9.33;
T_9.25 ;
    %load/vec4 v0x1406ad190_0;
    %load/vec4 v0x1406ac9a0_0;
    %add;
    %store/vec4 v0x1406ac7c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
    %jmp T_9.33;
T_9.26 ;
    %load/vec4 v0x1406ad190_0;
    %load/vec4 v0x1406aca90_0;
    %add;
    %store/vec4 v0x1406ac7c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
    %jmp T_9.33;
T_9.27 ;
    %load/vec4 v0x1406ac9a0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_9.36, 4;
    %load/vec4 v0x1406acb40_0;
    %store/vec4 v0x1406ac7c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
    %jmp T_9.37;
T_9.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
T_9.37 ;
    %jmp T_9.33;
T_9.28 ;
    %load/vec4 v0x1406aca90_0;
    %load/vec4 v0x1406ac9a0_0;
    %cmp/s;
    %jmp/0xz  T_9.38, 5;
    %load/vec4 v0x1406acb40_0;
    %store/vec4 v0x1406ac7c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
T_9.39 ;
    %jmp T_9.33;
T_9.29 ;
    %load/vec4 v0x1406acb40_0;
    %store/vec4 v0x1406ac7c0_0, 0, 64;
    %load/vec4 v0x1406ad500_0;
    %subi 8, 0, 64;
    %store/vec4 v0x1406acca0_0, 0, 64;
    %load/vec4 v0x1406ad190_0;
    %addi 4, 0, 64;
    %store/vec4 v0x1406acf90_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
    %jmp T_9.33;
T_9.30 ;
    %load/vec4 v0x1406ad500_0;
    %subi 8, 0, 64;
    %store/vec4 v0x1406acca0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406ac860_0, 0, 1;
    %jmp T_9.33;
T_9.31 ;
    %load/vec4 v0x1406acbf0_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_9.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406ac910_0, 0, 1;
T_9.40 ;
    %jmp T_9.33;
T_9.33 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1406b0000;
T_10 ;
    %wait E_0x1406ae290;
    %load/vec4 v0x1406b1460_0;
    %assign/vec4 v0x1406b14f0_0, 0;
    %load/vec4 v0x1406b08b0_0;
    %assign/vec4 v0x1406b0960_0, 0;
    %load/vec4 v0x1406b0e60_0;
    %assign/vec4 v0x1406b0ef0_0, 0;
    %load/vec4 v0x1406b03d0_0;
    %assign/vec4 v0x1406b04a0_0, 0;
    %load/vec4 v0x1406b11e0_0;
    %assign/vec4 v0x1406b1270_0, 0;
    %load/vec4 v0x1406b0770_0;
    %assign/vec4 v0x1406b0820_0, 0;
    %load/vec4 v0x1406b0ba0_0;
    %assign/vec4 v0x1406b0c70_0, 0;
    %load/vec4 v0x1406b1080_0;
    %assign/vec4 v0x1406b1150_0, 0;
    %load/vec4 v0x1406b1300_0;
    %assign/vec4 v0x1406b13d0_0, 0;
    %load/vec4 v0x1406b0d00_0;
    %assign/vec4 v0x1406b0dd0_0, 0;
    %load/vec4 v0x1406b0540_0;
    %assign/vec4 v0x1406b0610_0, 0;
    %load/vec4 v0x1406b0a70_0;
    %assign/vec4 v0x1406b0b00_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1406b9470;
T_11 ;
    %wait E_0x1406b9650;
    %load/vec4 v0x1406b9890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1406b97b0_0;
    %store/vec4 v0x1406b9920_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1406b96c0_0;
    %store/vec4 v0x1406b9920_0, 0, 64;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1406ad790;
T_12 ;
    %wait E_0x140697cc0;
    %load/vec4 v0x1406ad9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1406ada80_0;
    %store/vec4 v0x1406adb40_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1406ad920_0;
    %store/vec4 v0x1406adb40_0, 0, 64;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x140696a70;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406bcaa0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x140696a70;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x1406bcaa0_0;
    %inv;
    %store/vec4 v0x1406bcaa0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x140696a70;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406bcbc0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406bcbc0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x140696a70;
T_16 ;
    %delay 1000000, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x140696a70;
T_17 ;
    %vpi_call/w 3 35 "$dumpfile", "tb_tinker_core.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x140696a70 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_tinker_core.sv";
    "tinker.sv";
