<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project/User Logic,Library,Project" />
 <window width="1920" height="1025" x="0" y="5" />
 <generation testbench_system="SIMPLE" greybox="1" simulation="VERILOG" />
</preferences>
