// Seed: 1585017942
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_13 = 1;
  always $display;
  tri id_18 id_19;
  initial id_5 <= id_19 << 1;
  wire id_20;
  wire id_21;
  always $display;
  wire id_22;
  tri  id_23 = id_13;
  module_0(
      id_21, id_12, id_2, id_21, id_12
  );
  assign id_2 = id_13;
  wire id_24;
  assign id_5  = 1'b0;
  assign id_20 = 1'h0;
endmodule
