INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_stage_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_stage_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/condition_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConditionCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_stage
INFO: [VRFC 10-2458] undeclared symbol wb_enable_wire, assumed default net type wire [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Val2Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Val2Generator
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Val2Generator.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Status_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StatusRgister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_stage_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/MEM_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_stage_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_IF_stage_0_1/sim/design_1_IF_stage_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IF_stage_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ID_stage_reg_0_0/sim/design_1_ID_stage_reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ID_stage_reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_IF_stage_reg_0_8/sim/design_1_IF_stage_reg_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IF_stage_reg_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ID_stage_0_1/sim/design_1_ID_stage_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ID_stage_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_Stage_imp_V4PB19
INFO: [VRFC 10-311] analyzing module MEM_stage_imp_6TARPB
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_EXE_stage_0_0/sim/design_1_EXE_stage_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_EXE_stage_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_StatusRgister_0_0/sim/design_1_StatusRgister_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_StatusRgister_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_EXE_stage_reg_0_5/sim/design_1_EXE_stage_reg_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_EXE_stage_reg_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MEM_stage_reg_0_0/sim/design_1_MEM_stage_reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MEM_stage_reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MEM_stage_0_0/sim/design_1_MEM_stage_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MEM_stage_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_WB_stage_0_0/sim/design_1_WB_stage_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_WB_stage_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_Hazard_Unit_0_0/sim/design_1_Hazard_Unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Hazard_Unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_1/sim/design_1_dist_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
