$comment
	File created using the following command:
		vcd file rw_96x8_sync.msim.vcd -direction
$end
$date
	Wed Mar 31 10:12:04 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rw_96x8_sync_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ writ $end
$var wire 1 % data_out [7] $end
$var wire 1 & data_out [6] $end
$var wire 1 ' data_out [5] $end
$var wire 1 ( data_out [4] $end
$var wire 1 ) data_out [3] $end
$var wire 1 * data_out [2] $end
$var wire 1 + data_out [1] $end
$var wire 1 , data_out [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 data_out[0]~output_o $end
$var wire 1 5 data_out[1]~output_o $end
$var wire 1 6 data_out[2]~output_o $end
$var wire 1 7 data_out[3]~output_o $end
$var wire 1 8 data_out[4]~output_o $end
$var wire 1 9 data_out[5]~output_o $end
$var wire 1 : data_out[6]~output_o $end
$var wire 1 ; data_out[7]~output_o $end
$var wire 1 < address[5]~input_o $end
$var wire 1 = address[7]~input_o $end
$var wire 1 > writ~input_o $end
$var wire 1 ? address[6]~input_o $end
$var wire 1 @ RW~17_combout $end
$var wire 1 A clock~input_o $end
$var wire 1 B clock~inputclkctrl_outclk $end
$var wire 1 C MEMORY~0_combout $end
$var wire 1 D data_in[0]~input_o $end
$var wire 1 E address[0]~input_o $end
$var wire 1 F address[1]~input_o $end
$var wire 1 G address[2]~input_o $end
$var wire 1 H address[3]~input_o $end
$var wire 1 I address[4]~input_o $end
$var wire 1 J data_in[1]~input_o $end
$var wire 1 K data_in[2]~input_o $end
$var wire 1 L data_in[3]~input_o $end
$var wire 1 M data_in[4]~input_o $end
$var wire 1 N data_in[5]~input_o $end
$var wire 1 O data_in[6]~input_o $end
$var wire 1 P data_in[7]~input_o $end
$var wire 1 Q RW_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 R RW_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 S RW_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 T RW_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 U RW_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 V RW_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 W RW_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 X RW_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 Y RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 Z RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 [ RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 \ RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 ] RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 ^ RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 _ RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 ` RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 a RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 b RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 c RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 d RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 e RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 f RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 g RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 h RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 i RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 j RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 k RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 l RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 m RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 n RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 o RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 p RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 q RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 r RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 s RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 t RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 u RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 v RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 w RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 x RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 y RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 z RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 { RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 | RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10001100 !
0"
b1 #
0$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
1C
1D
0E
0F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
$end
#25000
1"
1$
1A
1>
1B
0-
0C
1@
#50000
0"
0$
0A
0>
0B
1-
1C
0@
#75000
1"
1$
1A
1>
1B
0-
0C
1@
#100000
0"
0$
0A
0>
0B
1-
1C
0@
#125000
1"
1$
1A
1>
1B
0-
0C
1@
#150000
0"
0$
0A
0>
0B
1-
1C
0@
#175000
1"
1$
1A
1>
1B
0-
0C
1@
#200000
0"
0$
0A
0>
0B
1-
1C
0@
#225000
1"
1$
1A
1>
1B
0-
0C
1@
#250000
0"
0$
0A
0>
0B
1-
1C
0@
#275000
1"
1$
1A
1>
1B
0-
0C
1@
#300000
0"
0$
0A
0>
0B
1-
1C
0@
#325000
1"
1$
1A
1>
1B
0-
0C
1@
#350000
0"
0$
0A
0>
0B
1-
1C
0@
#375000
1"
1$
1A
1>
1B
0-
0C
1@
#400000
0"
0$
0A
0>
0B
1-
1C
0@
#425000
1"
1$
1A
1>
1B
0-
0C
1@
#450000
0"
0$
0A
0>
0B
1-
1C
0@
#475000
1"
1$
1A
1>
1B
0-
0C
1@
#500000
0"
0$
0A
0>
0B
1-
1C
0@
#525000
1"
1$
1A
1>
1B
0-
0C
1@
#550000
0"
0$
0A
0>
0B
1-
1C
0@
#575000
1"
1$
1A
1>
1B
0-
0C
1@
#600000
0"
0$
0A
0>
0B
1-
1C
0@
#625000
1"
1$
1A
1>
1B
0-
0C
1@
#650000
0"
0$
0A
0>
0B
1-
1C
0@
#675000
1"
1$
1A
1>
1B
0-
0C
1@
#700000
0"
0$
0A
0>
0B
1-
1C
0@
#725000
1"
1$
1A
1>
1B
0-
0C
1@
#750000
0"
0$
0A
0>
0B
1-
1C
0@
#775000
1"
1$
1A
1>
1B
0-
0C
1@
#800000
0"
0$
0A
0>
0B
1-
1C
0@
#825000
1"
1$
1A
1>
1B
0-
0C
1@
#850000
0"
0$
0A
0>
0B
1-
1C
0@
#875000
1"
1$
1A
1>
1B
0-
0C
1@
#900000
0"
0$
0A
0>
0B
1-
1C
0@
#925000
1"
1$
1A
1>
1B
0-
0C
1@
#950000
0"
0$
0A
0>
0B
1-
1C
0@
#975000
1"
1$
1A
1>
1B
0-
0C
1@
#1000000
