INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.srcs/sim_1/new/tb_top_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_controller'
