# VLSI

## AND & XOR

![andxor](https://github.com/15anuddk/VLSI/assets/116000404/d21bd3e8-8984-4187-bfa1-338a1875caed)

## Full Adder

![full adder](https://github.com/15anuddk/VLSI/assets/116000404/a416db80-dd06-4596-b15d-921d9b98d1a2)

## Half Adder

![half adder](https://github.com/15anuddk/VLSI/assets/116000404/7a3f013c-0dbd-42f8-99b9-a314647af9b3)

## Full Subtractor

![full subtractor](https://github.com/15anuddk/VLSI/assets/116000404/91d3984c-5022-4aaf-93d1-82487af9f9ba)

## Half Subtractor

![half subtractor](https://github.com/15anuddk/VLSI/assets/116000404/080964cc-c020-478f-b8eb-66b67aa8ece2)

## sr-latch

![sr latch](https://github.com/15anuddk/VLSI/assets/116000404/08bd3cce-45e3-47d0-94b7-492ca4482e94)

## sr-flipflop

![SR_flipflop](https://github.com/15anuddk/VLSI/assets/116000404/faf4269e-c73a-430b-8a1f-6086970b24e9)

## jk-flipflop

![JK_flipflop](https://github.com/15anuddk/VLSI/assets/116000404/ae7e7be6-e3e8-4b3e-8415-1b99083de503)

## D-flipflop

![d-flipflop](https://github.com/15anuddk/VLSI/assets/116000404/437ed2b0-0f41-4e07-a048-e0f539eae5eb)

