## Sequential_Binnaryadder_via_State_Machine
In this module i have implemented a sequential_binnary_adder using *MEALY_MACHINE*,basically<br> I take every number on the posedge of clock and then add and so on...<br>
### Files: <br>
In this portin their are four files.<br>
**src**<br>
My src fils consist up source codes with extesion *.sv* lke *sequential_binaryadder.sv* <br>
**tests**<br>
My tests fils consist up test_bench to verify my code with extesion *.sv* and my file name is <br>
*sequential_binaryadder_tb.sv* <br>
**docs**<br>
My docs fils consist up simulation diagrame.<br>
**draw.io**<br>
my draw.io diagrame with name *binary_adder_state_machine.drawio.png* <br>
**modeslsim_wave** <br>
Our modelsim simulation waveforom with name *modelsim.png* <br>
**wavedrom_wave** <br>
I have made a sketch of counter on wavedrom with name *wavedrom.svg* and my both <br> waveforms are exactly matching.<br>