

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:13:10 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.083 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      8|        -|        -|    -|
|Expression           |        -|      0|        0|     1331|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      468|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      8|      468|     1367|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+----------------+
    |                   Instance                  |                  Module                  |   Expression   |
    +---------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_8s_10s_8s_16_1_1_U2      |myproject_am_addmul_8s_10s_8s_16_1_1      | i0 * (i1 + i2) |
    |myproject_am_addmul_8s_10s_8s_16_1_1_U7      |myproject_am_addmul_8s_10s_8s_16_1_1      | i0 * (i1 + i2) |
    |myproject_am_submul_10s_8s_8s_16_1_1_U8      |myproject_am_submul_10s_8s_8s_16_1_1      | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_8s_16s_20ns_20_1_1_U6  |myproject_mac_mul_sub_8s_16s_20ns_20_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_8s_16s_20ns_20_1_1_U1   |myproject_mac_muladd_8s_16s_20ns_20_1_1   |  i0 * i1 + i2  |
    |myproject_mul_mul_8s_11s_16_1_1_U5           |myproject_mul_mul_8s_11s_16_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_16s_20_1_1_U4           |myproject_mul_mul_8s_16s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_17s_20_1_1_U3           |myproject_mul_mul_8s_17s_20_1_1           |     i0 * i1    |
    +---------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_446_p2           |     *    |      0|  0|  62|           8|          10|
    |mul_ln1192_2_fu_632_p2            |     *    |      0|  0|  49|           8|           9|
    |mul_ln1192_5_fu_718_p2            |     *    |      0|  0|  62|           8|          10|
    |mul_ln1192_9_fu_830_p2            |     *    |      0|  0|  40|           5|           8|
    |r_V_18_fu_199_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_19_fu_215_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_21_fu_340_p2                  |     *    |      0|  0|  49|           8|           9|
    |r_V_24_fu_779_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_25_fu_796_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_26_fu_466_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_27_fu_486_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_5_fu_350_p2                   |     *    |      0|  0|  40|           8|           8|
    |r_V_9_fu_415_p2                   |     *    |      0|  0|  40|           8|           8|
    |add_ln1192_11_fu_500_p2           |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_12_fu_517_p2           |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_1_fu_284_p2            |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_2_fu_616_p2            |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_3_fu_645_p2            |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_5_fu_712_p2            |     +    |      0|  0|  24|          24|          24|
    |add_ln1192_6_fu_730_p2            |     +    |      0|  0|  24|          24|          24|
    |add_ln1192_8_fu_808_p2            |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_9_fu_844_p2            |     +    |      0|  0|  24|          20|          20|
    |ret_V_1_fu_668_p2                 |     +    |      0|  0|  24|          17|          20|
    |ret_V_2_fu_762_p2                 |     +    |      0|  0|  24|          21|          24|
    |ret_V_3_fu_850_p2                 |     +    |      0|  0|  24|          16|          20|
    |ret_V_4_fu_883_p2                 |     +    |      0|  0|  24|          17|          20|
    |ret_V_6_fu_589_p2                 |     +    |      0|  0|  24|          20|          24|
    |grp_fu_900_p2                     |     -    |      0|  0|  27|          20|          20|
    |r_V_22_fu_382_p2                  |     -    |      0|  0|  18|          11|          11|
    |r_V_23_fu_406_p2                  |     -    |      0|  0|  19|          12|          12|
    |r_V_30_fu_548_p2                  |     -    |      0|  0|  18|          11|          11|
    |ret_V_5_fu_570_p2                 |     -    |      0|  0|  31|          24|          24|
    |sub_ln1192_10_fu_534_p2           |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_11_fu_878_p2           |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_12_fu_583_p2           |     -    |      0|  0|  24|          24|          24|
    |sub_ln1192_1_fu_662_p2            |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_2_fu_699_p2            |     -    |      0|  0|  24|          24|          24|
    |sub_ln1192_3_fu_743_p2            |     -    |      0|  0|  24|          24|          24|
    |sub_ln1192_4_fu_756_p2            |     -    |      0|  0|  24|          24|          24|
    |sub_ln1192_6_fu_791_p2            |     -    |      0|  0|  27|          20|          20|
    |sub_ln1192_7_fu_824_p2            |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_8_fu_460_p2            |     -    |      0|  0|  27|           1|          20|
    |sub_ln1192_9_fu_480_p2            |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_fu_307_p2              |     -    |      0|  0|  24|          20|          20|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1331|         698|         744|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  128|        256|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  131|        262|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |mul_ln1192_3_reg_1034              |   20|   0|   20|          0|
    |mul_ln1192_4_reg_1039              |   20|   0|   20|          0|
    |mul_ln1192_6_reg_1054              |   16|   0|   16|          0|
    |mul_ln1192_8_reg_1075              |   16|   0|   16|          0|
    |p_Val2_7_reg_989                   |    8|   0|    8|          0|
    |r_V_18_reg_984                     |   16|   0|   16|          0|
    |r_V_19_reg_1002                    |   16|   0|   16|          0|
    |r_V_23_reg_1059                    |   11|   0|   12|          1|
    |sext_ln1117_reg_970                |   16|   0|   16|          0|
    |sext_ln1117_reg_970_pp0_iter1_reg  |   16|   0|   16|          0|
    |sext_ln1118_6_reg_1049             |   14|   0|   16|          2|
    |sext_ln1118_9_reg_1064             |   16|   0|   16|          0|
    |sext_ln700_reg_1023                |   16|   0|   16|          0|
    |sub_ln1192_10_reg_1080             |   16|   0|   20|          4|
    |sub_ln1192_5_reg_1070              |   20|   0|   20|          0|
    |sub_ln1192_reg_1029                |   20|   0|   20|          0|
    |tmp_1_reg_961                      |    8|   0|    8|          0|
    |tmp_1_reg_961_pp0_iter1_reg        |    8|   0|    8|          0|
    |tmp_2_reg_976                      |    8|   0|    8|          0|
    |tmp_2_reg_976_pp0_iter1_reg        |    8|   0|    8|          0|
    |tmp_4_reg_1008                     |    8|   0|    8|          0|
    |tmp_5_reg_1014                     |    8|   0|    8|          0|
    |tmp_5_reg_1014_pp0_iter1_reg       |    8|   0|    8|          0|
    |trunc_ln1192_reg_1044              |   15|   0|   16|          1|
    |trunc_ln708_4_reg_1085             |    8|   0|    8|          0|
    |x_V_ap_vld_preg                    |    1|   0|    1|          0|
    |x_V_preg                           |  128|   0|  128|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  468|   0|  476|          8|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  128|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    8|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    8|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    8|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    8|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    8|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

