Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Sat Dec  9 14:46:52 2017
| Host             : Daniel running 64-bit major release  (build 9200)
| Command          : report_power -file fft_module_power_routed.rpt -pb fft_module_power_summary_routed.pb -rpx fft_module_power_routed.rpx
| Design           : fft_module
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 13.514 (Junction temp exceeded!) |
| Dynamic (W)              | 12.463                           |
| Device Static (W)        | 1.051                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.488 |     1979 |       --- |             --- |
|   LUT as Logic          |     1.795 |      517 |     53200 |            0.97 |
|   Register              |     0.301 |      905 |    106400 |            0.85 |
|   CARRY4                |     0.208 |       82 |     13300 |            0.62 |
|   LUT as Shift Register |     0.159 |       81 |     17400 |            0.47 |
|   F7/F8 Muxes           |     0.019 |       31 |     53200 |            0.06 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      214 |       --- |             --- |
| Signals                 |     3.858 |     1213 |       --- |             --- |
| Block RAM               |     0.531 |        5 |       140 |            3.57 |
| DSPs                    |     3.511 |        3 |       220 |            1.36 |
| I/O                     |     2.075 |       31 |       200 |           15.50 |
| Static Power            |     1.051 |          |           |                 |
| Total                   |    13.514 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    10.689 |      10.385 |      0.304 |
| Vccaux    |       1.800 |     0.267 |       0.167 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.967 |       0.966 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.071 |       0.039 |      0.032 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                          | Power (W) |
+-----------------------------------------------------------------------------------------------+-----------+
| fft_module                                                                                    |    12.463 |
|   fft                                                                                         |    10.123 |
|     U0                                                                                        |    10.123 |
|       i_synth                                                                                 |    10.123 |
|         axi_wrapper                                                                           |     0.622 |
|           config_channel_fifo                                                                 |     0.023 |
|             gen_non_real_time.data_in_fifo_pt1                                                |     0.023 |
|               fifo0                                                                           |     0.023 |
|           data_in_channel_fifo                                                                |     0.138 |
|             gen_non_real_time.data_in_fifo_pt1                                                |     0.135 |
|               fifo0                                                                           |     0.099 |
|           data_out_channel                                                                    |     0.193 |
|             gen_non_real_time.fifo                                                            |     0.180 |
|               fifo0                                                                           |     0.180 |
|         xfft_inst                                                                             |     9.501 |
|           non_floating_point.arch_c.xfft_inst                                                 |     9.501 |
|             control                                                                           |     2.569 |
|               cntrl                                                                           |     0.227 |
|                 has_unloading.unloading_state                                                 |    <0.001 |
|                 loading_state                                                                 |     0.001 |
|                 pe_cnt                                                                        |     0.019 |
|                   cnt_async                                                                   |     0.005 |
|                     i_baseblox.i_baseblox_addsub                                              |     0.005 |
|                       no_pipelining.the_addsub                                                |     0.005 |
|                         i_lut6.i_lut6_addsub                                                  |     0.005 |
|                   threshold                                                                   |     0.002 |
|                 processing_state                                                              |     0.003 |
|                 rank_0_cnt                                                                    |     0.008 |
|                   cnt_async                                                                   |     0.003 |
|                     i_baseblox.i_baseblox_addsub                                              |     0.003 |
|                       no_pipelining.the_addsub                                                |     0.003 |
|                         i_lut6.i_lut6_addsub                                                  |     0.003 |
|                   threshold                                                                   |    <0.001 |
|                 rn_0_cnt                                                                      |     0.032 |
|                   cnt_async                                                                   |     0.007 |
|                     i_baseblox.i_baseblox_addsub                                              |     0.007 |
|                       no_pipelining.the_addsub                                                |     0.007 |
|                         i_lut6.i_lut6_addsub                                                  |     0.007 |
|                   threshold                                                                   |     0.003 |
|                 same_input_output_order.inon.no_cyclic_prefix.xk_index_counter                |     0.047 |
|                   cnt_async                                                                   |     0.008 |
|                     i_baseblox.i_baseblox_addsub                                              |     0.008 |
|                       no_pipelining.the_addsub                                                |     0.008 |
|                         i_lut6.i_lut6_addsub                                                  |     0.008 |
|                   threshold                                                                   |     0.007 |
|                 same_input_output_order.inon.xn_index_counter                                 |     0.059 |
|                   cnt_async                                                                   |     0.008 |
|                     i_baseblox.i_baseblox_addsub                                              |     0.008 |
|                       no_pipelining.the_addsub                                                |     0.008 |
|                         i_lut6.i_lut6_addsub                                                  |     0.008 |
|                   threshold                                                                   |     0.006 |
|               delay_line2_for_rfd                                                             |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                   i_bb_inst                                                                   |    <0.001 |
|               delay_line_for_dv3                                                              |     0.004 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                   i_bb_inst                                                                   |    <0.001 |
|                     gen_output_regs.output_regs                                               |    <0.001 |
|               delay_line_for_i_sw_control_0                                                   |     0.016 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |     0.016 |
|                   i_bb_inst                                                                   |     0.016 |
|               delay_line_for_i_sw_control_1                                                   |     0.014 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |     0.014 |
|                   i_bb_inst                                                                   |     0.014 |
|               delay_line_for_inp_add                                                          |     0.040 |
|               delay_line_for_ld_start                                                         |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                   i_bb_inst                                                                   |    <0.001 |
|               delay_line_for_o_sw_control0                                                    |     0.010 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |     0.010 |
|                   i_bb_inst                                                                   |     0.010 |
|               delay_line_for_o_sw_control1                                                    |     0.010 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |     0.010 |
|                   i_bb_inst                                                                   |     0.010 |
|               delay_line_for_rd_addr_mux_control                                              |    <0.001 |
|               delay_line_for_twiddle_rank                                                     |     0.082 |
|               delay_line_for_we_process                                                       |     0.002 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                   i_bb_inst                                                                   |    <0.001 |
|               delay_line_for_wr_addr_0                                                        |     0.044 |
|               delay_line_for_wr_addr_1                                                        |     0.052 |
|               delay_line_for_xk_index                                                         |     0.026 |
|               io_address_gen                                                                  |     0.124 |
|                 mem1_we                                                                       |     0.041 |
|                 with_addr_mux.addr_mux                                                        |     0.068 |
|               out_mux_control_delay                                                           |     0.008 |
|               out_mux_sel                                                                     |     0.036 |
|               processing_address_generator                                                    |     0.498 |
|                 addr0_gen[0].a0.addr0_index                                                   |     0.011 |
|                 addr0_gen[10].a0.addr0_index                                                  |     0.014 |
|                 addr0_gen[11].a0.addr0_index                                                  |     0.011 |
|                 addr0_gen[1].a0.addr0_index                                                   |     0.013 |
|                 addr0_gen[2].a0.addr0_index                                                   |     0.012 |
|                 addr0_gen[3].a0.addr0_index                                                   |     0.014 |
|                 addr0_gen[4].a0.addr0_index                                                   |     0.013 |
|                 addr0_gen[5].a0.addr0_index                                                   |     0.012 |
|                 addr0_gen[6].a0.addr0_index                                                   |     0.014 |
|                 addr0_gen[7].a0.addr0_index                                                   |     0.011 |
|                 addr0_gen[8].a0.addr0_index                                                   |     0.012 |
|                 addr0_gen[9].a0.addr0_index                                                   |     0.013 |
|                 addr1_gen[0].a1.addr1_index                                                   |     0.013 |
|                 addr1_gen[10].a1.addr1_index                                                  |     0.012 |
|                 addr1_gen[11].a1.addr1_index                                                  |     0.010 |
|                 addr1_gen[1].a1.addr1_index                                                   |     0.012 |
|                 addr1_gen[2].a1.addr1_index                                                   |     0.012 |
|                 addr1_gen[3].a1.addr1_index                                                   |     0.012 |
|                 addr1_gen[4].a1.addr1_index                                                   |     0.012 |
|                 addr1_gen[5].a1.addr1_index                                                   |     0.013 |
|                 addr1_gen[6].a1.addr1_index                                                   |     0.011 |
|                 addr1_gen[7].a1.addr1_index                                                   |     0.010 |
|                 addr1_gen[8].a1.addr1_index                                                   |     0.010 |
|                 addr1_gen[9].a1.addr1_index                                                   |     0.010 |
|                 xor_rn                                                                        |     0.038 |
|               read_addr_mux0                                                                  |     0.138 |
|               read_addr_mux1                                                                  |     0.115 |
|               twiddle_address_generator                                                       |     0.384 |
|                 n8192.mux13                                                                   |     0.384 |
|               twiddle_generator                                                               |     0.514 |
|                 tw1.twgen1                                                                    |     0.514 |
|                   cos_addr_2s_comp                                                            |     0.054 |
|                   rom_addr_zero_compare                                                       |     0.013 |
|                   sin_addr_2s_comp                                                            |     0.058 |
|               write_addr_mux0                                                                 |     0.110 |
|               write_addr_mux1                                                                 |     0.090 |
|             single_channel.datapath                                                           |     6.932 |
|               blkmem_gen.use_bram_only.dpm0                                                   |     0.328 |
|                 depth_12_s6_depth_11.main_ram_loop[0].use_muxes.data_mux_has_dual_ff.data_mux |     0.021 |
|               blkmem_gen.use_bram_only.dpm1                                                   |     0.330 |
|                 depth_12_s6_depth_11.main_ram_loop[0].use_muxes.data_mux_has_dual_ff.data_mux |     0.019 |
|               i_switch_im0                                                                    |     0.050 |
|               i_switch_im1                                                                    |     0.050 |
|               i_switch_re0                                                                    |     0.058 |
|               i_switch_re1                                                                    |     0.056 |
|               input_delay_im                                                                  |     0.004 |
|               output_selector_re                                                              |     0.066 |
|               pe                                                                              |     5.697 |
|                 btrfly                                                                        |     0.522 |
|                   logic_butterfly.add_i                                                       |     0.131 |
|                     adder                                                                     |     0.131 |
|                       i_baseblox.i_baseblox_addsub                                            |     0.131 |
|                         no_pipelining.the_addsub                                              |     0.131 |
|                           i_lut6.i_lut6_addsub                                                |     0.131 |
|                             i_q.i_simple.qreg                                                 |     0.054 |
|                   logic_butterfly.add_r                                                       |     0.141 |
|                     adder                                                                     |     0.141 |
|                       i_baseblox.i_baseblox_addsub                                            |     0.141 |
|                         no_pipelining.the_addsub                                              |     0.141 |
|                           i_lut6.i_lut6_addsub                                                |     0.141 |
|                             i_q.i_simple.qreg                                                 |     0.066 |
|                   logic_butterfly.sub_i                                                       |     0.126 |
|                     subtracter                                                                |     0.126 |
|                       i_baseblox.i_baseblox_addsub                                            |     0.126 |
|                         no_pipelining.the_addsub                                              |     0.126 |
|                           i_lut6.i_lut6_addsub                                                |     0.126 |
|                             i_q.i_simple.qreg                                                 |     0.049 |
|                   logic_butterfly.sub_r                                                       |     0.124 |
|                     subtracter                                                                |     0.124 |
|                       i_baseblox.i_baseblox_addsub                                            |     0.124 |
|                         no_pipelining.the_addsub                                              |     0.124 |
|                           i_lut6.i_lut6_addsub                                                |     0.124 |
|                             i_q.i_simple.qreg                                                 |     0.049 |
|                 cmplx_mult                                                                    |     4.557 |
|                   i_cmpy                                                                      |     4.557 |
|                     three_mult_structure.use_dsp.i_dsp48                                      |     4.557 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                       |     0.062 |
|                       mult1_preadder_d_plus_a.mult1                                           |     1.393 |
|                         mult                                                                  |     1.393 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                  |     0.074 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                 |     0.049 |
|                       mult2_preadder_d_plus_a.mult2                                           |     1.430 |
|                         mult                                                                  |     1.430 |
|                       mult3_preadder_d_minus_a.mult3                                          |     1.346 |
|                         mult                                                                  |     1.346 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                 |     0.077 |
|                       optionally_negate_inputs                                                |     0.326 |
|                 pipeline_balancer_im                                                          |     0.036 |
|                 pipeline_balancer_re                                                          |     0.044 |
|                 scale_gen.scaler_0i                                                           |     0.096 |
|                   scale_mux                                                                   |     0.096 |
|                 scale_gen.scaler_0r                                                           |     0.100 |
|                   scale_mux                                                                   |     0.100 |
|                 scale_gen.scaler_1i                                                           |     0.098 |
|                   scale_mux                                                                   |     0.098 |
|                 scale_gen.scaler_1r                                                           |     0.101 |
|                   scale_mux                                                                   |     0.101 |
|               write_data_mux_im0                                                              |     0.084 |
|               write_data_mux_im1                                                              |     0.076 |
|               write_data_mux_re0                                                              |     0.068 |
|               write_data_mux_re1                                                              |     0.059 |
+-----------------------------------------------------------------------------------------------+-----------+


