============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 10 2021  09:48:55 pm
  Module:                 level_fsm
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin              Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clk)             launch                                  0 R 
state_reg[2]/CLK                                  0             0 R 
state_reg[2]/Q          DFFSNQ_X1       4  2.6    5   +15      15 F 
g4006/A2                                               +0      15   
g4006/ZN                NOR2_X1         2  1.9    6    +6      21 R 
g3997/A1                                               +0      21   
g3997/ZN                NAND2_X1        3  2.4    7    +6      27 F 
g3989/A1                                               +0      27   
g3989/ZN                NOR2_X1         4  4.1   12    +9      36 R 
g3983/A1                                               +0      36   
g3983/ZN                NAND2_X1        3  2.4    8    +7      43 F 
g3974/A1                                               +0      43   
g3974/ZN                NOR2_X1         3  3.0   10    +8      50 R 
g3942/A1                                               +0      50   
g3942/ZN                NAND3_X1        9  8.0   27   +17      67 F 
g3941/I                                                +0      67   
g3941/ZN                INV_X1          8  8.0   18   +16      83 R 
g3912/A1                                               +0      83   
g3912/ZN                AOI22_X1        1  0.8    8    +6      89 F 
g3890/A1                                               +0      89   
g3890/ZN                NOR2_X1         1  0.6    4    +4      93 R 
raw_buffer_reg[0]/D     DFFRNQ_X1                      +0      93   
raw_buffer_reg[0]/CLK   setup                     0    +9     101 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                              5000 R 
--------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4899ps 
Start-point  : state_reg[2]/CLK
End-point    : raw_buffer_reg[0]/D
