# List of Verilog testbenches (or other sources) needed for simulation only.
sim.inputs.input_files: [
  # BSG Modules
  "${bsg_root}/bsg_tag/bsg_tag_pkg.v",
  "${bsg_root}/bsg_misc/bsg_defines.v",
  "${bsg_root}/bsg_clk_gen/bsg_nonsynth_clk_watcher.v",
  "${bsg_root}/bsg_test/bsg_nonsynth_clock_gen.v",
  "${bsg_root}/bsg_test/bsg_nonsynth_reset_gen.v",
  "${bsg_root}/bsg_fsb/bsg_fsb_node_trace_replay.v",
  
  # Project Modules
  "v/bsg_tag_incr_pkg.v",
  "v/bsg_piso.v",
  "v/bsg_tag_trace_replay.v",
  "v/bsg_tag_incr_tb.v",
]
sim.inputs.input_files_meta: [append, subst]

# List of trace files for the simulation
sim.inputs.trace_files: [
  "v/trace.tr"
]
