

================================================================
== Vitis HLS Report for 'iFFT'
================================================================
* Date:           Mon Mar  4 11:08:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    |  min |   max  |   Type  |
    +---------+---------+----------+-----------+------+--------+---------+
    |     3092|   127589|  0.309 ms|  12.759 ms|  3092|  127589|       no|
    +---------+---------+----------+-----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                        |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |        Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1453_1     |       18|   124515|  2 ~ 13835|          -|          -|         9|        no|
        | + VITIS_LOOP_1459_2    |        0|    13833|  3 ~ 13833|          -|          -|     0 ~ 1|        no|
        |  ++ VITIS_LOOP_1468_3  |        0|    13830|          6|          -|          -|  0 ~ 2305|        no|
        |- VITIS_LOOP_1493_4     |     3072|     3072|          3|          -|          -|      1024|        no|
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 
12 --> 13 
13 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 14 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%u_08 = alloca i32 1"   --->   Operation 15 'alloca' 'u_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_06 = alloca i32 1"   --->   Operation 16 'alloca' 't_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 1, i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 17 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln1453 = store i4 10, i4 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 18 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln1453 = store i10 512, i10 %m" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 19 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %VITIS_LOOP_1459_2" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 20 'br' 'br_ln1453' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%u_231 = load i4 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 21 'load' 'u_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%t = load i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 22 'load' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %u_231, i32 1, i32 3" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln1453 = icmp_eq  i3 %tmp, i3 0" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 24 'icmp' 'icmp_ln1453' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1453 = br i1 %icmp_ln1453, void %VITIS_LOOP_1459_2.split, void %for.inc46.preheader" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 26 'br' 'br_ln1453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_121" [../FalconHLS/code_hls/fft.c:1447]   --->   Operation 27 'specloopname' 'specloopname_ln1447' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%dt = shl i64 %t, i64 1" [../FalconHLS/code_hls/fft.c:1458]   --->   Operation 28 'shl' 'dt' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln1459 = br void %for.cond3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 29 'br' 'br_ln1459' <Predicate = (!icmp_ln1453)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%u_11 = alloca i32 1"   --->   Operation 30 'alloca' 'u_11' <Predicate = (icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1493 = store i11 0, i11 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 31 'store' 'store_ln1493' <Predicate = (icmp_ln1453)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1493 = br void %for.inc46" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 32 'br' 'br_ln1493' <Predicate = (icmp_ln1453)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 %add_ln1459, void %for.inc32.loopexit, i64 %t, void %VITIS_LOOP_1459_2.split"   --->   Operation 33 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i1 = phi i64 %i1_2, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split"   --->   Operation 34 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j1_8 = phi i64 %j1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split"   --->   Operation 35 'phi' 'j1_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1455 = trunc i64 %j1_8" [../FalconHLS/code_hls/fft.c:1455]   --->   Operation 36 'trunc' 'trunc_ln1455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %j1_8, i32 9, i32 63" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 37 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.86ns)   --->   "%icmp_ln1459 = icmp_eq  i55 %tmp_212, i55 0" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 38 'icmp' 'icmp_ln1459' <Predicate = true> <Delay = 2.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%i1_2 = add i64 %i1, i64 1" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 39 'add' 'i1_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1459 = br i1 %icmp_ln1459, void %for.inc36, void %VITIS_LOOP_1468_3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 40 'br' 'br_ln1459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%m_load = load i10 %m" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 41 'load' 'm_load' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1466 = trunc i64 %i1" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 42 'trunc' 'trunc_ln1466' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln1466 = add i10 %trunc_ln1466, i10 %m_load" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 43 'add' 'add_ln1466' <Predicate = (icmp_ln1459)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln1466, i1 0" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1466 = zext i11 %shl_ln" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 45 'zext' 'zext_ln1466' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1466" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 46 'getelementptr' 'fpr_gm_tab_addr' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 47 'load' 's_re' <Predicate = (icmp_ln1459)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln1467 = or i11 %shl_ln, i11 1" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 48 'or' 'or_ln1467' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1467 = zext i11 %or_ln1467" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 49 'zext' 'zext_ln1467' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr_2 = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1467" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 50 'getelementptr' 'fpr_gm_tab_addr_2' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_2" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 51 'load' 'fpr_gm_tab_load' <Predicate = (icmp_ln1459)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%m_load_1 = load i10 %m" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 52 'load' 'm_load_1' <Predicate = (!icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.73ns)   --->   "%u = add i4 %u_231, i4 15" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 53 'add' 'u' <Predicate = (!icmp_ln1459)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %m_load_1, i32 1, i32 9" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 54 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1453 = zext i9 %lshr_ln" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 55 'zext' 'zext_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %dt, i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 56 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln1453 = store i4 %u, i4 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 57 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln1453 = store i10 %zext_ln1453, i10 %m" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 58 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %VITIS_LOOP_1459_2" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 59 'br' 'br_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1460 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0" [../FalconHLS/code_hls/fft.c:1460]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln1460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [../FalconHLS/code_hls/fft.c:1461]   --->   Operation 61 'specloopname' 'specloopname_ln1461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 62 'load' 's_re' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 63 [1/2] (3.25ns)   --->   "%fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_2" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 63 'load' 'fpr_gm_tab_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %fpr_gm_tab_load" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 64 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.99ns)   --->   "%xor_ln147 = xor i64 %bitcast_ln147, i64 9223372036854775808" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 65 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%s_im = bitcast i64 %xor_ln147" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 66 'bitcast' 's_im' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln1468 = br void %for.inc" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 67 'br' 'br_ln1468' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%j_03 = phi i11 %trunc_ln1455, void %VITIS_LOOP_1468_3, i11 %j_11, void %for.inc.split"   --->   Operation 68 'phi' 'j_03' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1468 = zext i11 %j_03" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 69 'zext' 'zext_ln1468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.77ns)   --->   "%icmp_ln1468 = icmp_ult  i64 %zext_ln1468, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 70 'icmp' 'icmp_ln1468' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln1468 = br i1 %icmp_ln1468, void %for.inc32.loopexit, void %for.inc.split" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 71 'br' 'br_ln1468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%f_addr_7 = getelementptr i64 %f, i64 0, i64 %zext_ln1468" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 72 'getelementptr' 'f_addr_7' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%x_re = load i10 %f_addr_7" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 73 'load' 'x_re' <Predicate = (icmp_ln1468)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1468 = trunc i11 %j_03" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 74 'trunc' 'trunc_ln1468' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.99ns)   --->   "%xor_ln1473 = xor i10 %trunc_ln1468, i10 512" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 75 'xor' 'xor_ln1473' <Predicate = (icmp_ln1468)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1473 = zext i10 %xor_ln1473" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 76 'zext' 'zext_ln1473' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%f_addr_8 = getelementptr i64 %f, i64 0, i64 %zext_ln1473" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 77 'getelementptr' 'f_addr_8' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (3.25ns)   --->   "%x_im = load i10 %f_addr_8" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 78 'load' 'x_im' <Predicate = (icmp_ln1468)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1453 = trunc i64 %t" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 79 'trunc' 'trunc_ln1453' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln1474 = add i10 %trunc_ln1468, i10 %trunc_ln1453" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 80 'add' 'add_ln1474' <Predicate = (icmp_ln1468)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.63ns)   --->   "%j_11 = add i11 %j_03, i11 1" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 81 'add' 'j_11' <Predicate = (icmp_ln1468)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (3.52ns)   --->   "%j1 = add i64 %dt, i64 %j1_8" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 82 'add' 'j1' <Predicate = (!icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (3.52ns)   --->   "%add_ln1459 = add i64 %dt, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 83 'add' 'add_ln1459' <Predicate = (!icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1459 = br void %for.cond3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 84 'br' 'br_ln1459' <Predicate = (!icmp_ln1468)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.24>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%x_re = load i10 %f_addr_7" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 85 'load' 'x_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 86 [1/2] (3.25ns)   --->   "%x_im = load i10 %f_addr_8" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 86 'load' 'x_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1474 = zext i10 %add_ln1474" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 87 'zext' 'zext_ln1474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%f_addr_9 = getelementptr i64 %f, i64 0, i64 %zext_ln1474" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 88 'getelementptr' 'f_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%y_re = load i10 %f_addr_9" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 89 'load' 'y_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 90 [1/1] (0.99ns)   --->   "%xor_ln1475 = xor i10 %add_ln1474, i10 512" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 90 'xor' 'xor_ln1475' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1475 = zext i10 %xor_ln1475" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 91 'zext' 'zext_ln1475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%f_addr_10 = getelementptr i64 %f, i64 0, i64 %zext_ln1475" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 92 'getelementptr' 'f_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (3.25ns)   --->   "%y_im = load i10 %f_addr_10" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 93 'load' 'y_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 34.3>
ST_7 : Operation 94 [1/2] (3.25ns)   --->   "%y_re = load i10 %f_addr_9" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 94 'load' 'y_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%y_im = load i10 %f_addr_10" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 95 'load' 'y_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 96 [2/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 96 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [2/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 97 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [2/2] (31.0ns)   --->   "%fpct_re_4 = dsub i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 98 'dsub' 'fpct_re_4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [2/2] (31.0ns)   --->   "%fpct_im_4 = dsub i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 99 'dsub' 'fpct_im_4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 63.4>
ST_8 : Operation 100 [1/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 100 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 101 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln12 = store i64 %fpct_re, i10 %f_addr_7" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 102 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln13 = store i64 %fpct_im, i10 %f_addr_8" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 103 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 104 [1/2] (31.0ns)   --->   "%fpct_re_4 = dsub i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 104 'dsub' 'fpct_re_4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/2] (31.0ns)   --->   "%fpct_im_4 = dsub i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 105 'dsub' 'fpct_im_4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [2/2] (32.3ns)   --->   "%test1 = dmul i64 %fpct_re_4, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 106 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [2/2] (32.3ns)   --->   "%test2 = dmul i64 %fpct_im_4, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 107 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [2/2] (32.3ns)   --->   "%test1_6 = dmul i64 %fpct_re_4, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 108 'dmul' 'test1_6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/2] (32.3ns)   --->   "%test2_6 = dmul i64 %fpct_im_4, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 109 'dmul' 'test2_6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 63.4>
ST_9 : Operation 110 [1/2] (32.3ns)   --->   "%test1 = dmul i64 %fpct_re_4, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 110 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/2] (32.3ns)   --->   "%test2 = dmul i64 %fpct_im_4, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 111 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [2/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 112 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/2] (32.3ns)   --->   "%test1_6 = dmul i64 %fpct_re_4, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 113 'dmul' 'test1_6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/2] (32.3ns)   --->   "%test2_6 = dmul i64 %fpct_im_4, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 114 'dmul' 'test2_6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [2/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_6, i64 %test2_6" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 115 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 34.3>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1469 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2305, i64 1152" [../FalconHLS/code_hls/fft.c:1469]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln1469' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../FalconHLS/code_hls/fft.c:1461]   --->   Operation 117 'specloopname' 'specloopname_ln1461' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 118 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_6, i64 %test2_6" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 119 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln64 = store i64 %fpct_d_re, i10 %f_addr_9" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 120 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln65 = store i64 %fpct_d_im, i10 %f_addr_10" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 121 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln1468 = br void %for.inc" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 122 'br' 'br_ln1468' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 3.46>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%u_232 = load i11 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 123 'load' 'u_232' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1493 = zext i11 %u_232" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 124 'zext' 'zext_ln1493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (1.88ns)   --->   "%icmp_ln1493 = icmp_eq  i11 %u_232, i11 1024" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 125 'icmp' 'icmp_ln1493' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (1.63ns)   --->   "%u_233 = add i11 %u_232, i11 1" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 127 'add' 'u_233' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln1493 = br i1 %icmp_ln1493, void %for.inc46.split, void %if.end" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 128 'br' 'br_ln1493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%f_addr = getelementptr i64 %f, i64 0, i64 %zext_ln1493" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 129 'getelementptr' 'f_addr' <Predicate = (!icmp_ln1493)> <Delay = 0.00>
ST_11 : Operation 130 [2/2] (3.25ns)   --->   "%f_load = load i10 %f_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 130 'load' 'f_load' <Predicate = (!icmp_ln1493)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln1493 = store i11 %u_233, i11 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 131 'store' 'store_ln1493' <Predicate = (!icmp_ln1493)> <Delay = 1.58>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln1497 = ret" [../FalconHLS/code_hls/fft.c:1497]   --->   Operation 132 'ret' 'ret_ln1497' <Predicate = (icmp_ln1493)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 35.6>
ST_12 : Operation 133 [1/2] (3.25ns)   --->   "%f_load = load i10 %f_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 133 'load' 'f_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 134 [2/2] (32.3ns)   --->   "%mul_i = dmul i64 %f_load, i64 0.00195312" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 134 'dmul' 'mul_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 35.6>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../FalconHLS/code_hls/fft.c:1447]   --->   Operation 135 'specloopname' 'specloopname_ln1447' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/2] (32.3ns)   --->   "%mul_i = dmul i64 %f_load, i64 0.00195312" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 136 'dmul' 'mul_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln1494 = store i64 %mul_i, i10 %f_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 137 'store' 'store_ln1494' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln1493 = br void %for.inc46" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 138 'br' 'br_ln1493' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ f]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ fpr_gm_tab]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                        (alloca           ) [ 01111111111000]
u_08                     (alloca           ) [ 01111111111000]
t_06                     (alloca           ) [ 01111111111000]
store_ln1453             (store            ) [ 00000000000000]
store_ln1453             (store            ) [ 00000000000000]
store_ln1453             (store            ) [ 00000000000000]
br_ln1453                (br               ) [ 00000000000000]
u_231                    (load             ) [ 00011111111000]
t                        (load             ) [ 00111111111000]
tmp                      (partselect       ) [ 00000000000000]
icmp_ln1453              (icmp             ) [ 00111111111000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000]
br_ln1453                (br               ) [ 00000000000000]
specloopname_ln1447      (specloopname     ) [ 00000000000000]
dt                       (shl              ) [ 00011111111000]
br_ln1459                (br               ) [ 00111111111000]
u_11                     (alloca           ) [ 00111111111111]
store_ln1493             (store            ) [ 00000000000000]
br_ln1493                (br               ) [ 00000000000000]
indvars_iv               (phi              ) [ 00011111111000]
i1                       (phi              ) [ 00010000000000]
j1_8                     (phi              ) [ 00011111111000]
trunc_ln1455             (trunc            ) [ 00001111111000]
tmp_212                  (partselect       ) [ 00000000000000]
icmp_ln1459              (icmp             ) [ 00111111111000]
i1_2                     (add              ) [ 00111111111000]
br_ln1459                (br               ) [ 00000000000000]
m_load                   (load             ) [ 00000000000000]
trunc_ln1466             (trunc            ) [ 00000000000000]
add_ln1466               (add              ) [ 00000000000000]
shl_ln                   (bitconcatenate   ) [ 00000000000000]
zext_ln1466              (zext             ) [ 00000000000000]
fpr_gm_tab_addr          (getelementptr    ) [ 00001000000000]
or_ln1467                (or               ) [ 00000000000000]
zext_ln1467              (zext             ) [ 00000000000000]
fpr_gm_tab_addr_2        (getelementptr    ) [ 00001000000000]
m_load_1                 (load             ) [ 00000000000000]
u                        (add              ) [ 00000000000000]
lshr_ln                  (partselect       ) [ 00000000000000]
zext_ln1453              (zext             ) [ 00000000000000]
store_ln1453             (store            ) [ 00000000000000]
store_ln1453             (store            ) [ 00000000000000]
store_ln1453             (store            ) [ 00000000000000]
br_ln1453                (br               ) [ 00000000000000]
speclooptripcount_ln1460 (speclooptripcount) [ 00000000000000]
specloopname_ln1461      (specloopname     ) [ 00000000000000]
s_re                     (load             ) [ 00000111111000]
fpr_gm_tab_load          (load             ) [ 00000000000000]
bitcast_ln147            (bitcast          ) [ 00000000000000]
xor_ln147                (xor              ) [ 00000000000000]
s_im                     (bitcast          ) [ 00000111111000]
br_ln1468                (br               ) [ 00111111111000]
j_03                     (phi              ) [ 00000100000000]
zext_ln1468              (zext             ) [ 00000000000000]
icmp_ln1468              (icmp             ) [ 00111111111000]
br_ln1468                (br               ) [ 00000000000000]
f_addr_7                 (getelementptr    ) [ 00000011100000]
trunc_ln1468             (trunc            ) [ 00000000000000]
xor_ln1473               (xor              ) [ 00000000000000]
zext_ln1473              (zext             ) [ 00000000000000]
f_addr_8                 (getelementptr    ) [ 00000011100000]
trunc_ln1453             (trunc            ) [ 00000000000000]
add_ln1474               (add              ) [ 00000010000000]
j_11                     (add              ) [ 00111111111000]
j1                       (add              ) [ 00111111111000]
add_ln1459               (add              ) [ 00111111111000]
br_ln1459                (br               ) [ 00111111111000]
x_re                     (load             ) [ 00000001100000]
x_im                     (load             ) [ 00000001100000]
zext_ln1474              (zext             ) [ 00000000000000]
f_addr_9                 (getelementptr    ) [ 00000001111000]
xor_ln1475               (xor              ) [ 00000000000000]
zext_ln1475              (zext             ) [ 00000000000000]
f_addr_10                (getelementptr    ) [ 00000001111000]
y_re                     (load             ) [ 00000000100000]
y_im                     (load             ) [ 00000000100000]
fpct_re                  (dadd             ) [ 00000000000000]
fpct_im                  (dadd             ) [ 00000000000000]
store_ln12               (store            ) [ 00000000000000]
store_ln13               (store            ) [ 00000000000000]
fpct_re_4                (dsub             ) [ 00000000010000]
fpct_im_4                (dsub             ) [ 00000000010000]
test1                    (dmul             ) [ 00000000001000]
test2                    (dmul             ) [ 00000000001000]
test1_6                  (dmul             ) [ 00000000001000]
test2_6                  (dmul             ) [ 00000000001000]
speclooptripcount_ln1469 (speclooptripcount) [ 00000000000000]
specloopname_ln1461      (specloopname     ) [ 00000000000000]
fpct_d_re                (dsub             ) [ 00000000000000]
fpct_d_im                (dadd             ) [ 00000000000000]
store_ln64               (store            ) [ 00000000000000]
store_ln65               (store            ) [ 00000000000000]
br_ln1468                (br               ) [ 00111111111000]
u_232                    (load             ) [ 00000000000000]
zext_ln1493              (zext             ) [ 00000000000000]
icmp_ln1493              (icmp             ) [ 00000000000111]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000]
u_233                    (add              ) [ 00000000000000]
br_ln1493                (br               ) [ 00000000000000]
f_addr                   (getelementptr    ) [ 00000000000011]
store_ln1493             (store            ) [ 00000000000000]
ret_ln1497               (ret              ) [ 00000000000000]
f_load                   (load             ) [ 00000000000001]
specloopname_ln1447      (specloopname     ) [ 00000000000000]
mul_i                    (dmul             ) [ 00000000000000]
store_ln1494             (store            ) [ 00000000000000]
br_ln1493                (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="f">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fpr_gm_tab">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpr_gm_tab"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_121"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i55.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="m_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="u_08_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_08/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="t_06_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_06/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="u_11_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_11/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="fpr_gm_tab_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fpr_gm_tab_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="64" slack="0"/>
<pin id="97" dir="1" index="7" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_re/3 fpr_gm_tab_load/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="fpr_gm_tab_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fpr_gm_tab_addr_2/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="f_addr_7_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_addr_7/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="10" slack="0"/>
<pin id="120" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="64" slack="0"/>
<pin id="122" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_re/5 x_im/5 y_re/6 y_im/6 store_ln12/8 store_ln13/8 store_ln64/10 store_ln65/10 f_load/11 store_ln1494/13 "/>
</bind>
</comp>

<comp id="124" class="1004" name="f_addr_8_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_addr_8/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="f_addr_9_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_addr_9/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="f_addr_10_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_addr_10/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="f_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="11" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_addr/11 "/>
</bind>
</comp>

<comp id="156" class="1005" name="indvars_iv_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="2"/>
<pin id="158" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="indvars_iv_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i1_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="j1_8_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j1_8 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="j1_8_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_8/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_03_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="191" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_03 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="j_03_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="2"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_03/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="fpct_re/7 fpct_d_re/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="fpct_im/7 fpct_d_im/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="fpct_re_4/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="fpct_im_4/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test1/8 mul_i/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="4"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test2/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="4"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test1_6/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="4"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test2_6/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="2"/>
<pin id="249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/3 m_load_1/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_re f_load "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln1453_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln1453_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln1453_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="10" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="u_231_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_231/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="t_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="0" index="3" bw="3" slack="0"/>
<pin id="284" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln1453_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1453/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="dt_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="dt/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln1493_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1493/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln1455_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1455/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_212_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="55" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="0" index="3" bw="7" slack="0"/>
<pin id="315" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_212/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln1459_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="55" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1459/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="i1_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_2/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln1466_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1466/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln1466_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="10" slack="0"/>
<pin id="339" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1466/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="shl_ln_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="0" index="1" bw="10" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln1466_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1466/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="or_ln1467_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1467/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln1467_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1467/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="u_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="lshr_ln_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="10" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="0" index="3" bw="5" slack="0"/>
<pin id="376" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln1453_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1453/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln1453_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="0" index="1" bw="64" slack="2"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln1453_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="2"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln1453_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="2"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="bitcast_ln147_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln147/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="xor_ln147_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="s_im_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="s_im/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln1468_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1468/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln1468_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="2"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1468/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln1468_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1468/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln1473_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="0" index="1" bw="10" slack="0"/>
<pin id="431" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1473/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln1473_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1473/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln1453_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="3"/>
<pin id="441" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1453/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln1474_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="0" index="1" bw="10" slack="0"/>
<pin id="445" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1474/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="j_11_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_11/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="j1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="3"/>
<pin id="456" dir="0" index="1" bw="64" slack="2"/>
<pin id="457" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln1459_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="3"/>
<pin id="461" dir="0" index="1" bw="64" slack="2"/>
<pin id="462" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1459/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln1474_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="1"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1474/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xor_ln1475_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="1"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1475/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln1475_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1475/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="u_232_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="1"/>
<pin id="480" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_232/11 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln1493_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1493/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln1493_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="0" index="1" bw="11" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1493/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="u_233_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_233/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln1493_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="1"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1493/11 "/>
</bind>
</comp>

<comp id="503" class="1005" name="m_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="510" class="1005" name="u_08_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_08 "/>
</bind>
</comp>

<comp id="517" class="1005" name="t_06_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t_06 "/>
</bind>
</comp>

<comp id="527" class="1005" name="t_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="3"/>
<pin id="529" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="535" class="1005" name="dt_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dt "/>
</bind>
</comp>

<comp id="542" class="1005" name="u_11_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="u_11 "/>
</bind>
</comp>

<comp id="549" class="1005" name="trunc_ln1455_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="2"/>
<pin id="551" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1455 "/>
</bind>
</comp>

<comp id="557" class="1005" name="i1_2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i1_2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="fpr_gm_tab_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="1"/>
<pin id="564" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fpr_gm_tab_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="fpr_gm_tab_addr_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="11" slack="1"/>
<pin id="569" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fpr_gm_tab_addr_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="s_re_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="4"/>
<pin id="574" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="s_re "/>
</bind>
</comp>

<comp id="578" class="1005" name="s_im_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="4"/>
<pin id="580" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="s_im "/>
</bind>
</comp>

<comp id="587" class="1005" name="f_addr_7_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="1"/>
<pin id="589" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="f_addr_7 "/>
</bind>
</comp>

<comp id="592" class="1005" name="f_addr_8_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="1"/>
<pin id="594" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="f_addr_8 "/>
</bind>
</comp>

<comp id="597" class="1005" name="add_ln1474_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="1"/>
<pin id="599" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1474 "/>
</bind>
</comp>

<comp id="603" class="1005" name="j_11_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="0"/>
<pin id="605" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_11 "/>
</bind>
</comp>

<comp id="608" class="1005" name="j1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="add_ln1459_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1459 "/>
</bind>
</comp>

<comp id="618" class="1005" name="x_im_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="1"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_im "/>
</bind>
</comp>

<comp id="624" class="1005" name="f_addr_9_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="1"/>
<pin id="626" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="f_addr_9 "/>
</bind>
</comp>

<comp id="629" class="1005" name="f_addr_10_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="1"/>
<pin id="631" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="f_addr_10 "/>
</bind>
</comp>

<comp id="634" class="1005" name="y_re_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="1"/>
<pin id="636" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_re "/>
</bind>
</comp>

<comp id="640" class="1005" name="y_im_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="1"/>
<pin id="642" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_im "/>
</bind>
</comp>

<comp id="646" class="1005" name="fpct_re_4_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fpct_re_4 "/>
</bind>
</comp>

<comp id="652" class="1005" name="fpct_im_4_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fpct_im_4 "/>
</bind>
</comp>

<comp id="658" class="1005" name="test1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="1"/>
<pin id="660" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="test2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="1"/>
<pin id="665" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="test1_6_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test1_6 "/>
</bind>
</comp>

<comp id="673" class="1005" name="test2_6_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="1"/>
<pin id="675" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test2_6 "/>
</bind>
</comp>

<comp id="681" class="1005" name="f_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="1"/>
<pin id="683" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="f_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="165"><net_src comp="159" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="202"><net_src comp="198" pin="2"/><net_sink comp="114" pin=4"/></net>

<net id="203"><net_src comp="114" pin="7"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="204" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="209"><net_src comp="114" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="114" pin="7"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="114" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="220" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="225"><net_src comp="210" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="226" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="231"><net_src comp="215" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="232" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="237"><net_src comp="210" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="238" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="243"><net_src comp="215" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="220" pin="2"/><net_sink comp="114" pin=4"/></net>

<net id="245"><net_src comp="114" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="253"><net_src comp="114" pin="7"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="256"><net_src comp="114" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="262"><net_src comp="6" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="273" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="4" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="279" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="276" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="181" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="181" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="170" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="170" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="247" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="359"><net_src comp="342" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="247" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="4" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="371" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="393"><net_src comp="366" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="381" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="89" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="192" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="156" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="192" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="10" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="446"><net_src comp="424" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="192" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="42" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="177" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="156" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="472"><net_src comp="10" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="490"><net_src comp="478" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="58" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="478" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="42" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="66" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="513"><net_src comp="70" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="520"><net_src comp="74" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="530"><net_src comp="276" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="538"><net_src comp="295" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="545"><net_src comp="78" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="552"><net_src comp="306" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="560"><net_src comp="326" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="565"><net_src comp="82" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="570"><net_src comp="99" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="575"><net_src comp="89" pin="7"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="581"><net_src comp="409" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="590"><net_src comp="107" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="595"><net_src comp="124" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="600"><net_src comp="442" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="606"><net_src comp="448" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="611"><net_src comp="454" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="616"><net_src comp="459" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="621"><net_src comp="114" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="627"><net_src comp="132" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="632"><net_src comp="140" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="637"><net_src comp="114" pin="7"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="643"><net_src comp="114" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="649"><net_src comp="210" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="655"><net_src comp="215" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="661"><net_src comp="220" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="666"><net_src comp="226" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="671"><net_src comp="232" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="676"><net_src comp="238" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="684"><net_src comp="148" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: f | {8 10 13 }
 - Input state : 
	Port: iFFT : f | {5 6 7 11 12 }
	Port: iFFT : fpr_gm_tab | {3 4 }
  - Chain level:
	State 1
		store_ln1453 : 1
		store_ln1453 : 1
		store_ln1453 : 1
	State 2
		tmp : 1
		icmp_ln1453 : 2
		br_ln1453 : 3
		dt : 1
		store_ln1493 : 1
	State 3
		trunc_ln1455 : 1
		tmp_212 : 1
		icmp_ln1459 : 2
		i1_2 : 1
		br_ln1459 : 3
		trunc_ln1466 : 1
		add_ln1466 : 2
		shl_ln : 3
		zext_ln1466 : 4
		fpr_gm_tab_addr : 5
		s_re : 6
		or_ln1467 : 4
		zext_ln1467 : 4
		fpr_gm_tab_addr_2 : 5
		fpr_gm_tab_load : 6
		lshr_ln : 1
		zext_ln1453 : 2
		store_ln1453 : 1
		store_ln1453 : 3
	State 4
		bitcast_ln147 : 1
		xor_ln147 : 2
		s_im : 2
	State 5
		zext_ln1468 : 1
		icmp_ln1468 : 2
		br_ln1468 : 3
		f_addr_7 : 2
		x_re : 3
		trunc_ln1468 : 1
		xor_ln1473 : 2
		zext_ln1473 : 2
		f_addr_8 : 3
		x_im : 4
		add_ln1474 : 2
		j_11 : 1
	State 6
		f_addr_9 : 1
		y_re : 2
		f_addr_10 : 1
		y_im : 2
	State 7
		fpct_re : 1
		fpct_im : 1
		fpct_re_4 : 1
		fpct_im_4 : 1
	State 8
		store_ln12 : 1
		store_ln13 : 1
		test1 : 1
		test2 : 1
		test1_6 : 1
		test2_6 : 1
	State 9
		fpct_d_re : 1
		fpct_d_im : 1
	State 10
		store_ln64 : 1
		store_ln65 : 1
	State 11
		zext_ln1493 : 1
		icmp_ln1493 : 1
		u_233 : 1
		br_ln1493 : 2
		f_addr : 2
		f_load : 3
		store_ln1493 : 2
	State 12
		mul_i : 1
	State 13
		store_ln1494 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_198     |    3    |   342   |   1065  |
|   dadd   |      grp_fu_204     |    3    |   342   |   1065  |
|          |      grp_fu_210     |    3    |   342   |   1065  |
|          |      grp_fu_215     |    3    |   342   |   1065  |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_220     |    11   |   256   |   546   |
|   dmul   |      grp_fu_226     |    11   |   256   |   546   |
|          |      grp_fu_232     |    11   |   256   |   546   |
|          |      grp_fu_238     |    11   |   256   |   546   |
|----------|---------------------|---------|---------|---------|
|          |     i1_2_fu_326     |    0    |    0    |    71   |
|          |  add_ln1466_fu_336  |    0    |    0    |    13   |
|          |       u_fu_366      |    0    |    0    |    13   |
|    add   |  add_ln1474_fu_442  |    0    |    0    |    13   |
|          |     j_11_fu_448     |    0    |    0    |    12   |
|          |      j1_fu_454      |    0    |    0    |    71   |
|          |  add_ln1459_fu_459  |    0    |    0    |    71   |
|          |     u_233_fu_492    |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|          |   xor_ln147_fu_403  |    0    |    0    |    64   |
|    xor   |  xor_ln1473_fu_428  |    0    |    0    |    10   |
|          |  xor_ln1475_fu_468  |    0    |    0    |    10   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln1453_fu_289 |    0    |    0    |    8    |
|   icmp   |  icmp_ln1459_fu_320 |    0    |    0    |    25   |
|          |  icmp_ln1468_fu_418 |    0    |    0    |    29   |
|          |  icmp_ln1493_fu_486 |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_279     |    0    |    0    |    0    |
|partselect|    tmp_212_fu_310   |    0    |    0    |    0    |
|          |    lshr_ln_fu_371   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |      dt_fu_295      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | trunc_ln1455_fu_306 |    0    |    0    |    0    |
|   trunc  | trunc_ln1466_fu_332 |    0    |    0    |    0    |
|          | trunc_ln1468_fu_424 |    0    |    0    |    0    |
|          | trunc_ln1453_fu_439 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_342    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln1466_fu_350 |    0    |    0    |    0    |
|          |  zext_ln1467_fu_361 |    0    |    0    |    0    |
|          |  zext_ln1453_fu_381 |    0    |    0    |    0    |
|   zext   |  zext_ln1468_fu_413 |    0    |    0    |    0    |
|          |  zext_ln1473_fu_434 |    0    |    0    |    0    |
|          |  zext_ln1474_fu_464 |    0    |    0    |    0    |
|          |  zext_ln1475_fu_473 |    0    |    0    |    0    |
|          |  zext_ln1493_fu_481 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    or    |   or_ln1467_fu_355  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    56   |   2392  |   6877  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln1459_reg_613   |   64   |
|    add_ln1474_reg_597   |   10   |
|        dt_reg_535       |   64   |
|    f_addr_10_reg_629    |   10   |
|     f_addr_7_reg_587    |   10   |
|     f_addr_8_reg_592    |   10   |
|     f_addr_9_reg_624    |   10   |
|      f_addr_reg_681     |   10   |
|    fpct_im_4_reg_652    |   64   |
|    fpct_re_4_reg_646    |   64   |
|fpr_gm_tab_addr_2_reg_567|   11   |
| fpr_gm_tab_addr_reg_562 |   11   |
|       i1_2_reg_557      |   64   |
|        i1_reg_166       |   64   |
|    indvars_iv_reg_156   |   64   |
|       j1_8_reg_177      |   64   |
|        j1_reg_608       |   64   |
|       j_03_reg_189      |   11   |
|       j_11_reg_603      |   11   |
|        m_reg_503        |   10   |
|         reg_250         |   64   |
|       s_im_reg_578      |   64   |
|       s_re_reg_572      |   64   |
|       t_06_reg_517      |   64   |
|        t_reg_527        |   64   |
|     test1_6_reg_668     |   64   |
|      test1_reg_658      |   64   |
|     test2_6_reg_673     |   64   |
|      test2_reg_663      |   64   |
|   trunc_ln1455_reg_549  |   11   |
|       u_08_reg_510      |    4   |
|       u_11_reg_542      |   11   |
|       x_im_reg_618      |   64   |
|       y_im_reg_640      |   64   |
|       y_re_reg_634      |   64   |
+-------------------------+--------+
|          Total          |  1484  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_114 |  p0  |   6  |  10  |   60   ||    31   |
| grp_access_fu_114 |  p2  |   5  |   0  |    0   ||    25   |
| grp_access_fu_114 |  p4  |   2  |  10  |   20   ||    9    |
|    j1_8_reg_177   |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_198    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_198    |  p1  |   4  |  64  |   256  ||    20   |
|     grp_fu_204    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_204    |  p1  |   4  |  64  |   256  ||    20   |
|     grp_fu_210    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_215    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_220    |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_220    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_226    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_232    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_238    |  p0  |   2  |  64  |   128  ||    9    |
|      reg_250      |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2278  || 30.3735 ||   243   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   56   |    -   |  2392  |  6877  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   243  |
|  Register |    -   |    -   |  1484  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   56   |   30   |  3876  |  7120  |
+-----------+--------+--------+--------+--------+
