
AuroraV_Payload_F439.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000940c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  080095b8  080095b8  0000a5b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009670  08009670  0000b028  2**0
                  CONTENTS
  4 .ARM          00000008  08009670  08009670  0000a670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009678  08009678  0000b028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009678  08009678  0000a678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800967c  0800967c  0000a67c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08009680  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b028  2**0
                  CONTENTS
 10 .bss          00000610  20000028  20000028  0000b028  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000638  20000638  0000b028  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b028  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d67c  00000000  00000000  0000b058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040fa  00000000  00000000  000286d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a8  00000000  00000000  0002c7d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000125d  00000000  00000000  0002df78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028046  00000000  00000000  0002f1d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e551  00000000  00000000  0005721b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea229  00000000  00000000  0007576c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015f995  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006280  00000000  00000000  0015f9d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  00165c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000028 	.word	0x20000028
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080095a0 	.word	0x080095a0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000002c 	.word	0x2000002c
 80001e8:	080095a0 	.word	0x080095a0

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <init_accel>:
uint8_t OUT_Y_L 				= 0x34;
uint8_t OUT_Y_H 				= 0x35;
uint8_t OUT_Z_L 				= 0x36;
uint8_t OUT_Z_H 				= 0x37;

HAL_StatusTypeDef init_accel(I2C_HandleTypeDef* hi2c) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret;

	// Set standby mode
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &POWER_CTL_REG, 0x00);
 80004f4:	4b16      	ldr	r3, [pc, #88]	@ (8000550 <init_accel+0x64>)
 80004f6:	7819      	ldrb	r1, [r3, #0]
 80004f8:	2300      	movs	r3, #0
 80004fa:	4a16      	ldr	r2, [pc, #88]	@ (8000554 <init_accel+0x68>)
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f000 fc1e 	bl	8000d3e <i2c_write_reg>
 8000502:	4603      	mov	r3, r0
 8000504:	73fb      	strb	r3, [r7, #15]

	// Set to 200G right justified
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &DATA_FORMAT_REG, RIGHT_JUST);
 8000506:	4b12      	ldr	r3, [pc, #72]	@ (8000550 <init_accel+0x64>)
 8000508:	7819      	ldrb	r1, [r3, #0]
 800050a:	230b      	movs	r3, #11
 800050c:	4a12      	ldr	r2, [pc, #72]	@ (8000558 <init_accel+0x6c>)
 800050e:	6878      	ldr	r0, [r7, #4]
 8000510:	f000 fc15 	bl	8000d3e <i2c_write_reg>
 8000514:	4603      	mov	r3, r0
 8000516:	73fb      	strb	r3, [r7, #15]

	// Set to 200Hz ODR
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &BW_RATE_REG, MASK_200Hz);
 8000518:	4b0d      	ldr	r3, [pc, #52]	@ (8000550 <init_accel+0x64>)
 800051a:	7819      	ldrb	r1, [r3, #0]
 800051c:	230b      	movs	r3, #11
 800051e:	4a0f      	ldr	r2, [pc, #60]	@ (800055c <init_accel+0x70>)
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f000 fc0c 	bl	8000d3e <i2c_write_reg>
 8000526:	4603      	mov	r3, r0
 8000528:	73fb      	strb	r3, [r7, #15]

	// Write the offset registers
	ret = writeOffset(hi2c);
 800052a:	6878      	ldr	r0, [r7, #4]
 800052c:	f000 f856 	bl	80005dc <writeOffset>
 8000530:	4603      	mov	r3, r0
 8000532:	73fb      	strb	r3, [r7, #15]

	// Start measuring
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &POWER_CTL_REG, START_MEAS);
 8000534:	4b06      	ldr	r3, [pc, #24]	@ (8000550 <init_accel+0x64>)
 8000536:	7819      	ldrb	r1, [r3, #0]
 8000538:	2308      	movs	r3, #8
 800053a:	4a06      	ldr	r2, [pc, #24]	@ (8000554 <init_accel+0x68>)
 800053c:	6878      	ldr	r0, [r7, #4]
 800053e:	f000 fbfe 	bl	8000d3e <i2c_write_reg>
 8000542:	4603      	mov	r3, r0
 8000544:	73fb      	strb	r3, [r7, #15]

	return ret;
 8000546:	7bfb      	ldrb	r3, [r7, #15]
}
 8000548:	4618      	mov	r0, r3
 800054a:	3710      	adds	r7, #16
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	20000000 	.word	0x20000000
 8000554:	20000002 	.word	0x20000002
 8000558:	20000003 	.word	0x20000003
 800055c:	20000001 	.word	0x20000001

08000560 <readAccelerometer>:
void readAccelerometer(uint8_t values[6], I2C_HandleTypeDef* hi2c) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b086      	sub	sp, #24
 8000564:	af02      	add	r7, sp, #8
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < 6; i++) {
 800056a:	2300      	movs	r3, #0
 800056c:	73fb      	strb	r3, [r7, #15]
 800056e:	e007      	b.n	8000580 <readAccelerometer+0x20>
		values[i] = 0x00;
 8000570:	7bfb      	ldrb	r3, [r7, #15]
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	4413      	add	r3, r2
 8000576:	2200      	movs	r2, #0
 8000578:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 6; i++) {
 800057a:	7bfb      	ldrb	r3, [r7, #15]
 800057c:	3301      	adds	r3, #1
 800057e:	73fb      	strb	r3, [r7, #15]
 8000580:	7bfb      	ldrb	r3, [r7, #15]
 8000582:	2b05      	cmp	r3, #5
 8000584:	d9f4      	bls.n	8000570 <readAccelerometer+0x10>
	}

	i2c_burst_read(hi2c, ADXL314_ADDR, OUT_X_L, 6, values);
 8000586:	4b07      	ldr	r3, [pc, #28]	@ (80005a4 <readAccelerometer+0x44>)
 8000588:	7819      	ldrb	r1, [r3, #0]
 800058a:	4b07      	ldr	r3, [pc, #28]	@ (80005a8 <readAccelerometer+0x48>)
 800058c:	781a      	ldrb	r2, [r3, #0]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	2306      	movs	r3, #6
 8000594:	6838      	ldr	r0, [r7, #0]
 8000596:	f000 fb9d 	bl	8000cd4 <i2c_burst_read>
}
 800059a:	bf00      	nop
 800059c:	3710      	adds	r7, #16
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000000 	.word	0x20000000
 80005a8:	20000007 	.word	0x20000007

080005ac <readAccel_whoami>:

uint8_t readAccel_whoami(I2C_HandleTypeDef* hi2c) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x00;
 80005b4:	2300      	movs	r3, #0
 80005b6:	73fb      	strb	r3, [r7, #15]
	i2c_read_reg(hi2c, &data, ADXL314_ADDR, &WHOAMI);
 80005b8:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <readAccel_whoami+0x28>)
 80005ba:	781a      	ldrb	r2, [r3, #0]
 80005bc:	f107 010f 	add.w	r1, r7, #15
 80005c0:	4b05      	ldr	r3, [pc, #20]	@ (80005d8 <readAccel_whoami+0x2c>)
 80005c2:	6878      	ldr	r0, [r7, #4]
 80005c4:	f000 fb5d 	bl	8000c82 <i2c_read_reg>

	return data;
 80005c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	20000000 	.word	0x20000000
 80005d8:	20000044 	.word	0x20000044

080005dc <writeOffset>:

HAL_StatusTypeDef writeOffset(I2C_HandleTypeDef* hi2c) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret;

	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &OFFSET_REG_X, OFFSETX);
 80005e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000624 <writeOffset+0x48>)
 80005e6:	7819      	ldrb	r1, [r3, #0]
 80005e8:	2302      	movs	r3, #2
 80005ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000628 <writeOffset+0x4c>)
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f000 fba6 	bl	8000d3e <i2c_write_reg>
 80005f2:	4603      	mov	r3, r0
 80005f4:	73fb      	strb	r3, [r7, #15]
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &OFFSET_REG_Y, OFFSETY);
 80005f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000624 <writeOffset+0x48>)
 80005f8:	7819      	ldrb	r1, [r3, #0]
 80005fa:	2301      	movs	r3, #1
 80005fc:	4a0b      	ldr	r2, [pc, #44]	@ (800062c <writeOffset+0x50>)
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f000 fb9d 	bl	8000d3e <i2c_write_reg>
 8000604:	4603      	mov	r3, r0
 8000606:	73fb      	strb	r3, [r7, #15]
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &OFFSET_REG_Z, OFFSETZ);
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <writeOffset+0x48>)
 800060a:	7819      	ldrb	r1, [r3, #0]
 800060c:	2301      	movs	r3, #1
 800060e:	4a08      	ldr	r2, [pc, #32]	@ (8000630 <writeOffset+0x54>)
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f000 fb94 	bl	8000d3e <i2c_write_reg>
 8000616:	4603      	mov	r3, r0
 8000618:	73fb      	strb	r3, [r7, #15]

	return ret;
 800061a:	7bfb      	ldrb	r3, [r7, #15]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000000 	.word	0x20000000
 8000628:	20000004 	.word	0x20000004
 800062c:	20000005 	.word	0x20000005
 8000630:	20000006 	.word	0x20000006

08000634 <init_bme280>:
uint8_t OUT_HUM_H 			= 0xFD;
uint8_t CALIB_ST_1			= 0x88;
uint8_t CALIB_ST_2			= 0xE1;


HAL_StatusTypeDef init_bme280(I2C_HandleTypeDef* hi2c, uint8_t bme) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	460b      	mov	r3, r1
 800063e:	70fb      	strb	r3, [r7, #3]
	uint8_t bme_addr = getBME280Config(bme).bme_addr;
 8000640:	78fb      	ldrb	r3, [r7, #3]
 8000642:	4618      	mov	r0, r3
 8000644:	f000 f8e0 	bl	8000808 <getBME280Config>
 8000648:	4603      	mov	r3, r0
 800064a:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef ret;
	uint8_t control_reg = 0x00;
 800064c:	2300      	movs	r3, #0
 800064e:	737b      	strb	r3, [r7, #13]

	// Reset the sensor
	ret =  i2c_write_reg(hi2c, bme_addr, &RST_REG, RST);
 8000650:	7bf9      	ldrb	r1, [r7, #15]
 8000652:	23b6      	movs	r3, #182	@ 0xb6
 8000654:	4a19      	ldr	r2, [pc, #100]	@ (80006bc <init_bme280+0x88>)
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f000 fb71 	bl	8000d3e <i2c_write_reg>
 800065c:	4603      	mov	r3, r0
 800065e:	73bb      	strb	r3, [r7, #14]

	// Set humidity control register
	i2c_read_reg(hi2c, &control_reg, bme_addr, &CTRL_HUM_REG);
 8000660:	7bfa      	ldrb	r2, [r7, #15]
 8000662:	f107 010d 	add.w	r1, r7, #13
 8000666:	4b16      	ldr	r3, [pc, #88]	@ (80006c0 <init_bme280+0x8c>)
 8000668:	6878      	ldr	r0, [r7, #4]
 800066a:	f000 fb0a 	bl	8000c82 <i2c_read_reg>
	control_reg = control_reg & 0xF8;
 800066e:	7b7b      	ldrb	r3, [r7, #13]
 8000670:	f023 0307 	bic.w	r3, r3, #7
 8000674:	b2db      	uxtb	r3, r3
 8000676:	737b      	strb	r3, [r7, #13]
	control_reg = control_reg | CTRL_HUM_MSK;
 8000678:	7b7b      	ldrb	r3, [r7, #13]
 800067a:	f043 0301 	orr.w	r3, r3, #1
 800067e:	b2db      	uxtb	r3, r3
 8000680:	737b      	strb	r3, [r7, #13]
	ret = i2c_write_reg(hi2c, bme_addr, &CTRL_HUM_REG, control_reg);
 8000682:	7b7b      	ldrb	r3, [r7, #13]
 8000684:	7bf9      	ldrb	r1, [r7, #15]
 8000686:	4a0e      	ldr	r2, [pc, #56]	@ (80006c0 <init_bme280+0x8c>)
 8000688:	6878      	ldr	r0, [r7, #4]
 800068a:	f000 fb58 	bl	8000d3e <i2c_write_reg>
 800068e:	4603      	mov	r3, r0
 8000690:	73bb      	strb	r3, [r7, #14]

	// Set measure control register
	ret = i2c_write_reg(hi2c, bme_addr, &CTRL_MEAS_REG, CTRL_MEAS_MSK);
 8000692:	7bf9      	ldrb	r1, [r7, #15]
 8000694:	2327      	movs	r3, #39	@ 0x27
 8000696:	4a0b      	ldr	r2, [pc, #44]	@ (80006c4 <init_bme280+0x90>)
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f000 fb50 	bl	8000d3e <i2c_write_reg>
 800069e:	4603      	mov	r3, r0
 80006a0:	73bb      	strb	r3, [r7, #14]

	// Set the config register
	ret = i2c_write_reg(hi2c, bme_addr, &CONF_REG, CONF_MSK);
 80006a2:	7bf9      	ldrb	r1, [r7, #15]
 80006a4:	2300      	movs	r3, #0
 80006a6:	4a08      	ldr	r2, [pc, #32]	@ (80006c8 <init_bme280+0x94>)
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f000 fb48 	bl	8000d3e <i2c_write_reg>
 80006ae:	4603      	mov	r3, r0
 80006b0:	73bb      	strb	r3, [r7, #14]

	return ret;
 80006b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3710      	adds	r7, #16
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000009 	.word	0x20000009
 80006c0:	2000000a 	.word	0x2000000a
 80006c4:	2000000b 	.word	0x2000000b
 80006c8:	2000000c 	.word	0x2000000c

080006cc <readTempHumPres>:

void readTempHumPres(uint8_t values[6], I2C_HandleTypeDef* hi2c, uint8_t bme) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08a      	sub	sp, #40	@ 0x28
 80006d0:	af02      	add	r7, sp, #8
 80006d2:	60f8      	str	r0, [r7, #12]
 80006d4:	60b9      	str	r1, [r7, #8]
 80006d6:	4613      	mov	r3, r2
 80006d8:	71fb      	strb	r3, [r7, #7]
	uint8_t readings[8] = {0, 0, 0, 0, 0, 0, 0, 0};
 80006da:	4a27      	ldr	r2, [pc, #156]	@ (8000778 <readTempHumPres+0xac>)
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006e4:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t bme_addr = getBME280Config(bme).bme_addr;
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 f88c 	bl	8000808 <getBME280Config>
 80006f0:	4603      	mov	r3, r0
 80006f2:	777b      	strb	r3, [r7, #29]
	i2c_burst_read(hi2c, bme_addr, OUT_PRESS_H, 8, readings);
 80006f4:	4b21      	ldr	r3, [pc, #132]	@ (800077c <readTempHumPres+0xb0>)
 80006f6:	781a      	ldrb	r2, [r3, #0]
 80006f8:	7f79      	ldrb	r1, [r7, #29]
 80006fa:	f107 0314 	add.w	r3, r7, #20
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	2308      	movs	r3, #8
 8000702:	68b8      	ldr	r0, [r7, #8]
 8000704:	f000 fae6 	bl	8000cd4 <i2c_burst_read>

	// Clear the 0 values on the xlsb registers
	uint8_t j = 0;
 8000708:	2300      	movs	r3, #0
 800070a:	77fb      	strb	r3, [r7, #31]
    for(uint8_t i = 0; i < 8; i++) {
 800070c:	2300      	movs	r3, #0
 800070e:	77bb      	strb	r3, [r7, #30]
 8000710:	e014      	b.n	800073c <readTempHumPres+0x70>
        if(i != 2 && i != 5) {  // if the index is not 2 or 5
 8000712:	7fbb      	ldrb	r3, [r7, #30]
 8000714:	2b02      	cmp	r3, #2
 8000716:	d00e      	beq.n	8000736 <readTempHumPres+0x6a>
 8000718:	7fbb      	ldrb	r3, [r7, #30]
 800071a:	2b05      	cmp	r3, #5
 800071c:	d00b      	beq.n	8000736 <readTempHumPres+0x6a>
        	values[j] = readings[i];
 800071e:	7fba      	ldrb	r2, [r7, #30]
 8000720:	7ffb      	ldrb	r3, [r7, #31]
 8000722:	68f9      	ldr	r1, [r7, #12]
 8000724:	440b      	add	r3, r1
 8000726:	3220      	adds	r2, #32
 8000728:	443a      	add	r2, r7
 800072a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800072e:	701a      	strb	r2, [r3, #0]
            j++;
 8000730:	7ffb      	ldrb	r3, [r7, #31]
 8000732:	3301      	adds	r3, #1
 8000734:	77fb      	strb	r3, [r7, #31]
    for(uint8_t i = 0; i < 8; i++) {
 8000736:	7fbb      	ldrb	r3, [r7, #30]
 8000738:	3301      	adds	r3, #1
 800073a:	77bb      	strb	r3, [r7, #30]
 800073c:	7fbb      	ldrb	r3, [r7, #30]
 800073e:	2b07      	cmp	r3, #7
 8000740:	d9e7      	bls.n	8000712 <readTempHumPres+0x46>
        }
    }

    // Swap elements to make the array little endian
    swap(&values[0], &values[1]);
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3301      	adds	r3, #1
 8000746:	4619      	mov	r1, r3
 8000748:	68f8      	ldr	r0, [r7, #12]
 800074a:	f000 f874 	bl	8000836 <swap>
    swap(&values[2], &values[3]);
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	1c9a      	adds	r2, r3, #2
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	3303      	adds	r3, #3
 8000756:	4619      	mov	r1, r3
 8000758:	4610      	mov	r0, r2
 800075a:	f000 f86c 	bl	8000836 <swap>
    swap(&values[4], &values[5]);
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	1d1a      	adds	r2, r3, #4
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	3305      	adds	r3, #5
 8000766:	4619      	mov	r1, r3
 8000768:	4610      	mov	r0, r2
 800076a:	f000 f864 	bl	8000836 <swap>
}
 800076e:	bf00      	nop
 8000770:	3720      	adds	r7, #32
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	080095b8 	.word	0x080095b8
 800077c:	2000000d 	.word	0x2000000d

08000780 <readBME280_id_reg>:

uint8_t readBME280_id_reg(I2C_HandleTypeDef* hi2c, uint8_t bme) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	460b      	mov	r3, r1
 800078a:	70fb      	strb	r3, [r7, #3]
	uint8_t bme_addr = getBME280Config(bme).bme_addr;
 800078c:	78fb      	ldrb	r3, [r7, #3]
 800078e:	4618      	mov	r0, r3
 8000790:	f000 f83a 	bl	8000808 <getBME280Config>
 8000794:	4603      	mov	r3, r0
 8000796:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0x00;
 8000798:	2300      	movs	r3, #0
 800079a:	73bb      	strb	r3, [r7, #14]
	i2c_read_reg(hi2c, &data, bme_addr, &ID_REG);
 800079c:	7bfa      	ldrb	r2, [r7, #15]
 800079e:	f107 010e 	add.w	r1, r7, #14
 80007a2:	4b04      	ldr	r3, [pc, #16]	@ (80007b4 <readBME280_id_reg+0x34>)
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f000 fa6c 	bl	8000c82 <i2c_read_reg>

	return data;
 80007aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3710      	adds	r7, #16
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	20000008 	.word	0x20000008

080007b8 <readBME280_calib>:

void readBME280_calib(I2C_HandleTypeDef* hi2c, uint8_t bme, uint8_t calibration1[CALIB_CNT_1], uint8_t calibration2[CALIB_CNT_2]) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af02      	add	r7, sp, #8
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	607a      	str	r2, [r7, #4]
 80007c2:	603b      	str	r3, [r7, #0]
 80007c4:	460b      	mov	r3, r1
 80007c6:	72fb      	strb	r3, [r7, #11]
	uint8_t bme_addr = getBME280Config(bme).bme_addr;
 80007c8:	7afb      	ldrb	r3, [r7, #11]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 f81c 	bl	8000808 <getBME280Config>
 80007d0:	4603      	mov	r3, r0
 80007d2:	75fb      	strb	r3, [r7, #23]
	i2c_burst_read(hi2c, bme_addr, CALIB_ST_1, CALIB_CNT_1, calibration1);
 80007d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000800 <readBME280_calib+0x48>)
 80007d6:	781a      	ldrb	r2, [r3, #0]
 80007d8:	7df9      	ldrb	r1, [r7, #23]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	2319      	movs	r3, #25
 80007e0:	68f8      	ldr	r0, [r7, #12]
 80007e2:	f000 fa77 	bl	8000cd4 <i2c_burst_read>
	i2c_burst_read(hi2c, bme_addr, CALIB_ST_2, CALIB_CNT_2, calibration2);
 80007e6:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <readBME280_calib+0x4c>)
 80007e8:	781a      	ldrb	r2, [r3, #0]
 80007ea:	7df9      	ldrb	r1, [r7, #23]
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	9300      	str	r3, [sp, #0]
 80007f0:	2307      	movs	r3, #7
 80007f2:	68f8      	ldr	r0, [r7, #12]
 80007f4:	f000 fa6e 	bl	8000cd4 <i2c_burst_read>
}
 80007f8:	bf00      	nop
 80007fa:	3718      	adds	r7, #24
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	2000000e 	.word	0x2000000e
 8000804:	2000000f 	.word	0x2000000f

08000808 <getBME280Config>:

BME280_Config getBME280Config(uint8_t bme) {
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
	BME280_Config config;
	if (bme == 0) {
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d102      	bne.n	800081e <getBME280Config+0x16>
		config.bme_addr = BME280_ADDR_0;
 8000818:	2376      	movs	r3, #118	@ 0x76
 800081a:	733b      	strb	r3, [r7, #12]
 800081c:	e004      	b.n	8000828 <getBME280Config+0x20>
	} else if (bme == 1) {
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d101      	bne.n	8000828 <getBME280Config+0x20>
		config.bme_addr = BME280_ADDR_1;
 8000824:	2377      	movs	r3, #119	@ 0x77
 8000826:	733b      	strb	r3, [r7, #12]
	}
    return config;
 8000828:	7b3b      	ldrb	r3, [r7, #12]
}
 800082a:	4618      	mov	r0, r3
 800082c:	3714      	adds	r7, #20
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr

08000836 <swap>:

void swap(uint8_t* a, uint8_t* b) {
 8000836:	b480      	push	{r7}
 8000838:	b085      	sub	sp, #20
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
 800083e:	6039      	str	r1, [r7, #0]
    uint8_t temp = *a;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	73fb      	strb	r3, [r7, #15]
    *a = *b;
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	781a      	ldrb	r2, [r3, #0]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	701a      	strb	r2, [r3, #0]
    *b = temp;
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	7bfa      	ldrb	r2, [r7, #15]
 8000852:	701a      	strb	r2, [r3, #0]
}
 8000854:	bf00      	nop
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <sendCAN_TxMessage>:
 */

#include "can_driver.h"


void sendCAN_TxMessage(CAN_HandleTypeDef *hcan, uint8_t dataSize, uint8_t TxData[dataSize], uint32_t *CAN_TxMailbox, uint16_t payload_id) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	@ 0x28
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	607a      	str	r2, [r7, #4]
 800086a:	603b      	str	r3, [r7, #0]
 800086c:	460b      	mov	r3, r1
 800086e:	72fb      	strb	r3, [r7, #11]
	CAN_TxHeaderTypeDef TxHeader = configureTxHeader(payload_id, dataSize);
 8000870:	f107 0310 	add.w	r3, r7, #16
 8000874:	7afa      	ldrb	r2, [r7, #11]
 8000876:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8000878:	4618      	mov	r0, r3
 800087a:	f000 f80b 	bl	8000894 <configureTxHeader>
	HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, CAN_TxMailbox);
 800087e:	f107 0110 	add.w	r1, r7, #16
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	68f8      	ldr	r0, [r7, #12]
 8000888:	f002 fe9e 	bl	80035c8 <HAL_CAN_AddTxMessage>
}
 800088c:	bf00      	nop
 800088e:	3728      	adds	r7, #40	@ 0x28
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <configureTxHeader>:

CAN_TxHeaderTypeDef configureTxHeader(uint16_t payload_id, uint8_t dataSize) {
 8000894:	b4b0      	push	{r4, r5, r7}
 8000896:	b089      	sub	sp, #36	@ 0x24
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	460b      	mov	r3, r1
 800089e:	807b      	strh	r3, [r7, #2]
 80008a0:	4613      	mov	r3, r2
 80008a2:	707b      	strb	r3, [r7, #1]
	CAN_TxHeaderTypeDef TxHeader;
	TxHeader.DLC = dataSize;
 80008a4:	787b      	ldrb	r3, [r7, #1]
 80008a6:	61bb      	str	r3, [r7, #24]
	TxHeader.IDE = CAN_ID_STD;
 80008a8:	2300      	movs	r3, #0
 80008aa:	613b      	str	r3, [r7, #16]
	TxHeader.RTR = CAN_RTR_DATA;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
	TxHeader.StdId = payload_id;
 80008b0:	887b      	ldrh	r3, [r7, #2]
 80008b2:	60bb      	str	r3, [r7, #8]
	TxHeader.TransmitGlobalTime = DISABLE;
 80008b4:	2300      	movs	r3, #0
 80008b6:	773b      	strb	r3, [r7, #28]
	return TxHeader;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	461d      	mov	r5, r3
 80008bc:	f107 0408 	add.w	r4, r7, #8
 80008c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80008c8:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	3724      	adds	r7, #36	@ 0x24
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bcb0      	pop	{r4, r5, r7}
 80008d4:	4770      	bx	lr

080008d6 <check_busy>:
uint8_t FLASH_32K_ERS	= 0x52;			// Erase all memory within a 32K-byte block
uint8_t FLASH_ERASE		= 0xC7;			// Erase the entire chip
uint8_t RST_EN			= 0x66;			// Reset enable
uint8_t DEV_RST			= 0x99;			// Reset device

uint8_t check_busy(SPI_HandleTypeDef *hspi, GPIO_Config config, int timeout) {
 80008d6:	b580      	push	{r7, lr}
 80008d8:	b088      	sub	sp, #32
 80008da:	af00      	add	r7, sp, #0
 80008dc:	60f8      	str	r0, [r7, #12]
 80008de:	1d38      	adds	r0, r7, #4
 80008e0:	e880 0006 	stmia.w	r0, {r1, r2}
 80008e4:	603b      	str	r3, [r7, #0]
	uint8_t ret_val = 0x00;
 80008e6:	2300      	movs	r3, #0
 80008e8:	77fb      	strb	r3, [r7, #31]

    // Get the current time
	uint32_t startTick = HAL_GetTick();
 80008ea:	f002 fc1d 	bl	8003128 <HAL_GetTick>
 80008ee:	61b8      	str	r0, [r7, #24]

	// Read the status register to ensure no write is currently in progress
	uint8_t busy = 0x01;
 80008f0:	2301      	movs	r3, #1
 80008f2:	77bb      	strb	r3, [r7, #30]
	while(busy) {
 80008f4:	e015      	b.n	8000922 <check_busy+0x4c>
		// Check if there is a write in progress
		busy = (check_status_register(hspi, config) & 0x01);
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	e893 0006 	ldmia.w	r3, {r1, r2}
 80008fc:	68f8      	ldr	r0, [r7, #12]
 80008fe:	f000 f819 	bl	8000934 <check_status_register>
 8000902:	4603      	mov	r3, r0
 8000904:	f003 0301 	and.w	r3, r3, #1
 8000908:	77bb      	strb	r3, [r7, #30]

		uint32_t currTick = HAL_GetTick();
 800090a:	f002 fc0d 	bl	8003128 <HAL_GetTick>
 800090e:	6178      	str	r0, [r7, #20]

        // Check if the timeout has been reached
		if ((currTick - startTick) >= timeout) {
 8000910:	697a      	ldr	r2, [r7, #20]
 8000912:	69bb      	ldr	r3, [r7, #24]
 8000914:	1ad2      	subs	r2, r2, r3
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	429a      	cmp	r2, r3
 800091a:	d302      	bcc.n	8000922 <check_busy+0x4c>
        	ret_val = 0x01;
 800091c:	2301      	movs	r3, #1
 800091e:	77fb      	strb	r3, [r7, #31]
            break;
 8000920:	e002      	b.n	8000928 <check_busy+0x52>
	while(busy) {
 8000922:	7fbb      	ldrb	r3, [r7, #30]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d1e6      	bne.n	80008f6 <check_busy+0x20>
        }
	}

	return ret_val;
 8000928:	7ffb      	ldrb	r3, [r7, #31]
}
 800092a:	4618      	mov	r0, r3
 800092c:	3720      	adds	r7, #32
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
	...

08000934 <check_status_register>:

uint8_t check_status_register(SPI_HandleTypeDef *hspi, GPIO_Config config) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af02      	add	r7, sp, #8
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	e883 0006 	stmia.w	r3, {r1, r2}
	uint8_t status_reg = 0x00;
 8000942:	2300      	movs	r3, #0
 8000944:	75fb      	strb	r3, [r7, #23]
	spi_sendOp_readByte(&FLASH_READSR1, hspi, &status_reg, config.GPIOx, config.GPIO_Pin);
 8000946:	6879      	ldr	r1, [r7, #4]
 8000948:	893b      	ldrh	r3, [r7, #8]
 800094a:	f107 0217 	add.w	r2, r7, #23
 800094e:	9300      	str	r3, [sp, #0]
 8000950:	460b      	mov	r3, r1
 8000952:	68f9      	ldr	r1, [r7, #12]
 8000954:	4803      	ldr	r0, [pc, #12]	@ (8000964 <check_status_register+0x30>)
 8000956:	f001 fe49 	bl	80025ec <spi_sendOp_readByte>
	return status_reg;
 800095a:	7dfb      	ldrb	r3, [r7, #23]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000012 	.word	0x20000012

08000968 <erase_chip_spi>:
 *      Author: aidencontini
 */

#include "data_output_spi.h"

HAL_StatusTypeDef erase_chip_spi(SPI_HandleTypeDef *hspi, GPIO_Config config) {
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	60f8      	str	r0, [r7, #12]
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	e883 0006 	stmia.w	r3, {r1, r2}
	check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000976:	2305      	movs	r3, #5
 8000978:	1d3a      	adds	r2, r7, #4
 800097a:	ca06      	ldmia	r2, {r1, r2}
 800097c:	68f8      	ldr	r0, [r7, #12]
 800097e:	f7ff ffaa 	bl	80008d6 <check_busy>

	write_enable_spi(hspi, config);
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000988:	68f8      	ldr	r0, [r7, #12]
 800098a:	f000 f815 	bl	80009b8 <write_enable_spi>
	perform_operation(&FLASH_ERASE, hspi, config.GPIOx, config.GPIO_Pin);
 800098e:	687a      	ldr	r2, [r7, #4]
 8000990:	893b      	ldrh	r3, [r7, #8]
 8000992:	68f9      	ldr	r1, [r7, #12]
 8000994:	4806      	ldr	r0, [pc, #24]	@ (80009b0 <erase_chip_spi+0x48>)
 8000996:	f001 fe4f 	bl	8002638 <perform_operation>

	check_busy(hspi, config, CHIP_ERASE_TO);
 800099a:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <erase_chip_spi+0x4c>)
 800099c:	1d3a      	adds	r2, r7, #4
 800099e:	ca06      	ldmia	r2, {r1, r2}
 80009a0:	68f8      	ldr	r0, [r7, #12]
 80009a2:	f7ff ff98 	bl	80008d6 <check_busy>

	return HAL_OK;
 80009a6:	2300      	movs	r3, #0
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3710      	adds	r7, #16
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20000015 	.word	0x20000015
 80009b4:	00030d40 	.word	0x00030d40

080009b8 <write_enable_spi>:
	check_busy(hspi, config, BLK_ERS_32K_TO);

	return HAL_OK;
}

void write_enable_spi(SPI_HandleTypeDef *hspi, GPIO_Config config) {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	e883 0006 	stmia.w	r3, {r1, r2}
	perform_operation(&FLASH_WREN, hspi, config.GPIOx, config.GPIO_Pin);
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	893b      	ldrh	r3, [r7, #8]
 80009ca:	68f9      	ldr	r1, [r7, #12]
 80009cc:	4803      	ldr	r0, [pc, #12]	@ (80009dc <write_enable_spi+0x24>)
 80009ce:	f001 fe33 	bl	8002638 <perform_operation>
}
 80009d2:	bf00      	nop
 80009d4:	3710      	adds	r7, #16
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000010 	.word	0x20000010

080009e0 <software_reset>:

void write_disable_spi(SPI_HandleTypeDef *hspi, GPIO_Config config) {
	perform_operation(&FLASH_WRDIS, hspi, config.GPIOx, config.GPIO_Pin);
}

void software_reset(SPI_HandleTypeDef *hspi, GPIO_Config config) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	e883 0006 	stmia.w	r3, {r1, r2}

	check_busy(hspi, config, BSY_TIMEOUT_MS);
 80009ee:	2305      	movs	r3, #5
 80009f0:	1d3a      	adds	r2, r7, #4
 80009f2:	ca06      	ldmia	r2, {r1, r2}
 80009f4:	68f8      	ldr	r0, [r7, #12]
 80009f6:	f7ff ff6e 	bl	80008d6 <check_busy>

	perform_operation(&RST_EN, hspi, config.GPIOx, config.GPIO_Pin);
 80009fa:	687a      	ldr	r2, [r7, #4]
 80009fc:	893b      	ldrh	r3, [r7, #8]
 80009fe:	68f9      	ldr	r1, [r7, #12]
 8000a00:	4807      	ldr	r0, [pc, #28]	@ (8000a20 <software_reset+0x40>)
 8000a02:	f001 fe19 	bl	8002638 <perform_operation>
	perform_operation(&DEV_RST, hspi, config.GPIOx, config.GPIO_Pin);
 8000a06:	687a      	ldr	r2, [r7, #4]
 8000a08:	893b      	ldrh	r3, [r7, #8]
 8000a0a:	68f9      	ldr	r1, [r7, #12]
 8000a0c:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <software_reset+0x44>)
 8000a0e:	f001 fe13 	bl	8002638 <perform_operation>

	HAL_Delay(5);
 8000a12:	2005      	movs	r0, #5
 8000a14:	f002 fb94 	bl	8003140 <HAL_Delay>
}
 8000a18:	bf00      	nop
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000016 	.word	0x20000016
 8000a24:	20000017 	.word	0x20000017

08000a28 <write_data_spi_dma>:
	spi_write_data(&FLASH_PGWR, PAGE_SIZE, page, hspi, addr, config.GPIOx, config.GPIO_Pin);

	return 0;
}

uint8_t write_data_spi_dma(uint8_t page[PAGE_SIZE], SPI_HandleTypeDef *hspi, uint32_t addr, GPIO_Config config) {
 8000a28:	b082      	sub	sp, #8
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b088      	sub	sp, #32
 8000a2e:	af04      	add	r7, sp, #16
 8000a30:	60f8      	str	r0, [r7, #12]
 8000a32:	60b9      	str	r1, [r7, #8]
 8000a34:	607a      	str	r2, [r7, #4]
 8000a36:	61fb      	str	r3, [r7, #28]
	check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000a38:	2305      	movs	r3, #5
 8000a3a:	f107 021c 	add.w	r2, r7, #28
 8000a3e:	ca06      	ldmia	r2, {r1, r2}
 8000a40:	68b8      	ldr	r0, [r7, #8]
 8000a42:	f7ff ff48 	bl	80008d6 <check_busy>

	// Send the write enable signal
	write_enable_spi(hspi, config);
 8000a46:	f107 031c 	add.w	r3, r7, #28
 8000a4a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000a4e:	68b8      	ldr	r0, [r7, #8]
 8000a50:	f7ff ffb2 	bl	80009b8 <write_enable_spi>
	spi_write_data_dma(&FLASH_PGWR, PAGE_SIZE, page, hspi, addr, config.GPIOx, config.GPIO_Pin);
 8000a54:	69fb      	ldr	r3, [r7, #28]
 8000a56:	8c3a      	ldrh	r2, [r7, #32]
 8000a58:	9202      	str	r2, [sp, #8]
 8000a5a:	9301      	str	r3, [sp, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a68:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <write_data_spi_dma+0x58>)
 8000a6a:	f001 fe4c 	bl	8002706 <spi_write_data_dma>

	return 0;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a7a:	b002      	add	sp, #8
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	20000011 	.word	0x20000011

08000a84 <find_next_blank_page>:
 *      Author: aidencontini
 */

#include "data_read_spi.h"

uint32_t find_next_blank_page(SPI_HandleTypeDef *hspi, GPIO_PinState *end_of_flash_ptr, GPIO_Config config) {
 8000a84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a88:	b091      	sub	sp, #68	@ 0x44
 8000a8a:	af04      	add	r7, sp, #16
 8000a8c:	60f8      	str	r0, [r7, #12]
 8000a8e:	60b9      	str	r1, [r7, #8]
 8000a90:	4639      	mov	r1, r7
 8000a92:	e881 000c 	stmia.w	r1, {r2, r3}
 8000a96:	466b      	mov	r3, sp
 8000a98:	461e      	mov	r6, r3
	uint8_t firstBytes = 4;
 8000a9a:	2304      	movs	r3, #4
 8000a9c:	77fb      	strb	r3, [r7, #31]

	uint8_t page_start[firstBytes];
 8000a9e:	7ff9      	ldrb	r1, [r7, #31]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	3b01      	subs	r3, #1
 8000aa4:	61bb      	str	r3, [r7, #24]
 8000aa6:	b2cb      	uxtb	r3, r1
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	4698      	mov	r8, r3
 8000aac:	4691      	mov	r9, r2
 8000aae:	f04f 0200 	mov.w	r2, #0
 8000ab2:	f04f 0300 	mov.w	r3, #0
 8000ab6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000aba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000abe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ac2:	b2cb      	uxtb	r3, r1
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	461c      	mov	r4, r3
 8000ac8:	4615      	mov	r5, r2
 8000aca:	f04f 0200 	mov.w	r2, #0
 8000ace:	f04f 0300 	mov.w	r3, #0
 8000ad2:	00eb      	lsls	r3, r5, #3
 8000ad4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000ad8:	00e2      	lsls	r2, r4, #3
 8000ada:	460b      	mov	r3, r1
 8000adc:	3307      	adds	r3, #7
 8000ade:	08db      	lsrs	r3, r3, #3
 8000ae0:	00db      	lsls	r3, r3, #3
 8000ae2:	ebad 0d03 	sub.w	sp, sp, r3
 8000ae6:	ab04      	add	r3, sp, #16
 8000ae8:	3300      	adds	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < firstBytes; i++) {
 8000aec:	2300      	movs	r3, #0
 8000aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000af0:	e007      	b.n	8000b02 <find_next_blank_page+0x7e>
		page_start[i] = 0;
 8000af2:	697a      	ldr	r2, [r7, #20]
 8000af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000af6:	4413      	add	r3, r2
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < firstBytes; i++) {
 8000afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000afe:	3301      	adds	r3, #1
 8000b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b02:	7ffb      	ldrb	r3, [r7, #31]
 8000b04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b06:	429a      	cmp	r2, r3
 8000b08:	dbf3      	blt.n	8000af2 <find_next_blank_page+0x6e>
	}

	uint32_t page_start_concat = (page_start[0] << 24) | (page_start[1] << 16) | (page_start[2] << 8) | page_start[3];
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	061a      	lsls	r2, r3, #24
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	785b      	ldrb	r3, [r3, #1]
 8000b14:	041b      	lsls	r3, r3, #16
 8000b16:	431a      	orrs	r2, r3
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	789b      	ldrb	r3, [r3, #2]
 8000b1c:	021b      	lsls	r3, r3, #8
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	697a      	ldr	r2, [r7, #20]
 8000b22:	78d2      	ldrb	r2, [r2, #3]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t temp = 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t page_address = temp;
 8000b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2e:	623b      	str	r3, [r7, #32]

	while ((page_start_concat != 0xFFFFFFFF) || (temp == NUM_OF_PAGES)) {
 8000b30:	e027      	b.n	8000b82 <find_next_blank_page+0xfe>
		page_address = temp;
 8000b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b34:	623b      	str	r3, [r7, #32]

		check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000b36:	2305      	movs	r3, #5
 8000b38:	463a      	mov	r2, r7
 8000b3a:	ca06      	ldmia	r2, {r1, r2}
 8000b3c:	68f8      	ldr	r0, [r7, #12]
 8000b3e:	f7ff feca 	bl	80008d6 <check_busy>

		spi_read_data(&FLASH_READEN, firstBytes, page_start, hspi, page_address, config.GPIOx, config.GPIO_Pin);
 8000b42:	7ffb      	ldrb	r3, [r7, #31]
 8000b44:	b299      	uxth	r1, r3
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	88ba      	ldrh	r2, [r7, #4]
 8000b4a:	9202      	str	r2, [sp, #8]
 8000b4c:	9301      	str	r3, [sp, #4]
 8000b4e:	6a3b      	ldr	r3, [r7, #32]
 8000b50:	9300      	str	r3, [sp, #0]
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	697a      	ldr	r2, [r7, #20]
 8000b56:	4818      	ldr	r0, [pc, #96]	@ (8000bb8 <find_next_blank_page+0x134>)
 8000b58:	f001 fd8e 	bl	8002678 <spi_read_data>

		page_start_concat = (page_start[0] << 24) | (page_start[1] << 16) | (page_start[2] << 8) | page_start[3];
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	061a      	lsls	r2, r3, #24
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	785b      	ldrb	r3, [r3, #1]
 8000b66:	041b      	lsls	r3, r3, #16
 8000b68:	431a      	orrs	r2, r3
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	789b      	ldrb	r3, [r3, #2]
 8000b6e:	021b      	lsls	r3, r3, #8
 8000b70:	4313      	orrs	r3, r2
 8000b72:	697a      	ldr	r2, [r7, #20]
 8000b74:	78d2      	ldrb	r2, [r2, #3]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	62bb      	str	r3, [r7, #40]	@ 0x28
		temp += PAGE_SIZE;
 8000b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b7c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000b80:	627b      	str	r3, [r7, #36]	@ 0x24
	while ((page_start_concat != 0xFFFFFFFF) || (temp == NUM_OF_PAGES)) {
 8000b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b84:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b88:	d1d3      	bne.n	8000b32 <find_next_blank_page+0xae>
 8000b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d0ce      	beq.n	8000b32 <find_next_blank_page+0xae>
	}

	if (page_address == (NUM_OF_PAGES * PAGE_SIZE)) {
 8000b94:	6a3b      	ldr	r3, [r7, #32]
 8000b96:	4a09      	ldr	r2, [pc, #36]	@ (8000bbc <find_next_blank_page+0x138>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d106      	bne.n	8000baa <find_next_blank_page+0x126>
		if(*end_of_flash_ptr == GPIO_PIN_RESET) {
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d102      	bne.n	8000baa <find_next_blank_page+0x126>
			*end_of_flash_ptr = GPIO_PIN_SET;
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	701a      	strb	r2, [r3, #0]
		}
	}
	return page_address;
 8000baa:	6a3b      	ldr	r3, [r7, #32]
 8000bac:	46b5      	mov	sp, r6
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3734      	adds	r7, #52	@ 0x34
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000bb8:	20000013 	.word	0x20000013
 8000bbc:	00ffff00 	.word	0x00ffff00

08000bc0 <read_page_spi>:

void read_page_spi(uint8_t data_read[PAGE_SIZE], SPI_HandleTypeDef *hspi, uint32_t addr, GPIO_Config config) {
 8000bc0:	b082      	sub	sp, #8
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b088      	sub	sp, #32
 8000bc6:	af04      	add	r7, sp, #16
 8000bc8:	60f8      	str	r0, [r7, #12]
 8000bca:	60b9      	str	r1, [r7, #8]
 8000bcc:	607a      	str	r2, [r7, #4]
 8000bce:	61fb      	str	r3, [r7, #28]

	// Read the status register to ensure no write is currently in progress
	check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000bd0:	2305      	movs	r3, #5
 8000bd2:	f107 021c 	add.w	r2, r7, #28
 8000bd6:	ca06      	ldmia	r2, {r1, r2}
 8000bd8:	68b8      	ldr	r0, [r7, #8]
 8000bda:	f7ff fe7c 	bl	80008d6 <check_busy>
	spi_read_data(&FLASH_READEN, PAGE_SIZE, data_read, hspi, addr, config.GPIOx, config.GPIO_Pin);
 8000bde:	69fb      	ldr	r3, [r7, #28]
 8000be0:	8c3a      	ldrh	r2, [r7, #32]
 8000be2:	9202      	str	r2, [sp, #8]
 8000be4:	9301      	str	r3, [sp, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	9300      	str	r3, [sp, #0]
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	68fa      	ldr	r2, [r7, #12]
 8000bee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bf2:	4805      	ldr	r0, [pc, #20]	@ (8000c08 <read_page_spi+0x48>)
 8000bf4:	f001 fd40 	bl	8002678 <spi_read_data>
}
 8000bf8:	bf00      	nop
 8000bfa:	3710      	adds	r7, #16
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c02:	b002      	add	sp, #8
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	20000013 	.word	0x20000013

08000c0c <read_manufacturer_id>:

void read_manufacturer_id(uint8_t manu[2], SPI_HandleTypeDef *hspi, GPIO_Config config) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08a      	sub	sp, #40	@ 0x28
 8000c10:	af04      	add	r7, sp, #16
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	4639      	mov	r1, r7
 8000c18:	e881 000c 	stmia.w	r1, {r2, r3}

	// Read the status register to ensure no write is currently in progress
	check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000c1c:	2305      	movs	r3, #5
 8000c1e:	463a      	mov	r2, r7
 8000c20:	ca06      	ldmia	r2, {r1, r2}
 8000c22:	68b8      	ldr	r0, [r7, #8]
 8000c24:	f7ff fe57 	bl	80008d6 <check_busy>

	// Read the entire contents of a page starting from the given address
	uint8_t addr = 0x00;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	75fb      	strb	r3, [r7, #23]
	spi_read_data(&FLASH_READ_MANU, 2, manu, hspi, addr, config.GPIOx, config.GPIO_Pin);
 8000c2c:	7dfb      	ldrb	r3, [r7, #23]
 8000c2e:	683a      	ldr	r2, [r7, #0]
 8000c30:	88b9      	ldrh	r1, [r7, #4]
 8000c32:	9102      	str	r1, [sp, #8]
 8000c34:	9201      	str	r2, [sp, #4]
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	2102      	movs	r1, #2
 8000c3e:	4803      	ldr	r0, [pc, #12]	@ (8000c4c <read_manufacturer_id+0x40>)
 8000c40:	f001 fd1a 	bl	8002678 <spi_read_data>
}
 8000c44:	bf00      	nop
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20000014 	.word	0x20000014

08000c50 <create_GPIO_Config>:
 */

#include "gpio_struct.h"

// Function to initialize the GPIO_Config struct
GPIO_Config create_GPIO_Config(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8000c50:	b480      	push	{r7}
 8000c52:	b087      	sub	sp, #28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	4613      	mov	r3, r2
 8000c5c:	80fb      	strh	r3, [r7, #6]
    GPIO_Config new_config;
    new_config.GPIOx = GPIOx;
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	613b      	str	r3, [r7, #16]
    new_config.GPIO_Pin = GPIO_Pin;
 8000c62:	88fb      	ldrh	r3, [r7, #6]
 8000c64:	82bb      	strh	r3, [r7, #20]
    return new_config;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	f107 0310 	add.w	r3, r7, #16
 8000c6e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000c72:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8000c76:	68f8      	ldr	r0, [r7, #12]
 8000c78:	371c      	adds	r7, #28
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <i2c_read_reg>:
 *      Author: aidencontini
 */

#include "i2c_driver.h"

HAL_StatusTypeDef i2c_read_reg(I2C_HandleTypeDef* hi2c, uint8_t* data_ptr, uint8_t dev_addr, uint8_t* register_addr) {
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b088      	sub	sp, #32
 8000c86:	af02      	add	r7, sp, #8
 8000c88:	60f8      	str	r0, [r7, #12]
 8000c8a:	60b9      	str	r1, [r7, #8]
 8000c8c:	603b      	str	r3, [r7, #0]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1) & 0xFE, register_addr, 1, I2C_TIMEOUT_SML);
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	b299      	uxth	r1, r3
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	9300      	str	r3, [sp, #0]
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	683a      	ldr	r2, [r7, #0]
 8000ca4:	68f8      	ldr	r0, [r7, #12]
 8000ca6:	f004 f93f 	bl	8004f28 <HAL_I2C_Master_Transmit>
	HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(hi2c, (dev_addr << 1) | 0x01, data_ptr, 1, I2C_TIMEOUT_SML);
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	005b      	lsls	r3, r3, #1
 8000cae:	b21b      	sxth	r3, r3
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	b21b      	sxth	r3, r3
 8000cb6:	b299      	uxth	r1, r3
 8000cb8:	2301      	movs	r3, #1
 8000cba:	9300      	str	r3, [sp, #0]
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	68ba      	ldr	r2, [r7, #8]
 8000cc0:	68f8      	ldr	r0, [r7, #12]
 8000cc2:	f004 fa2f 	bl	8005124 <HAL_I2C_Master_Receive>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	75fb      	strb	r3, [r7, #23]
	return hal_status;
 8000cca:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <i2c_burst_read>:

HAL_StatusTypeDef i2c_burst_read(I2C_HandleTypeDef* hi2c, uint8_t dev_addr, uint8_t register_addr, uint8_t size, uint8_t data_buffer[size]) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af02      	add	r7, sp, #8
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	4608      	mov	r0, r1
 8000cde:	4611      	mov	r1, r2
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	70fb      	strb	r3, [r7, #3]
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	70bb      	strb	r3, [r7, #2]
 8000cea:	4613      	mov	r3, r2
 8000cec:	707b      	strb	r3, [r7, #1]
	// In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-address field.
	uint8_t addr = register_addr | 0x80;
 8000cee:	78bb      	ldrb	r3, [r7, #2]
 8000cf0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1) & 0xFE, &addr, 1, I2C_TIMEOUT_SML);
 8000cf8:	78fb      	ldrb	r3, [r7, #3]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	b29b      	uxth	r3, r3
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	b299      	uxth	r1, r3
 8000d02:	f107 020e 	add.w	r2, r7, #14
 8000d06:	2301      	movs	r3, #1
 8000d08:	9300      	str	r3, [sp, #0]
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f004 f90b 	bl	8004f28 <HAL_I2C_Master_Transmit>
	HAL_StatusTypeDef hal_status =  HAL_I2C_Master_Receive(hi2c, (dev_addr << 1) | 0x01, data_buffer, size, I2C_TIMEOUT_LRG);
 8000d12:	78fb      	ldrb	r3, [r7, #3]
 8000d14:	005b      	lsls	r3, r3, #1
 8000d16:	b21b      	sxth	r3, r3
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	b21b      	sxth	r3, r3
 8000d1e:	b299      	uxth	r1, r3
 8000d20:	787b      	ldrb	r3, [r7, #1]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	220a      	movs	r2, #10
 8000d26:	9200      	str	r2, [sp, #0]
 8000d28:	69ba      	ldr	r2, [r7, #24]
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f004 f9fa 	bl	8005124 <HAL_I2C_Master_Receive>
 8000d30:	4603      	mov	r3, r0
 8000d32:	73fb      	strb	r3, [r7, #15]
	return hal_status;
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <i2c_write_reg>:
	HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1) & 0xFE, &addr, 1, I2C_TIMEOUT_SML);
	HAL_StatusTypeDef hal_status =  HAL_I2C_Master_Receive(hi2c, (dev_addr << 1) | 0x01, data_buffer, size, I2C_TIMEOUT_LRG);
	return hal_status;
}

HAL_StatusTypeDef i2c_write_reg(I2C_HandleTypeDef* hi2c, uint8_t dev_addr, uint8_t* register_addr, uint8_t data) {
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b088      	sub	sp, #32
 8000d42:	af02      	add	r7, sp, #8
 8000d44:	60f8      	str	r0, [r7, #12]
 8000d46:	607a      	str	r2, [r7, #4]
 8000d48:	461a      	mov	r2, r3
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	72fb      	strb	r3, [r7, #11]
 8000d4e:	4613      	mov	r3, r2
 8000d50:	72bb      	strb	r3, [r7, #10]
	uint8_t data_tx[2] = {*register_addr, data};
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	753b      	strb	r3, [r7, #20]
 8000d58:	7abb      	ldrb	r3, [r7, #10]
 8000d5a:	757b      	strb	r3, [r7, #21]
	HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1) & 0xFE, data_tx, 2, I2C_TIMEOUT_SML);
 8000d5c:	7afb      	ldrb	r3, [r7, #11]
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	b299      	uxth	r1, r3
 8000d66:	f107 0214 	add.w	r2, r7, #20
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	9300      	str	r3, [sp, #0]
 8000d6e:	2302      	movs	r3, #2
 8000d70:	68f8      	ldr	r0, [r7, #12]
 8000d72:	f004 f8d9 	bl	8004f28 <HAL_I2C_Master_Transmit>
 8000d76:	4603      	mov	r3, r0
 8000d78:	75fb      	strb	r3, [r7, #23]
	return hal_status;
 8000d7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d8a:	f002 f967 	bl	800305c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d8e:	f000 f919 	bl	8000fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d92:	f000 fb99 	bl	80014c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d96:	f000 fb61 	bl	800145c <MX_DMA_Init>
  MX_I2C1_Init();
 8000d9a:	f000 f9b7 	bl	800110c <MX_I2C1_Init>
  MX_RTC_Init();
 8000d9e:	f000 fa35 	bl	800120c <MX_RTC_Init>
  MX_SPI1_Init();
 8000da2:	f000 fa59 	bl	8001258 <MX_SPI1_Init>
  MX_TIM6_Init();
 8000da6:	f000 fac3 	bl	8001330 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8000daa:	f000 fb2d 	bl	8001408 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000dae:	f000 fa89 	bl	80012c4 <MX_SPI2_Init>
  MX_CAN2_Init();
 8000db2:	f000 f973 	bl	800109c <MX_CAN2_Init>
  MX_TIM7_Init();
 8000db6:	f000 faf1 	bl	800139c <MX_TIM7_Init>
  MX_I2C3_Init();
 8000dba:	f000 f9e7 	bl	800118c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  systemInit();
 8000dbe:	f000 fc6b 	bl	8001698 <systemInit>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // If the flight jumper has been removed (GPIO rising edge), reset the time to 0.
	  if(rtc_reset == FLAG_SET) {
 8000dc2:	4b67      	ldr	r3, [pc, #412]	@ (8000f60 <main+0x1dc>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d105      	bne.n	8000dd6 <main+0x52>
		  initialise_rtc_default(&hrtc);
 8000dca:	4866      	ldr	r0, [pc, #408]	@ (8000f64 <main+0x1e0>)
 8000dcc:	f001 fb84 	bl	80024d8 <initialise_rtc_default>
		  rtc_reset = FLAG_RESET;
 8000dd0:	4b63      	ldr	r3, [pc, #396]	@ (8000f60 <main+0x1dc>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	701a      	strb	r2, [r3, #0]
	  }

	  // Handle UART receive flag
	  if(uart2_rec_flag == FLAG_SET) {
 8000dd6:	4b64      	ldr	r3, [pc, #400]	@ (8000f68 <main+0x1e4>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d104      	bne.n	8000de8 <main+0x64>
		  handleUART();
 8000dde:	f000 fe65 	bl	8001aac <handleUART>
		  uart2_rec_flag = FLAG_RESET;
 8000de2:	4b61      	ldr	r3, [pc, #388]	@ (8000f68 <main+0x1e4>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
	  }

	  // Handle CAN receive flag
	  if(CAN_RX_Flag == FLAG_SET) {
 8000de8:	4b60      	ldr	r3, [pc, #384]	@ (8000f6c <main+0x1e8>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d10f      	bne.n	8000e10 <main+0x8c>
		  if((CAN_First_Msg == FLAG_SET) && (flight_state == GROUND)) {
 8000df0:	4b5f      	ldr	r3, [pc, #380]	@ (8000f70 <main+0x1ec>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d106      	bne.n	8000e06 <main+0x82>
 8000df8:	4b5e      	ldr	r3, [pc, #376]	@ (8000f74 <main+0x1f0>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d102      	bne.n	8000e06 <main+0x82>
			  flight_state = LOADED;
 8000e00:	4b5c      	ldr	r3, [pc, #368]	@ (8000f74 <main+0x1f0>)
 8000e02:	2201      	movs	r2, #1
 8000e04:	701a      	strb	r2, [r3, #0]
		  }

		  handleCAN();
 8000e06:	f000 fdd3 	bl	80019b0 <handleCAN>
//		  HAL_GPIO_TogglePin(led_green.GPIOx, led_green.GPIO_Pin);
		  CAN_RX_Flag = FLAG_RESET;
 8000e0a:	4b58      	ldr	r3, [pc, #352]	@ (8000f6c <main+0x1e8>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	701a      	strb	r2, [r3, #0]
	  }

	  if (tim7_overflow_flag == FLAG_SET) {
 8000e10:	4b59      	ldr	r3, [pc, #356]	@ (8000f78 <main+0x1f4>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d12b      	bne.n	8000e70 <main+0xec>
		  HAL_GPIO_TogglePin(led_orange.GPIOx, led_orange.GPIO_Pin);		// Toggle LED
 8000e18:	4b58      	ldr	r3, [pc, #352]	@ (8000f7c <main+0x1f8>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a57      	ldr	r2, [pc, #348]	@ (8000f7c <main+0x1f8>)
 8000e1e:	8892      	ldrh	r2, [r2, #4]
 8000e20:	4611      	mov	r1, r2
 8000e22:	4618      	mov	r0, r3
 8000e24:	f003 ff09 	bl	8004c3a <HAL_GPIO_TogglePin>
		  sysStatus = systemStatus(&hspi1, &hspi2, i2c_bme280, i2c_accel);
 8000e28:	4b55      	ldr	r3, [pc, #340]	@ (8000f80 <main+0x1fc>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4b55      	ldr	r3, [pc, #340]	@ (8000f84 <main+0x200>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4955      	ldr	r1, [pc, #340]	@ (8000f88 <main+0x204>)
 8000e32:	4856      	ldr	r0, [pc, #344]	@ (8000f8c <main+0x208>)
 8000e34:	f001 f82c 	bl	8001e90 <systemStatus>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4b54      	ldr	r3, [pc, #336]	@ (8000f90 <main+0x20c>)
 8000e3e:	701a      	strb	r2, [r3, #0]

		  if(sysStatus == 0x00) {
 8000e40:	4b53      	ldr	r3, [pc, #332]	@ (8000f90 <main+0x20c>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d108      	bne.n	8000e5a <main+0xd6>
			  HAL_GPIO_WritePin(status_led.GPIOx, status_led.GPIO_Pin, GPIO_PIN_SET);	// Turn LED off
 8000e48:	4b52      	ldr	r3, [pc, #328]	@ (8000f94 <main+0x210>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a51      	ldr	r2, [pc, #324]	@ (8000f94 <main+0x210>)
 8000e4e:	8891      	ldrh	r1, [r2, #4]
 8000e50:	2201      	movs	r2, #1
 8000e52:	4618      	mov	r0, r3
 8000e54:	f003 fed8 	bl	8004c08 <HAL_GPIO_WritePin>
 8000e58:	e007      	b.n	8000e6a <main+0xe6>
		  } else {
			  HAL_GPIO_WritePin(status_led.GPIOx, status_led.GPIO_Pin, GPIO_PIN_RESET);
 8000e5a:	4b4e      	ldr	r3, [pc, #312]	@ (8000f94 <main+0x210>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a4d      	ldr	r2, [pc, #308]	@ (8000f94 <main+0x210>)
 8000e60:	8891      	ldrh	r1, [r2, #4]
 8000e62:	2200      	movs	r2, #0
 8000e64:	4618      	mov	r0, r3
 8000e66:	f003 fecf 	bl	8004c08 <HAL_GPIO_WritePin>
		  }

		  tim7_overflow_flag = FLAG_RESET;
 8000e6a:	4b43      	ldr	r3, [pc, #268]	@ (8000f78 <main+0x1f4>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]
	  }

	  // Handle Timer 6 overflow flag
	  if(tim6_overflow_flag == FLAG_SET) {
 8000e70:	4b49      	ldr	r3, [pc, #292]	@ (8000f98 <main+0x214>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d10a      	bne.n	8000e8e <main+0x10a>
		  readAllSensors(i2c_accel, i2c_bme280, &hrtc);
 8000e78:	4b42      	ldr	r3, [pc, #264]	@ (8000f84 <main+0x200>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a40      	ldr	r2, [pc, #256]	@ (8000f80 <main+0x1fc>)
 8000e7e:	6811      	ldr	r1, [r2, #0]
 8000e80:	4a38      	ldr	r2, [pc, #224]	@ (8000f64 <main+0x1e0>)
 8000e82:	4618      	mov	r0, r3
 8000e84:	f001 fa44 	bl	8002310 <readAllSensors>
		  tim6_overflow_flag = FLAG_RESET;
 8000e88:	4b43      	ldr	r3, [pc, #268]	@ (8000f98 <main+0x214>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	701a      	strb	r2, [r3, #0]
	  }

	  // Write data to flash when buffer is full
	  if(byte_tracker > (PAGE_SIZE - READ_SIZE)) {
 8000e8e:	4b43      	ldr	r3, [pc, #268]	@ (8000f9c <main+0x218>)
 8000e90:	881b      	ldrh	r3, [r3, #0]
 8000e92:	2beb      	cmp	r3, #235	@ 0xeb
 8000e94:	d953      	bls.n	8000f3e <main+0x1ba>
		  GPIO_PinState flight_mode = HAL_GPIO_ReadPin(jmp_flight.GPIOx, jmp_flight.GPIO_Pin);
 8000e96:	4b42      	ldr	r3, [pc, #264]	@ (8000fa0 <main+0x21c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a41      	ldr	r2, [pc, #260]	@ (8000fa0 <main+0x21c>)
 8000e9c:	8892      	ldrh	r2, [r2, #4]
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	4611      	mov	r1, r2
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f003 fe98 	bl	8004bd8 <HAL_GPIO_ReadPin>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	71fb      	strb	r3, [r7, #7]
		  if((flight_mode & !(end_of_flash)) == FLAG_SET) {
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	4a3d      	ldr	r2, [pc, #244]	@ (8000fa4 <main+0x220>)
 8000eb0:	7812      	ldrb	r2, [r2, #0]
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	bf0c      	ite	eq
 8000eb6:	2201      	moveq	r2, #1
 8000eb8:	2200      	movne	r2, #0
 8000eba:	b2d2      	uxtb	r2, r2
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d133      	bne.n	8000f2a <main+0x1a6>
			  HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin, GPIO_PIN_SET);		// Toggle LED when writing data
 8000ec2:	4b39      	ldr	r3, [pc, #228]	@ (8000fa8 <main+0x224>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a38      	ldr	r2, [pc, #224]	@ (8000fa8 <main+0x224>)
 8000ec8:	8891      	ldrh	r1, [r2, #4]
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f003 fe9b 	bl	8004c08 <HAL_GPIO_WritePin>

			  write_data_spi_dma(data_buffer_tx[buffer_tracker], &hspi1, next_blank_page, cs_spi1);
 8000ed2:	4b36      	ldr	r3, [pc, #216]	@ (8000fac <main+0x228>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	021b      	lsls	r3, r3, #8
 8000ed8:	4a35      	ldr	r2, [pc, #212]	@ (8000fb0 <main+0x22c>)
 8000eda:	1898      	adds	r0, r3, r2
 8000edc:	4b35      	ldr	r3, [pc, #212]	@ (8000fb4 <main+0x230>)
 8000ede:	6819      	ldr	r1, [r3, #0]
 8000ee0:	4b35      	ldr	r3, [pc, #212]	@ (8000fb8 <main+0x234>)
 8000ee2:	685a      	ldr	r2, [r3, #4]
 8000ee4:	9200      	str	r2, [sp, #0]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	460a      	mov	r2, r1
 8000eea:	4928      	ldr	r1, [pc, #160]	@ (8000f8c <main+0x208>)
 8000eec:	f7ff fd9c 	bl	8000a28 <write_data_spi_dma>
			  write_data_spi_dma(data_buffer_tx[buffer_tracker], &hspi2, next_blank_page, cs_spi2);
 8000ef0:	4b2e      	ldr	r3, [pc, #184]	@ (8000fac <main+0x228>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	021b      	lsls	r3, r3, #8
 8000ef6:	4a2e      	ldr	r2, [pc, #184]	@ (8000fb0 <main+0x22c>)
 8000ef8:	1898      	adds	r0, r3, r2
 8000efa:	4b2e      	ldr	r3, [pc, #184]	@ (8000fb4 <main+0x230>)
 8000efc:	6819      	ldr	r1, [r3, #0]
 8000efe:	4b2f      	ldr	r3, [pc, #188]	@ (8000fbc <main+0x238>)
 8000f00:	685a      	ldr	r2, [r3, #4]
 8000f02:	9200      	str	r2, [sp, #0]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	460a      	mov	r2, r1
 8000f08:	491f      	ldr	r1, [pc, #124]	@ (8000f88 <main+0x204>)
 8000f0a:	f7ff fd8d 	bl	8000a28 <write_data_spi_dma>
			  next_blank_page += PAGE_SIZE;
 8000f0e:	4b29      	ldr	r3, [pc, #164]	@ (8000fb4 <main+0x230>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000f16:	4a27      	ldr	r2, [pc, #156]	@ (8000fb4 <main+0x230>)
 8000f18:	6013      	str	r3, [r2, #0]

			  HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin, GPIO_PIN_RESET);		// Toggle LED when writing data
 8000f1a:	4b23      	ldr	r3, [pc, #140]	@ (8000fa8 <main+0x224>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a22      	ldr	r2, [pc, #136]	@ (8000fa8 <main+0x224>)
 8000f20:	8891      	ldrh	r1, [r2, #4]
 8000f22:	2200      	movs	r2, #0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f003 fe6f 	bl	8004c08 <HAL_GPIO_WritePin>
		  }

		// Reset the buffer trackers
		buffer_tracker = buffer_tracker ^ 0x01;
 8000f2a:	4b20      	ldr	r3, [pc, #128]	@ (8000fac <main+0x228>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	f083 0301 	eor.w	r3, r3, #1
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b1d      	ldr	r3, [pc, #116]	@ (8000fac <main+0x228>)
 8000f36:	701a      	strb	r2, [r3, #0]
		byte_tracker = 0;
 8000f38:	4b18      	ldr	r3, [pc, #96]	@ (8000f9c <main+0x218>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	801a      	strh	r2, [r3, #0]
	  }

	  if(next_blank_page == (NUM_OF_PAGES*PAGE_SIZE)) {
 8000f3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb4 <main+0x230>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4a1f      	ldr	r2, [pc, #124]	@ (8000fc0 <main+0x23c>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	f47f af3c 	bne.w	8000dc2 <main+0x3e>
		if(end_of_flash == GPIO_PIN_RESET) {
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <main+0x220>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	f47f af37 	bne.w	8000dc2 <main+0x3e>
		  // TODO - Error Handle if SPI1 not found
		  next_blank_page = find_next_blank_page_all();
 8000f54:	f000 ff68 	bl	8001e28 <find_next_blank_page_all>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	4a16      	ldr	r2, [pc, #88]	@ (8000fb4 <main+0x230>)
 8000f5c:	6013      	str	r3, [r2, #0]
	  if(rtc_reset == FLAG_SET) {
 8000f5e:	e730      	b.n	8000dc2 <main+0x3e>
 8000f60:	2000061c 	.word	0x2000061c
 8000f64:	20000118 	.word	0x20000118
 8000f68:	2000038a 	.word	0x2000038a
 8000f6c:	200003b4 	.word	0x200003b4
 8000f70:	200003b5 	.word	0x200003b5
 8000f74:	2000061e 	.word	0x2000061e
 8000f78:	200003b7 	.word	0x200003b7
 8000f7c:	200005dc 	.word	0x200005dc
 8000f80:	20000384 	.word	0x20000384
 8000f84:	20000380 	.word	0x20000380
 8000f88:	20000190 	.word	0x20000190
 8000f8c:	20000138 	.word	0x20000138
 8000f90:	2000061d 	.word	0x2000061d
 8000f94:	200005ec 	.word	0x200005ec
 8000f98:	200003b6 	.word	0x200003b6
 8000f9c:	200005d8 	.word	0x200005d8
 8000fa0:	20000614 	.word	0x20000614
 8000fa4:	200005da 	.word	0x200005da
 8000fa8:	200005e4 	.word	0x200005e4
 8000fac:	200005b8 	.word	0x200005b8
 8000fb0:	200003b8 	.word	0x200003b8
 8000fb4:	200005d4 	.word	0x200005d4
 8000fb8:	200005f4 	.word	0x200005f4
 8000fbc:	20000604 	.word	0x20000604
 8000fc0:	00ffff00 	.word	0x00ffff00

08000fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b094      	sub	sp, #80	@ 0x50
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0320 	add.w	r3, r7, #32
 8000fce:	2230      	movs	r2, #48	@ 0x30
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f008 fab8 	bl	8009548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	4b29      	ldr	r3, [pc, #164]	@ (8001094 <SystemClock_Config+0xd0>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff0:	4a28      	ldr	r2, [pc, #160]	@ (8001094 <SystemClock_Config+0xd0>)
 8000ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff8:	4b26      	ldr	r3, [pc, #152]	@ (8001094 <SystemClock_Config+0xd0>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	4b23      	ldr	r3, [pc, #140]	@ (8001098 <SystemClock_Config+0xd4>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a22      	ldr	r2, [pc, #136]	@ (8001098 <SystemClock_Config+0xd4>)
 800100e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	4b20      	ldr	r3, [pc, #128]	@ (8001098 <SystemClock_Config+0xd4>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800101c:	607b      	str	r3, [r7, #4]
 800101e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001020:	230a      	movs	r3, #10
 8001022:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001024:	2301      	movs	r3, #1
 8001026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001028:	2310      	movs	r3, #16
 800102a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800102c:	2301      	movs	r3, #1
 800102e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001030:	2302      	movs	r3, #2
 8001032:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001034:	2300      	movs	r3, #0
 8001036:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001038:	2310      	movs	r3, #16
 800103a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800103c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001040:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001042:	2302      	movs	r3, #2
 8001044:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001046:	2304      	movs	r3, #4
 8001048:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800104a:	f107 0320 	add.w	r3, r7, #32
 800104e:	4618      	mov	r0, r3
 8001050:	f004 fec4 	bl	8005ddc <HAL_RCC_OscConfig>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800105a:	f000 ff13 	bl	8001e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800105e:	230f      	movs	r3, #15
 8001060:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001062:	2302      	movs	r3, #2
 8001064:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001066:	2300      	movs	r3, #0
 8001068:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800106a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800106e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001070:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001074:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001076:	f107 030c 	add.w	r3, r7, #12
 800107a:	2105      	movs	r1, #5
 800107c:	4618      	mov	r0, r3
 800107e:	f005 f925 	bl	80062cc <HAL_RCC_ClockConfig>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001088:	f000 fefc 	bl	8001e84 <Error_Handler>
  }
}
 800108c:	bf00      	nop
 800108e:	3750      	adds	r7, #80	@ 0x50
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40023800 	.word	0x40023800
 8001098:	40007000 	.word	0x40007000

0800109c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80010a0:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010a2:	4a19      	ldr	r2, [pc, #100]	@ (8001108 <MX_CAN2_Init+0x6c>)
 80010a4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 24;
 80010a6:	4b17      	ldr	r3, [pc, #92]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010a8:	2218      	movs	r2, #24
 80010aa:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80010ac:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80010b2:	4b14      	ldr	r3, [pc, #80]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80010b8:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_11TQ;
 80010ba:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010bc:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 80010c0:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 80010c2:	4b10      	ldr	r3, [pc, #64]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010c4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80010c8:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80010d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80010d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010d8:	2200      	movs	r2, #0
 80010da:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80010dc:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010de:	2200      	movs	r2, #0
 80010e0:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80010ee:	4805      	ldr	r0, [pc, #20]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010f0:	f002 f84a 	bl	8003188 <HAL_CAN_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_CAN2_Init+0x62>
  {
    Error_Handler();
 80010fa:	f000 fec3 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000048 	.word	0x20000048
 8001108:	40006800 	.word	0x40006800

0800110c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001110:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001112:	4a1c      	ldr	r2, [pc, #112]	@ (8001184 <MX_I2C1_Init+0x78>)
 8001114:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001116:	4b1a      	ldr	r3, [pc, #104]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001118:	4a1b      	ldr	r2, [pc, #108]	@ (8001188 <MX_I2C1_Init+0x7c>)
 800111a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800111c:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <MX_I2C1_Init+0x74>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001122:	4b17      	ldr	r3, [pc, #92]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001128:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <MX_I2C1_Init+0x74>)
 800112a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800112e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001130:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001132:	2200      	movs	r2, #0
 8001134:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001136:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113c:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <MX_I2C1_Init+0x74>)
 800113e:	2200      	movs	r2, #0
 8001140:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001142:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001144:	2200      	movs	r2, #0
 8001146:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001148:	480d      	ldr	r0, [pc, #52]	@ (8001180 <MX_I2C1_Init+0x74>)
 800114a:	f003 fda9 	bl	8004ca0 <HAL_I2C_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001154:	f000 fe96 	bl	8001e84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001158:	2100      	movs	r1, #0
 800115a:	4809      	ldr	r0, [pc, #36]	@ (8001180 <MX_I2C1_Init+0x74>)
 800115c:	f004 fd9a 	bl	8005c94 <HAL_I2CEx_ConfigAnalogFilter>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001166:	f000 fe8d 	bl	8001e84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800116a:	2100      	movs	r1, #0
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <MX_I2C1_Init+0x74>)
 800116e:	f004 fdcd 	bl	8005d0c <HAL_I2CEx_ConfigDigitalFilter>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001178:	f000 fe84 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000070 	.word	0x20000070
 8001184:	40005400 	.word	0x40005400
 8001188:	000186a0 	.word	0x000186a0

0800118c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001190:	4b1b      	ldr	r3, [pc, #108]	@ (8001200 <MX_I2C3_Init+0x74>)
 8001192:	4a1c      	ldr	r2, [pc, #112]	@ (8001204 <MX_I2C3_Init+0x78>)
 8001194:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001196:	4b1a      	ldr	r3, [pc, #104]	@ (8001200 <MX_I2C3_Init+0x74>)
 8001198:	4a1b      	ldr	r2, [pc, #108]	@ (8001208 <MX_I2C3_Init+0x7c>)
 800119a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800119c:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <MX_I2C3_Init+0x74>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80011a2:	4b17      	ldr	r3, [pc, #92]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011a8:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011ae:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80011b6:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011bc:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80011c8:	480d      	ldr	r0, [pc, #52]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011ca:	f003 fd69 	bl	8004ca0 <HAL_I2C_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80011d4:	f000 fe56 	bl	8001e84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011d8:	2100      	movs	r1, #0
 80011da:	4809      	ldr	r0, [pc, #36]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011dc:	f004 fd5a 	bl	8005c94 <HAL_I2CEx_ConfigAnalogFilter>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80011e6:	f000 fe4d 	bl	8001e84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80011ea:	2100      	movs	r1, #0
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011ee:	f004 fd8d 	bl	8005d0c <HAL_I2CEx_ConfigDigitalFilter>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80011f8:	f000 fe44 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200000c4 	.word	0x200000c4
 8001204:	40005c00 	.word	0x40005c00
 8001208:	000186a0 	.word	0x000186a0

0800120c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <MX_RTC_Init+0x44>)
 8001212:	4a10      	ldr	r2, [pc, #64]	@ (8001254 <MX_RTC_Init+0x48>)
 8001214:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <MX_RTC_Init+0x44>)
 8001218:	2200      	movs	r2, #0
 800121a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <MX_RTC_Init+0x44>)
 800121e:	227f      	movs	r2, #127	@ 0x7f
 8001220:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001222:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <MX_RTC_Init+0x44>)
 8001224:	22ff      	movs	r2, #255	@ 0xff
 8001226:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001228:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <MX_RTC_Init+0x44>)
 800122a:	2200      	movs	r2, #0
 800122c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800122e:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <MX_RTC_Init+0x44>)
 8001230:	2200      	movs	r2, #0
 8001232:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001234:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <MX_RTC_Init+0x44>)
 8001236:	2200      	movs	r2, #0
 8001238:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800123a:	4805      	ldr	r0, [pc, #20]	@ (8001250 <MX_RTC_Init+0x44>)
 800123c:	f005 fbe6 	bl	8006a0c <HAL_RTC_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001246:	f000 fe1d 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000118 	.word	0x20000118
 8001254:	40002800 	.word	0x40002800

08001258 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800125c:	4b17      	ldr	r3, [pc, #92]	@ (80012bc <MX_SPI1_Init+0x64>)
 800125e:	4a18      	ldr	r2, [pc, #96]	@ (80012c0 <MX_SPI1_Init+0x68>)
 8001260:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001262:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001264:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001268:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800126a:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <MX_SPI1_Init+0x64>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001276:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800127c:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <MX_SPI1_Init+0x64>)
 800127e:	2200      	movs	r2, #0
 8001280:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001284:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001288:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800128a:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <MX_SPI1_Init+0x64>)
 800128c:	2208      	movs	r2, #8
 800128e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001290:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001292:	2200      	movs	r2, #0
 8001294:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001296:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001298:	2200      	movs	r2, #0
 800129a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800129c:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <MX_SPI1_Init+0x64>)
 800129e:	2200      	movs	r2, #0
 80012a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012a2:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <MX_SPI1_Init+0x64>)
 80012a4:	220a      	movs	r2, #10
 80012a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012a8:	4804      	ldr	r0, [pc, #16]	@ (80012bc <MX_SPI1_Init+0x64>)
 80012aa:	f005 febb 	bl	8007024 <HAL_SPI_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012b4:	f000 fde6 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000138 	.word	0x20000138
 80012c0:	40013000 	.word	0x40013000

080012c4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012c8:	4b17      	ldr	r3, [pc, #92]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012ca:	4a18      	ldr	r2, [pc, #96]	@ (800132c <MX_SPI2_Init+0x68>)
 80012cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012ce:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012f4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012fe:	2200      	movs	r2, #0
 8001300:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001302:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <MX_SPI2_Init+0x64>)
 8001304:	2200      	movs	r2, #0
 8001306:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001308:	4b07      	ldr	r3, [pc, #28]	@ (8001328 <MX_SPI2_Init+0x64>)
 800130a:	2200      	movs	r2, #0
 800130c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <MX_SPI2_Init+0x64>)
 8001310:	220a      	movs	r2, #10
 8001312:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001314:	4804      	ldr	r0, [pc, #16]	@ (8001328 <MX_SPI2_Init+0x64>)
 8001316:	f005 fe85 	bl	8007024 <HAL_SPI_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001320:	f000 fdb0 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000190 	.word	0x20000190
 800132c:	40003800 	.word	0x40003800

08001330 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001336:	463b      	mov	r3, r7
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800133e:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <MX_TIM6_Init+0x64>)
 8001340:	4a15      	ldr	r2, [pc, #84]	@ (8001398 <MX_TIM6_Init+0x68>)
 8001342:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 20999;
 8001344:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <MX_TIM6_Init+0x64>)
 8001346:	f245 2207 	movw	r2, #20999	@ 0x5207
 800134a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <MX_TIM6_Init+0x64>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 40;
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <MX_TIM6_Init+0x64>)
 8001354:	2228      	movs	r2, #40	@ 0x28
 8001356:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001358:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <MX_TIM6_Init+0x64>)
 800135a:	2200      	movs	r2, #0
 800135c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800135e:	480d      	ldr	r0, [pc, #52]	@ (8001394 <MX_TIM6_Init+0x64>)
 8001360:	f006 fd7e 	bl	8007e60 <HAL_TIM_Base_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800136a:	f000 fd8b 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800136e:	2300      	movs	r3, #0
 8001370:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001376:	463b      	mov	r3, r7
 8001378:	4619      	mov	r1, r3
 800137a:	4806      	ldr	r0, [pc, #24]	@ (8001394 <MX_TIM6_Init+0x64>)
 800137c:	f006 fffe 	bl	800837c <HAL_TIMEx_MasterConfigSynchronization>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001386:	f000 fd7d 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200002a8 	.word	0x200002a8
 8001398:	40001000 	.word	0x40001000

0800139c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a2:	463b      	mov	r3, r7
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80013aa:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013ac:	4a15      	ldr	r2, [pc, #84]	@ (8001404 <MX_TIM7_Init+0x68>)
 80013ae:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 20999;
 80013b0:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013b2:	f245 2207 	movw	r2, #20999	@ 0x5207
 80013b6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b8:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 2000;
 80013be:	4b10      	ldr	r3, [pc, #64]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013c0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80013c4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80013cc:	480c      	ldr	r0, [pc, #48]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013ce:	f006 fd47 	bl	8007e60 <HAL_TIM_Base_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80013d8:	f000 fd54 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013dc:	2300      	movs	r3, #0
 80013de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e0:	2300      	movs	r3, #0
 80013e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80013e4:	463b      	mov	r3, r7
 80013e6:	4619      	mov	r1, r3
 80013e8:	4805      	ldr	r0, [pc, #20]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013ea:	f006 ffc7 	bl	800837c <HAL_TIMEx_MasterConfigSynchronization>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80013f4:	f000 fd46 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	200002f0 	.word	0x200002f0
 8001404:	40001400 	.word	0x40001400

08001408 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800140c:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 800140e:	4a12      	ldr	r2, [pc, #72]	@ (8001458 <MX_USART2_UART_Init+0x50>)
 8001410:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8001412:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001414:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001418:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001420:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001422:	2200      	movs	r2, #0
 8001424:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001426:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001428:	2200      	movs	r2, #0
 800142a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800142c:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 800142e:	220c      	movs	r2, #12
 8001430:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001432:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001434:	2200      	movs	r2, #0
 8001436:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 800143a:	2200      	movs	r2, #0
 800143c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800143e:	4805      	ldr	r0, [pc, #20]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001440:	f007 f82c 	bl	800849c <HAL_UART_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800144a:	f000 fd1b 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000338 	.word	0x20000338
 8001458:	40004400 	.word	0x40004400

0800145c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	4b17      	ldr	r3, [pc, #92]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	4a16      	ldr	r2, [pc, #88]	@ (80014c4 <MX_DMA_Init+0x68>)
 800146c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001470:	6313      	str	r3, [r2, #48]	@ 0x30
 8001472:	4b14      	ldr	r3, [pc, #80]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	603b      	str	r3, [r7, #0]
 8001482:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	4a0f      	ldr	r2, [pc, #60]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001488:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800148c:	6313      	str	r3, [r2, #48]	@ 0x30
 800148e:	4b0d      	ldr	r3, [pc, #52]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	2100      	movs	r1, #0
 800149e:	200f      	movs	r0, #15
 80014a0:	f002 fdb5 	bl	800400e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80014a4:	200f      	movs	r0, #15
 80014a6:	f002 fdce 	bl	8004046 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80014aa:	2200      	movs	r2, #0
 80014ac:	2100      	movs	r1, #0
 80014ae:	203b      	movs	r0, #59	@ 0x3b
 80014b0:	f002 fdad 	bl	800400e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80014b4:	203b      	movs	r0, #59	@ 0x3b
 80014b6:	f002 fdc6 	bl	8004046 <HAL_NVIC_EnableIRQ>

}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40023800 	.word	0x40023800

080014c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	@ 0x28
 80014cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
 80014da:	60da      	str	r2, [r3, #12]
 80014dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]
 80014e2:	4b5b      	ldr	r3, [pc, #364]	@ (8001650 <MX_GPIO_Init+0x188>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	4a5a      	ldr	r2, [pc, #360]	@ (8001650 <MX_GPIO_Init+0x188>)
 80014e8:	f043 0304 	orr.w	r3, r3, #4
 80014ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ee:	4b58      	ldr	r3, [pc, #352]	@ (8001650 <MX_GPIO_Init+0x188>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	f003 0304 	and.w	r3, r3, #4
 80014f6:	613b      	str	r3, [r7, #16]
 80014f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	4b54      	ldr	r3, [pc, #336]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	4a53      	ldr	r2, [pc, #332]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001508:	6313      	str	r3, [r2, #48]	@ 0x30
 800150a:	4b51      	ldr	r3, [pc, #324]	@ (8001650 <MX_GPIO_Init+0x188>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	4b4d      	ldr	r3, [pc, #308]	@ (8001650 <MX_GPIO_Init+0x188>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	4a4c      	ldr	r2, [pc, #304]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6313      	str	r3, [r2, #48]	@ 0x30
 8001526:	4b4a      	ldr	r3, [pc, #296]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	4b46      	ldr	r3, [pc, #280]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153a:	4a45      	ldr	r2, [pc, #276]	@ (8001650 <MX_GPIO_Init+0x188>)
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	6313      	str	r3, [r2, #48]	@ 0x30
 8001542:	4b43      	ldr	r3, [pc, #268]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	603b      	str	r3, [r7, #0]
 8001552:	4b3f      	ldr	r3, [pc, #252]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	4a3e      	ldr	r2, [pc, #248]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001558:	f043 0308 	orr.w	r3, r3, #8
 800155c:	6313      	str	r3, [r2, #48]	@ 0x30
 800155e:	4b3c      	ldr	r3, [pc, #240]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	f003 0308 	and.w	r3, r3, #8
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI2_WP_Pin|SPI2_CS_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 800156a:	2200      	movs	r2, #0
 800156c:	2113      	movs	r1, #19
 800156e:	4839      	ldr	r0, [pc, #228]	@ (8001654 <MX_GPIO_Init+0x18c>)
 8001570:	f003 fb4a 	bl	8004c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_WP_GPIO_Port, SPI1_WP_Pin, GPIO_PIN_RESET);
 8001574:	2200      	movs	r2, #0
 8001576:	2110      	movs	r1, #16
 8001578:	4837      	ldr	r0, [pc, #220]	@ (8001658 <MX_GPIO_Init+0x190>)
 800157a:	f003 fb45 	bl	8004c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8001584:	4835      	ldr	r0, [pc, #212]	@ (800165c <MX_GPIO_Init+0x194>)
 8001586:	f003 fb3f 	bl	8004c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI2_WP_Pin */
  GPIO_InitStruct.Pin = SPI2_WP_Pin;
 800158a:	2301      	movs	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158e:	2301      	movs	r3, #1
 8001590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001592:	2301      	movs	r3, #1
 8001594:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_WP_GPIO_Port, &GPIO_InitStruct);
 800159a:	f107 0314 	add.w	r3, r7, #20
 800159e:	4619      	mov	r1, r3
 80015a0:	482c      	ldr	r0, [pc, #176]	@ (8001654 <MX_GPIO_Init+0x18c>)
 80015a2:	f003 f96d 	bl	8004880 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|SPI1_CS_Pin;
 80015a6:	2312      	movs	r3, #18
 80015a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b2:	2300      	movs	r3, #0
 80015b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	4825      	ldr	r0, [pc, #148]	@ (8001654 <MX_GPIO_Init+0x18c>)
 80015be:	f003 f95f 	bl	8004880 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_WP_Pin */
  GPIO_InitStruct.Pin = SPI1_WP_Pin;
 80015c2:	2310      	movs	r3, #16
 80015c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c6:	2301      	movs	r3, #1
 80015c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015ca:	2301      	movs	r3, #1
 80015cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	2300      	movs	r3, #0
 80015d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_WP_GPIO_Port, &GPIO_InitStruct);
 80015d2:	f107 0314 	add.w	r3, r7, #20
 80015d6:	4619      	mov	r1, r3
 80015d8:	481f      	ldr	r0, [pc, #124]	@ (8001658 <MX_GPIO_Init+0x190>)
 80015da:	f003 f951 	bl	8004880 <HAL_GPIO_Init>

  /*Configure GPIO pin : Flight_JMP_Pin */
  GPIO_InitStruct.Pin = Flight_JMP_Pin;
 80015de:	2302      	movs	r3, #2
 80015e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015e2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Flight_JMP_GPIO_Port, &GPIO_InitStruct);
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	4619      	mov	r1, r3
 80015f2:	481a      	ldr	r0, [pc, #104]	@ (800165c <MX_GPIO_Init+0x194>)
 80015f4:	f003 f944 	bl	8004880 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED1_Pin|LED2_Pin;
 80015f8:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80015fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fe:	2301      	movs	r3, #1
 8001600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001602:	2302      	movs	r3, #2
 8001604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2300      	movs	r3, #0
 8001608:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160a:	f107 0314 	add.w	r3, r7, #20
 800160e:	4619      	mov	r1, r3
 8001610:	4812      	ldr	r0, [pc, #72]	@ (800165c <MX_GPIO_Init+0x194>)
 8001612:	f003 f935 	bl	8004880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001616:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800161a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161c:	2302      	movs	r3, #2
 800161e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001624:	2303      	movs	r3, #3
 8001626:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001628:	2309      	movs	r3, #9
 800162a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162c:	f107 0314 	add.w	r3, r7, #20
 8001630:	4619      	mov	r1, r3
 8001632:	4809      	ldr	r0, [pc, #36]	@ (8001658 <MX_GPIO_Init+0x190>)
 8001634:	f003 f924 	bl	8004880 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	2100      	movs	r1, #0
 800163c:	2007      	movs	r0, #7
 800163e:	f002 fce6 	bl	800400e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001642:	2007      	movs	r0, #7
 8001644:	f002 fcff 	bl	8004046 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001648:	bf00      	nop
 800164a:	3728      	adds	r7, #40	@ 0x28
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40023800 	.word	0x40023800
 8001654:	40020800 	.word	0x40020800
 8001658:	40020000 	.word	0x40020000
 800165c:	40020400 	.word	0x40020400

08001660 <clean_data_buffer>:

/* USER CODE BEGIN 4 */
void clean_data_buffer(uint16_t array_size, uint8_t data_array[array_size]) {
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < array_size; ++i) {
 800166c:	2300      	movs	r3, #0
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	e007      	b.n	8001682 <clean_data_buffer+0x22>
    	data_array[i] = 0xFF;  // Initialize each element to 0xFF
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	4413      	add	r3, r2
 8001678:	22ff      	movs	r2, #255	@ 0xff
 800167a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < array_size; ++i) {
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	3301      	adds	r3, #1
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	88fb      	ldrh	r3, [r7, #6]
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	429a      	cmp	r2, r3
 8001688:	dbf3      	blt.n	8001672 <clean_data_buffer+0x12>
    }
}
 800168a:	bf00      	nop
 800168c:	bf00      	nop
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <systemInit>:


void systemInit() {
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
	i2c_accel = &hi2c3;
 800169e:	4b5d      	ldr	r3, [pc, #372]	@ (8001814 <systemInit+0x17c>)
 80016a0:	4a5d      	ldr	r2, [pc, #372]	@ (8001818 <systemInit+0x180>)
 80016a2:	601a      	str	r2, [r3, #0]
	i2c_bme280 = &hi2c1;
 80016a4:	4b5d      	ldr	r3, [pc, #372]	@ (800181c <systemInit+0x184>)
 80016a6:	4a5e      	ldr	r2, [pc, #376]	@ (8001820 <systemInit+0x188>)
 80016a8:	601a      	str	r2, [r3, #0]

	configureCAN();
 80016aa:	f000 fb99 	bl	8001de0 <configureCAN>
	CAN_TxMailbox = 0;
 80016ae:	4b5d      	ldr	r3, [pc, #372]	@ (8001824 <systemInit+0x18c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
	CAN_First_Msg = FLAG_RESET;
 80016b4:	4b5c      	ldr	r3, [pc, #368]	@ (8001828 <systemInit+0x190>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	701a      	strb	r2, [r3, #0]
	clean_data_buffer(8, CAN_RxData);
 80016ba:	495c      	ldr	r1, [pc, #368]	@ (800182c <systemInit+0x194>)
 80016bc:	2008      	movs	r0, #8
 80016be:	f7ff ffcf 	bl	8001660 <clean_data_buffer>

	gpio_set_config();
 80016c2:	f000 f8ed 	bl	80018a0 <gpio_set_config>
	HAL_GPIO_WritePin(led_orange.GPIOx, led_orange.GPIO_Pin, GPIO_PIN_RESET);	// Turn LED off
 80016c6:	4b5a      	ldr	r3, [pc, #360]	@ (8001830 <systemInit+0x198>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a59      	ldr	r2, [pc, #356]	@ (8001830 <systemInit+0x198>)
 80016cc:	8891      	ldrh	r1, [r2, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	4618      	mov	r0, r3
 80016d2:	f003 fa99 	bl	8004c08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(status_led.GPIOx, status_led.GPIO_Pin, GPIO_PIN_RESET);	// Turn LED off
 80016d6:	4b57      	ldr	r3, [pc, #348]	@ (8001834 <systemInit+0x19c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a56      	ldr	r2, [pc, #344]	@ (8001834 <systemInit+0x19c>)
 80016dc:	8891      	ldrh	r1, [r2, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f003 fa91 	bl	8004c08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(cs_spi1.GPIOx, cs_spi1.GPIO_Pin, GPIO_PIN_SET);		// SET SPI CS High to disable bus 1
 80016e6:	4b54      	ldr	r3, [pc, #336]	@ (8001838 <systemInit+0x1a0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a53      	ldr	r2, [pc, #332]	@ (8001838 <systemInit+0x1a0>)
 80016ec:	8891      	ldrh	r1, [r2, #4]
 80016ee:	2201      	movs	r2, #1
 80016f0:	4618      	mov	r0, r3
 80016f2:	f003 fa89 	bl	8004c08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(cs_spi2.GPIOx, cs_spi2.GPIO_Pin, GPIO_PIN_SET);		// SET SPI CS High to disable bus 2
 80016f6:	4b51      	ldr	r3, [pc, #324]	@ (800183c <systemInit+0x1a4>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a50      	ldr	r2, [pc, #320]	@ (800183c <systemInit+0x1a4>)
 80016fc:	8891      	ldrh	r1, [r2, #4]
 80016fe:	2201      	movs	r2, #1
 8001700:	4618      	mov	r0, r3
 8001702:	f003 fa81 	bl	8004c08 <HAL_GPIO_WritePin>

	// Clean the data buffer and set all values to 0xFF
	clean_data_buffer(PAGE_SIZE, data_buffer_tx[0]);
 8001706:	494e      	ldr	r1, [pc, #312]	@ (8001840 <systemInit+0x1a8>)
 8001708:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800170c:	f7ff ffa8 	bl	8001660 <clean_data_buffer>
	clean_data_buffer(PAGE_SIZE, data_buffer_tx[1]);
 8001710:	494c      	ldr	r1, [pc, #304]	@ (8001844 <systemInit+0x1ac>)
 8001712:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001716:	f7ff ffa3 	bl	8001660 <clean_data_buffer>

	for (uint8_t i = 0; i < 6; i++) {
 800171a:	2300      	movs	r3, #0
 800171c:	71fb      	strb	r3, [r7, #7]
 800171e:	e00e      	b.n	800173e <systemInit+0xa6>
		accel_data[i] = 0x00;
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	4a49      	ldr	r2, [pc, #292]	@ (8001848 <systemInit+0x1b0>)
 8001724:	2100      	movs	r1, #0
 8001726:	54d1      	strb	r1, [r2, r3]
		bme280_data_0[i] = 0x00;
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	4a48      	ldr	r2, [pc, #288]	@ (800184c <systemInit+0x1b4>)
 800172c:	2100      	movs	r1, #0
 800172e:	54d1      	strb	r1, [r2, r3]
		bme280_data_1[i] = 0x00;
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	4a47      	ldr	r2, [pc, #284]	@ (8001850 <systemInit+0x1b8>)
 8001734:	2100      	movs	r1, #0
 8001736:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 6; i++) {
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	3301      	adds	r3, #1
 800173c:	71fb      	strb	r3, [r7, #7]
 800173e:	79fb      	ldrb	r3, [r7, #7]
 8001740:	2b05      	cmp	r3, #5
 8001742:	d9ed      	bls.n	8001720 <systemInit+0x88>
	}

	// Initialise the peripherals
	init_accel(i2c_accel);
 8001744:	4b33      	ldr	r3, [pc, #204]	@ (8001814 <systemInit+0x17c>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe fecf 	bl	80004ec <init_accel>
	init_bme280(i2c_bme280, 0);
 800174e:	4b33      	ldr	r3, [pc, #204]	@ (800181c <systemInit+0x184>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe ff6d 	bl	8000634 <init_bme280>
	init_bme280(i2c_bme280, 1);
 800175a:	4b30      	ldr	r3, [pc, #192]	@ (800181c <systemInit+0x184>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2101      	movs	r1, #1
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe ff67 	bl	8000634 <init_bme280>
	software_reset(&hspi1, cs_spi1);
 8001766:	4b34      	ldr	r3, [pc, #208]	@ (8001838 <systemInit+0x1a0>)
 8001768:	e893 0006 	ldmia.w	r3, {r1, r2}
 800176c:	4839      	ldr	r0, [pc, #228]	@ (8001854 <systemInit+0x1bc>)
 800176e:	f7ff f937 	bl	80009e0 <software_reset>
	software_reset(&hspi2, cs_spi2);
 8001772:	4b32      	ldr	r3, [pc, #200]	@ (800183c <systemInit+0x1a4>)
 8001774:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001778:	4837      	ldr	r0, [pc, #220]	@ (8001858 <systemInit+0x1c0>)
 800177a:	f7ff f931 	bl	80009e0 <software_reset>

	end_of_flash = GPIO_PIN_RESET;
 800177e:	4b37      	ldr	r3, [pc, #220]	@ (800185c <systemInit+0x1c4>)
 8001780:	2200      	movs	r2, #0
 8001782:	701a      	strb	r2, [r3, #0]

	// Assign the value of next_blank_page to the larger of next_blank_page0 and next_blank_page1
	next_blank_page = find_next_blank_page_all();
 8001784:	f000 fb50 	bl	8001e28 <find_next_blank_page_all>
 8001788:	4603      	mov	r3, r0
 800178a:	4a35      	ldr	r2, [pc, #212]	@ (8001860 <systemInit+0x1c8>)
 800178c:	6013      	str	r3, [r2, #0]

	buffer_ref = 0;
 800178e:	4b35      	ldr	r3, [pc, #212]	@ (8001864 <systemInit+0x1cc>)
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]
	byte_tracker = 0;
 8001794:	4b34      	ldr	r3, [pc, #208]	@ (8001868 <systemInit+0x1d0>)
 8001796:	2200      	movs	r2, #0
 8001798:	801a      	strh	r2, [r3, #0]
	uart2_rec_flag = FLAG_RESET;
 800179a:	4b34      	ldr	r3, [pc, #208]	@ (800186c <systemInit+0x1d4>)
 800179c:	2200      	movs	r2, #0
 800179e:	701a      	strb	r2, [r3, #0]
	CAN_RX_Flag = FLAG_RESET;
 80017a0:	4b33      	ldr	r3, [pc, #204]	@ (8001870 <systemInit+0x1d8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]
	tim6_overflow_flag = FLAG_RESET;
 80017a6:	4b33      	ldr	r3, [pc, #204]	@ (8001874 <systemInit+0x1dc>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
	tim7_overflow_flag = FLAG_RESET;
 80017ac:	4b32      	ldr	r3, [pc, #200]	@ (8001878 <systemInit+0x1e0>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
	flight_state = GROUND;
 80017b2:	4b32      	ldr	r3, [pc, #200]	@ (800187c <systemInit+0x1e4>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
	rtc_reset = FLAG_RESET;
 80017b8:	4b31      	ldr	r3, [pc, #196]	@ (8001880 <systemInit+0x1e8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]

	sysStatus = systemStatus(&hspi1, &hspi2, i2c_bme280, i2c_accel);
 80017be:	4b17      	ldr	r3, [pc, #92]	@ (800181c <systemInit+0x184>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	4b14      	ldr	r3, [pc, #80]	@ (8001814 <systemInit+0x17c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4924      	ldr	r1, [pc, #144]	@ (8001858 <systemInit+0x1c0>)
 80017c8:	4822      	ldr	r0, [pc, #136]	@ (8001854 <systemInit+0x1bc>)
 80017ca:	f000 fb61 	bl	8001e90 <systemStatus>
 80017ce:	4603      	mov	r3, r0
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001884 <systemInit+0x1ec>)
 80017d4:	701a      	strb	r2, [r3, #0]

	send_uart_hex(&huart2, sysStatus);
 80017d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001884 <systemInit+0x1ec>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	4619      	mov	r1, r3
 80017dc:	482a      	ldr	r0, [pc, #168]	@ (8001888 <systemInit+0x1f0>)
 80017de:	f001 fbfe 	bl	8002fde <send_uart_hex>

	// Initiate clocks, interrupts, CAN and DMA
	HAL_UART_Receive_IT(&huart2, UARTRxData, 2);
 80017e2:	2202      	movs	r2, #2
 80017e4:	4929      	ldr	r1, [pc, #164]	@ (800188c <systemInit+0x1f4>)
 80017e6:	4828      	ldr	r0, [pc, #160]	@ (8001888 <systemInit+0x1f0>)
 80017e8:	f006 ff33 	bl	8008652 <HAL_UART_Receive_IT>
	HAL_CAN_Start(&hcan2);
 80017ec:	4828      	ldr	r0, [pc, #160]	@ (8001890 <systemInit+0x1f8>)
 80017ee:	f001 fea7 	bl	8003540 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80017f2:	2102      	movs	r1, #2
 80017f4:	4826      	ldr	r0, [pc, #152]	@ (8001890 <systemInit+0x1f8>)
 80017f6:	f002 f8d9 	bl	80039ac <HAL_CAN_ActivateNotification>
	initialise_rtc_default(&hrtc);
 80017fa:	4826      	ldr	r0, [pc, #152]	@ (8001894 <systemInit+0x1fc>)
 80017fc:	f000 fe6c 	bl	80024d8 <initialise_rtc_default>
	HAL_TIM_Base_Start_IT(&htim6);
 8001800:	4825      	ldr	r0, [pc, #148]	@ (8001898 <systemInit+0x200>)
 8001802:	f006 fb7d 	bl	8007f00 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8001806:	4825      	ldr	r0, [pc, #148]	@ (800189c <systemInit+0x204>)
 8001808:	f006 fb7a 	bl	8007f00 <HAL_TIM_Base_Start_IT>
}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000380 	.word	0x20000380
 8001818:	200000c4 	.word	0x200000c4
 800181c:	20000384 	.word	0x20000384
 8001820:	20000070 	.word	0x20000070
 8001824:	2000038c 	.word	0x2000038c
 8001828:	200003b5 	.word	0x200003b5
 800182c:	200003ac 	.word	0x200003ac
 8001830:	200005dc 	.word	0x200005dc
 8001834:	200005ec 	.word	0x200005ec
 8001838:	200005f4 	.word	0x200005f4
 800183c:	20000604 	.word	0x20000604
 8001840:	200003b8 	.word	0x200003b8
 8001844:	200004b8 	.word	0x200004b8
 8001848:	200005bc 	.word	0x200005bc
 800184c:	200005c4 	.word	0x200005c4
 8001850:	200005cc 	.word	0x200005cc
 8001854:	20000138 	.word	0x20000138
 8001858:	20000190 	.word	0x20000190
 800185c:	200005da 	.word	0x200005da
 8001860:	200005d4 	.word	0x200005d4
 8001864:	200005d2 	.word	0x200005d2
 8001868:	200005d8 	.word	0x200005d8
 800186c:	2000038a 	.word	0x2000038a
 8001870:	200003b4 	.word	0x200003b4
 8001874:	200003b6 	.word	0x200003b6
 8001878:	200003b7 	.word	0x200003b7
 800187c:	2000061e 	.word	0x2000061e
 8001880:	2000061c 	.word	0x2000061c
 8001884:	2000061d 	.word	0x2000061d
 8001888:	20000338 	.word	0x20000338
 800188c:	20000388 	.word	0x20000388
 8001890:	20000048 	.word	0x20000048
 8001894:	20000118 	.word	0x20000118
 8001898:	200002a8 	.word	0x200002a8
 800189c:	200002f0 	.word	0x200002f0

080018a0 <gpio_set_config>:

void gpio_set_config() {
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
	// Set LED gpio
	led_orange = create_GPIO_Config(GPIOB, GPIO_PIN_14);	// Orange LED (Heartbeat LED)
 80018a6:	4c37      	ldr	r4, [pc, #220]	@ (8001984 <gpio_set_config+0xe4>)
 80018a8:	463b      	mov	r3, r7
 80018aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018ae:	4936      	ldr	r1, [pc, #216]	@ (8001988 <gpio_set_config+0xe8>)
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff f9cd 	bl	8000c50 <create_GPIO_Config>
 80018b6:	4622      	mov	r2, r4
 80018b8:	463b      	mov	r3, r7
 80018ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80018be:	e882 0003 	stmia.w	r2, {r0, r1}
	led_green = create_GPIO_Config(GPIOB, GPIO_PIN_13);		// Green LED (Hard Drive LED)
 80018c2:	4c32      	ldr	r4, [pc, #200]	@ (800198c <gpio_set_config+0xec>)
 80018c4:	463b      	mov	r3, r7
 80018c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018ca:	492f      	ldr	r1, [pc, #188]	@ (8001988 <gpio_set_config+0xe8>)
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff f9bf 	bl	8000c50 <create_GPIO_Config>
 80018d2:	4622      	mov	r2, r4
 80018d4:	463b      	mov	r3, r7
 80018d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80018da:	e882 0003 	stmia.w	r2, {r0, r1}
	status_led = create_GPIO_Config(GPIOB, GPIO_PIN_12);	// Status LED
 80018de:	4c2c      	ldr	r4, [pc, #176]	@ (8001990 <gpio_set_config+0xf0>)
 80018e0:	463b      	mov	r3, r7
 80018e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80018e6:	4928      	ldr	r1, [pc, #160]	@ (8001988 <gpio_set_config+0xe8>)
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff f9b1 	bl	8000c50 <create_GPIO_Config>
 80018ee:	4622      	mov	r2, r4
 80018f0:	463b      	mov	r3, r7
 80018f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80018f6:	e882 0003 	stmia.w	r2, {r0, r1}

	// SPI Flash 0 CS and WP
	cs_spi1 = create_GPIO_Config(GPIOC, GPIO_PIN_4);		// Change for SRAD
 80018fa:	4c26      	ldr	r4, [pc, #152]	@ (8001994 <gpio_set_config+0xf4>)
 80018fc:	463b      	mov	r3, r7
 80018fe:	2210      	movs	r2, #16
 8001900:	4925      	ldr	r1, [pc, #148]	@ (8001998 <gpio_set_config+0xf8>)
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff f9a4 	bl	8000c50 <create_GPIO_Config>
 8001908:	4622      	mov	r2, r4
 800190a:	463b      	mov	r3, r7
 800190c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001910:	e882 0003 	stmia.w	r2, {r0, r1}
	wp_spi1 = create_GPIO_Config(GPIOA, GPIO_PIN_4);
 8001914:	4c21      	ldr	r4, [pc, #132]	@ (800199c <gpio_set_config+0xfc>)
 8001916:	463b      	mov	r3, r7
 8001918:	2210      	movs	r2, #16
 800191a:	4921      	ldr	r1, [pc, #132]	@ (80019a0 <gpio_set_config+0x100>)
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff f997 	bl	8000c50 <create_GPIO_Config>
 8001922:	4622      	mov	r2, r4
 8001924:	463b      	mov	r3, r7
 8001926:	e893 0003 	ldmia.w	r3, {r0, r1}
 800192a:	e882 0003 	stmia.w	r2, {r0, r1}

	// SPI Flash 1 CS and WP
	cs_spi2 = create_GPIO_Config(GPIOC, GPIO_PIN_1);		// Change for SRAD
 800192e:	4c1d      	ldr	r4, [pc, #116]	@ (80019a4 <gpio_set_config+0x104>)
 8001930:	463b      	mov	r3, r7
 8001932:	2202      	movs	r2, #2
 8001934:	4918      	ldr	r1, [pc, #96]	@ (8001998 <gpio_set_config+0xf8>)
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff f98a 	bl	8000c50 <create_GPIO_Config>
 800193c:	4622      	mov	r2, r4
 800193e:	463b      	mov	r3, r7
 8001940:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001944:	e882 0003 	stmia.w	r2, {r0, r1}
	wp_spi2 = create_GPIO_Config(GPIOC, GPIO_PIN_0);
 8001948:	4c17      	ldr	r4, [pc, #92]	@ (80019a8 <gpio_set_config+0x108>)
 800194a:	463b      	mov	r3, r7
 800194c:	2201      	movs	r2, #1
 800194e:	4912      	ldr	r1, [pc, #72]	@ (8001998 <gpio_set_config+0xf8>)
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff f97d 	bl	8000c50 <create_GPIO_Config>
 8001956:	4622      	mov	r2, r4
 8001958:	463b      	mov	r3, r7
 800195a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800195e:	e882 0003 	stmia.w	r2, {r0, r1}

	// Flight Jumper GPIO Input
	jmp_flight = create_GPIO_Config(GPIOB, GPIO_PIN_1);
 8001962:	4c12      	ldr	r4, [pc, #72]	@ (80019ac <gpio_set_config+0x10c>)
 8001964:	463b      	mov	r3, r7
 8001966:	2202      	movs	r2, #2
 8001968:	4907      	ldr	r1, [pc, #28]	@ (8001988 <gpio_set_config+0xe8>)
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff f970 	bl	8000c50 <create_GPIO_Config>
 8001970:	4622      	mov	r2, r4
 8001972:	463b      	mov	r3, r7
 8001974:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001978:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	bd90      	pop	{r4, r7, pc}
 8001984:	200005dc 	.word	0x200005dc
 8001988:	40020400 	.word	0x40020400
 800198c:	200005e4 	.word	0x200005e4
 8001990:	200005ec 	.word	0x200005ec
 8001994:	200005f4 	.word	0x200005f4
 8001998:	40020800 	.word	0x40020800
 800199c:	200005fc 	.word	0x200005fc
 80019a0:	40020000 	.word	0x40020000
 80019a4:	20000604 	.word	0x20000604
 80019a8:	2000060c 	.word	0x2000060c
 80019ac:	20000614 	.word	0x20000614

080019b0 <handleCAN>:

void handleCAN() {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af02      	add	r7, sp, #8
	// Process "clock-sync". Change flight-state to "rocket_loaded"
	if(CAN_RxHeader.StdId == CLK_SYNC_ID) {
 80019b6:	4b34      	ldr	r3, [pc, #208]	@ (8001a88 <handleCAN+0xd8>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80019be:	4293      	cmp	r3, r2
 80019c0:	d10e      	bne.n	80019e0 <handleCAN+0x30>
		flight_state = LOADED;
 80019c2:	4b32      	ldr	r3, [pc, #200]	@ (8001a8c <handleCAN+0xdc>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	701a      	strb	r2, [r3, #0]
		uint8_t TxData[1] = {0x00};
 80019c8:	2300      	movs	r3, #0
 80019ca:	713b      	strb	r3, [r7, #4]
		sendCAN_TxMessage(&hcan2, 1, TxData, &CAN_TxMailbox, CLK_SYNC_ID);
 80019cc:	1d3a      	adds	r2, r7, #4
 80019ce:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a90 <handleCAN+0xe0>)
 80019d6:	2101      	movs	r1, #1
 80019d8:	482e      	ldr	r0, [pc, #184]	@ (8001a94 <handleCAN+0xe4>)
 80019da:	f7fe ff41 	bl	8000860 <sendCAN_TxMessage>

	// Transmit "confirmation" of dummy over UART
	else if(CAN_RxHeader.StdId == DUMMY_ID) {
		send_uart_hex(&huart2, sysStatus);
	}
}
 80019de:	e04e      	b.n	8001a7e <handleCAN+0xce>
	else if(CAN_RxHeader.StdId == TX_BME280_0) {
 80019e0:	4b29      	ldr	r3, [pc, #164]	@ (8001a88 <handleCAN+0xd8>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f240 5201 	movw	r2, #1281	@ 0x501
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d109      	bne.n	8001a00 <handleCAN+0x50>
		sendCAN_TxMessage(&hcan2, 6, bme280_data_0, &CAN_TxMailbox, TX_BME280_0);
 80019ec:	f240 5301 	movw	r3, #1281	@ 0x501
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	4b27      	ldr	r3, [pc, #156]	@ (8001a90 <handleCAN+0xe0>)
 80019f4:	4a28      	ldr	r2, [pc, #160]	@ (8001a98 <handleCAN+0xe8>)
 80019f6:	2106      	movs	r1, #6
 80019f8:	4826      	ldr	r0, [pc, #152]	@ (8001a94 <handleCAN+0xe4>)
 80019fa:	f7fe ff31 	bl	8000860 <sendCAN_TxMessage>
}
 80019fe:	e03e      	b.n	8001a7e <handleCAN+0xce>
	else if(CAN_RxHeader.StdId == TX_BME280_1) {
 8001a00:	4b21      	ldr	r3, [pc, #132]	@ (8001a88 <handleCAN+0xd8>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f240 5202 	movw	r2, #1282	@ 0x502
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d109      	bne.n	8001a20 <handleCAN+0x70>
		sendCAN_TxMessage(&hcan2, 6, bme280_data_1, &CAN_TxMailbox, TX_BME280_1);
 8001a0c:	f240 5302 	movw	r3, #1282	@ 0x502
 8001a10:	9300      	str	r3, [sp, #0]
 8001a12:	4b1f      	ldr	r3, [pc, #124]	@ (8001a90 <handleCAN+0xe0>)
 8001a14:	4a21      	ldr	r2, [pc, #132]	@ (8001a9c <handleCAN+0xec>)
 8001a16:	2106      	movs	r1, #6
 8001a18:	481e      	ldr	r0, [pc, #120]	@ (8001a94 <handleCAN+0xe4>)
 8001a1a:	f7fe ff21 	bl	8000860 <sendCAN_TxMessage>
}
 8001a1e:	e02e      	b.n	8001a7e <handleCAN+0xce>
	else if(CAN_RxHeader.StdId == TX_ACCEL) {
 8001a20:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <handleCAN+0xd8>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f240 5203 	movw	r2, #1283	@ 0x503
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d109      	bne.n	8001a40 <handleCAN+0x90>
		sendCAN_TxMessage(&hcan2, 6, accel_data, &CAN_TxMailbox, TX_ACCEL);
 8001a2c:	f240 5303 	movw	r3, #1283	@ 0x503
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	4b17      	ldr	r3, [pc, #92]	@ (8001a90 <handleCAN+0xe0>)
 8001a34:	4a1a      	ldr	r2, [pc, #104]	@ (8001aa0 <handleCAN+0xf0>)
 8001a36:	2106      	movs	r1, #6
 8001a38:	4816      	ldr	r0, [pc, #88]	@ (8001a94 <handleCAN+0xe4>)
 8001a3a:	f7fe ff11 	bl	8000860 <sendCAN_TxMessage>
}
 8001a3e:	e01e      	b.n	8001a7e <handleCAN+0xce>
	else if(CAN_RxHeader.StdId == TX_STATUS) {
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <handleCAN+0xd8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f240 5204 	movw	r2, #1284	@ 0x504
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d10d      	bne.n	8001a68 <handleCAN+0xb8>
		uint8_t combState = combine_system_status();
 8001a4c:	f000 f9a8 	bl	8001da0 <combine_system_status>
 8001a50:	4603      	mov	r3, r0
 8001a52:	70fb      	strb	r3, [r7, #3]
		sendCAN_TxMessage(&hcan2, 1, &combState, &CAN_TxMailbox, TX_STATUS);
 8001a54:	1cfa      	adds	r2, r7, #3
 8001a56:	f240 5304 	movw	r3, #1284	@ 0x504
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <handleCAN+0xe0>)
 8001a5e:	2101      	movs	r1, #1
 8001a60:	480c      	ldr	r0, [pc, #48]	@ (8001a94 <handleCAN+0xe4>)
 8001a62:	f7fe fefd 	bl	8000860 <sendCAN_TxMessage>
}
 8001a66:	e00a      	b.n	8001a7e <handleCAN+0xce>
	else if(CAN_RxHeader.StdId == DUMMY_ID) {
 8001a68:	4b07      	ldr	r3, [pc, #28]	@ (8001a88 <handleCAN+0xd8>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001a70:	d105      	bne.n	8001a7e <handleCAN+0xce>
		send_uart_hex(&huart2, sysStatus);
 8001a72:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <handleCAN+0xf4>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	4619      	mov	r1, r3
 8001a78:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <handleCAN+0xf8>)
 8001a7a:	f001 fab0 	bl	8002fde <send_uart_hex>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000390 	.word	0x20000390
 8001a8c:	2000061e 	.word	0x2000061e
 8001a90:	2000038c 	.word	0x2000038c
 8001a94:	20000048 	.word	0x20000048
 8001a98:	200005c4 	.word	0x200005c4
 8001a9c:	200005cc 	.word	0x200005cc
 8001aa0:	200005bc 	.word	0x200005bc
 8001aa4:	2000061d 	.word	0x2000061d
 8001aa8:	20000338 	.word	0x20000338

08001aac <handleUART>:

void handleUART() {
 8001aac:	b590      	push	{r4, r7, lr}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af02      	add	r7, sp, #8
	UART_HandleTypeDef *huart = &huart2;
 8001ab2:	4b93      	ldr	r3, [pc, #588]	@ (8001d00 <handleUART+0x254>)
 8001ab4:	607b      	str	r3, [r7, #4]

	// Send Heartbeat to UART (data_rx[0] = "h")
	if (UARTRxData[0] == 0x68) {
 8001ab6:	4b93      	ldr	r3, [pc, #588]	@ (8001d04 <handleUART+0x258>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b68      	cmp	r3, #104	@ 0x68
 8001abc:	d109      	bne.n	8001ad2 <handleUART+0x26>
		heartbeatUART(huart);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 fa38 	bl	8001f34 <heartbeatUART>
		send_uart_hex(huart, sysStatus);
 8001ac4:	4b90      	ldr	r3, [pc, #576]	@ (8001d08 <handleUART+0x25c>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	4619      	mov	r1, r3
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f001 fa87 	bl	8002fde <send_uart_hex>
 8001ad0:	e13c      	b.n	8001d4c <handleUART+0x2a0>
	}

/***************************** SPI Flash ************************************************/
	// Erase specified flash chip (data_rx[0]  = "e")
	else if (UARTRxData[0] == 0x65) {
 8001ad2:	4b8c      	ldr	r3, [pc, #560]	@ (8001d04 <handleUART+0x258>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b65      	cmp	r3, #101	@ 0x65
 8001ad8:	d132      	bne.n	8001b40 <handleUART+0x94>
		HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin, GPIO_PIN_SET);		// Activate the "write out" LED
 8001ada:	4b8c      	ldr	r3, [pc, #560]	@ (8001d0c <handleUART+0x260>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a8b      	ldr	r2, [pc, #556]	@ (8001d0c <handleUART+0x260>)
 8001ae0:	8891      	ldrh	r1, [r2, #4]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f003 f88f 	bl	8004c08 <HAL_GPIO_WritePin>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001aea:	4b86      	ldr	r3, [pc, #536]	@ (8001d04 <handleUART+0x258>)
 8001aec:	785b      	ldrb	r3, [r3, #1]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 f93c 	bl	8001d6c <decodeASCII>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d106      	bne.n	8001b08 <handleUART+0x5c>
			eraseFlashSPI(&hspi1, huart, cs_spi1);
 8001afa:	4b85      	ldr	r3, [pc, #532]	@ (8001d10 <handleUART+0x264>)
 8001afc:	cb0c      	ldmia	r3, {r2, r3}
 8001afe:	6879      	ldr	r1, [r7, #4]
 8001b00:	4884      	ldr	r0, [pc, #528]	@ (8001d14 <handleUART+0x268>)
 8001b02:	f000 fa23 	bl	8001f4c <eraseFlashSPI>
 8001b06:	e00d      	b.n	8001b24 <handleUART+0x78>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001b08:	4b7e      	ldr	r3, [pc, #504]	@ (8001d04 <handleUART+0x258>)
 8001b0a:	785b      	ldrb	r3, [r3, #1]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f000 f92d 	bl	8001d6c <decodeASCII>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d105      	bne.n	8001b24 <handleUART+0x78>
			eraseFlashSPI(&hspi2, huart, cs_spi2);
 8001b18:	4b7f      	ldr	r3, [pc, #508]	@ (8001d18 <handleUART+0x26c>)
 8001b1a:	cb0c      	ldmia	r3, {r2, r3}
 8001b1c:	6879      	ldr	r1, [r7, #4]
 8001b1e:	487f      	ldr	r0, [pc, #508]	@ (8001d1c <handleUART+0x270>)
 8001b20:	f000 fa14 	bl	8001f4c <eraseFlashSPI>
		}

		// Assign the value of next_blank_page to the larger of next_blank_page0 and next_blank_page1
		next_blank_page = find_next_blank_page_all();
 8001b24:	f000 f980 	bl	8001e28 <find_next_blank_page_all>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	4a7d      	ldr	r2, [pc, #500]	@ (8001d20 <handleUART+0x274>)
 8001b2c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin,GPIO_PIN_RESET);	// Deactivate the "write out" LED
 8001b2e:	4b77      	ldr	r3, [pc, #476]	@ (8001d0c <handleUART+0x260>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a76      	ldr	r2, [pc, #472]	@ (8001d0c <handleUART+0x260>)
 8001b34:	8891      	ldrh	r1, [r2, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f003 f865 	bl	8004c08 <HAL_GPIO_WritePin>
 8001b3e:	e105      	b.n	8001d4c <handleUART+0x2a0>
	}

	// Read data from specified flash chip (data_rx[0] = "r")
	else if (UARTRxData[0] == 0x72) {
 8001b40:	4b70      	ldr	r3, [pc, #448]	@ (8001d04 <handleUART+0x258>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b72      	cmp	r3, #114	@ 0x72
 8001b46:	d12d      	bne.n	8001ba4 <handleUART+0xf8>
		HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin,GPIO_PIN_SET);
 8001b48:	4b70      	ldr	r3, [pc, #448]	@ (8001d0c <handleUART+0x260>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a6f      	ldr	r2, [pc, #444]	@ (8001d0c <handleUART+0x260>)
 8001b4e:	8891      	ldrh	r1, [r2, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	4618      	mov	r0, r3
 8001b54:	f003 f858 	bl	8004c08 <HAL_GPIO_WritePin>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001b58:	4b6a      	ldr	r3, [pc, #424]	@ (8001d04 <handleUART+0x258>)
 8001b5a:	785b      	ldrb	r3, [r3, #1]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f000 f905 	bl	8001d6c <decodeASCII>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d106      	bne.n	8001b76 <handleUART+0xca>
			readFlashToUART(&hspi1, huart, cs_spi1);
 8001b68:	4b69      	ldr	r3, [pc, #420]	@ (8001d10 <handleUART+0x264>)
 8001b6a:	cb0c      	ldmia	r3, {r2, r3}
 8001b6c:	6879      	ldr	r1, [r7, #4]
 8001b6e:	4869      	ldr	r0, [pc, #420]	@ (8001d14 <handleUART+0x268>)
 8001b70:	f000 fa0e 	bl	8001f90 <readFlashToUART>
 8001b74:	e00d      	b.n	8001b92 <handleUART+0xe6>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001b76:	4b63      	ldr	r3, [pc, #396]	@ (8001d04 <handleUART+0x258>)
 8001b78:	785b      	ldrb	r3, [r3, #1]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f000 f8f6 	bl	8001d6c <decodeASCII>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d105      	bne.n	8001b92 <handleUART+0xe6>
			readFlashToUART(&hspi2, huart, cs_spi2);
 8001b86:	4b64      	ldr	r3, [pc, #400]	@ (8001d18 <handleUART+0x26c>)
 8001b88:	cb0c      	ldmia	r3, {r2, r3}
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	4863      	ldr	r0, [pc, #396]	@ (8001d1c <handleUART+0x270>)
 8001b8e:	f000 f9ff 	bl	8001f90 <readFlashToUART>
		}
		HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin,GPIO_PIN_RESET);
 8001b92:	4b5e      	ldr	r3, [pc, #376]	@ (8001d0c <handleUART+0x260>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a5d      	ldr	r2, [pc, #372]	@ (8001d0c <handleUART+0x260>)
 8001b98:	8891      	ldrh	r1, [r2, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f003 f833 	bl	8004c08 <HAL_GPIO_WritePin>
 8001ba2:	e0d3      	b.n	8001d4c <handleUART+0x2a0>
	}

	// Read Manufacturer over SPI (data_rx[0] = "m")
	else if (UARTRxData[0] == 0x6d) {
 8001ba4:	4b57      	ldr	r3, [pc, #348]	@ (8001d04 <handleUART+0x258>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b6d      	cmp	r3, #109	@ 0x6d
 8001baa:	d11e      	bne.n	8001bea <handleUART+0x13e>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001bac:	4b55      	ldr	r3, [pc, #340]	@ (8001d04 <handleUART+0x258>)
 8001bae:	785b      	ldrb	r3, [r3, #1]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 f8db 	bl	8001d6c <decodeASCII>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d106      	bne.n	8001bca <handleUART+0x11e>
			readFlashManuSPI(&hspi1, huart, cs_spi1);
 8001bbc:	4b54      	ldr	r3, [pc, #336]	@ (8001d10 <handleUART+0x264>)
 8001bbe:	cb0c      	ldmia	r3, {r2, r3}
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	4854      	ldr	r0, [pc, #336]	@ (8001d14 <handleUART+0x268>)
 8001bc4:	f000 fa44 	bl	8002050 <readFlashManuSPI>
 8001bc8:	e0c0      	b.n	8001d4c <handleUART+0x2a0>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001bca:	4b4e      	ldr	r3, [pc, #312]	@ (8001d04 <handleUART+0x258>)
 8001bcc:	785b      	ldrb	r3, [r3, #1]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 f8cc 	bl	8001d6c <decodeASCII>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	f040 80b8 	bne.w	8001d4c <handleUART+0x2a0>
			readFlashManuSPI(&hspi2, huart, cs_spi2);
 8001bdc:	4b4e      	ldr	r3, [pc, #312]	@ (8001d18 <handleUART+0x26c>)
 8001bde:	cb0c      	ldmia	r3, {r2, r3}
 8001be0:	6879      	ldr	r1, [r7, #4]
 8001be2:	484e      	ldr	r0, [pc, #312]	@ (8001d1c <handleUART+0x270>)
 8001be4:	f000 fa34 	bl	8002050 <readFlashManuSPI>
 8001be8:	e0b0      	b.n	8001d4c <handleUART+0x2a0>
		}
	}

	// Write a page over SPI (data_rx[0] = "w")
	else if (UARTRxData[0] == 0x77) {
 8001bea:	4b46      	ldr	r3, [pc, #280]	@ (8001d04 <handleUART+0x258>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b77      	cmp	r3, #119	@ 0x77
 8001bf0:	d11e      	bne.n	8001c30 <handleUART+0x184>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001bf2:	4b44      	ldr	r3, [pc, #272]	@ (8001d04 <handleUART+0x258>)
 8001bf4:	785b      	ldrb	r3, [r3, #1]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f000 f8b8 	bl	8001d6c <decodeASCII>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d106      	bne.n	8001c10 <handleUART+0x164>
			writePageSPI_W(&hspi1, huart, cs_spi1);
 8001c02:	4b43      	ldr	r3, [pc, #268]	@ (8001d10 <handleUART+0x264>)
 8001c04:	cb0c      	ldmia	r3, {r2, r3}
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	4842      	ldr	r0, [pc, #264]	@ (8001d14 <handleUART+0x268>)
 8001c0a:	f000 fa41 	bl	8002090 <writePageSPI_W>
 8001c0e:	e09d      	b.n	8001d4c <handleUART+0x2a0>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001c10:	4b3c      	ldr	r3, [pc, #240]	@ (8001d04 <handleUART+0x258>)
 8001c12:	785b      	ldrb	r3, [r3, #1]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f000 f8a9 	bl	8001d6c <decodeASCII>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	f040 8095 	bne.w	8001d4c <handleUART+0x2a0>
			writePageSPI_W(&hspi2, huart, cs_spi2);
 8001c22:	4b3d      	ldr	r3, [pc, #244]	@ (8001d18 <handleUART+0x26c>)
 8001c24:	cb0c      	ldmia	r3, {r2, r3}
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	483c      	ldr	r0, [pc, #240]	@ (8001d1c <handleUART+0x270>)
 8001c2a:	f000 fa31 	bl	8002090 <writePageSPI_W>
 8001c2e:	e08d      	b.n	8001d4c <handleUART+0x2a0>
		}
	}

	// Software reset flash chip over SPI (data_rx[0] = "x")
	else if (UARTRxData[0] == 0x78) {
 8001c30:	4b34      	ldr	r3, [pc, #208]	@ (8001d04 <handleUART+0x258>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b78      	cmp	r3, #120	@ 0x78
 8001c36:	d11d      	bne.n	8001c74 <handleUART+0x1c8>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001c38:	4b32      	ldr	r3, [pc, #200]	@ (8001d04 <handleUART+0x258>)
 8001c3a:	785b      	ldrb	r3, [r3, #1]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f000 f895 	bl	8001d6c <decodeASCII>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d106      	bne.n	8001c56 <handleUART+0x1aa>
			resetSPIFlash(&hspi1, huart, cs_spi1);
 8001c48:	4b31      	ldr	r3, [pc, #196]	@ (8001d10 <handleUART+0x264>)
 8001c4a:	cb0c      	ldmia	r3, {r2, r3}
 8001c4c:	6879      	ldr	r1, [r7, #4]
 8001c4e:	4831      	ldr	r0, [pc, #196]	@ (8001d14 <handleUART+0x268>)
 8001c50:	f000 fa72 	bl	8002138 <resetSPIFlash>
 8001c54:	e07a      	b.n	8001d4c <handleUART+0x2a0>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001c56:	4b2b      	ldr	r3, [pc, #172]	@ (8001d04 <handleUART+0x258>)
 8001c58:	785b      	ldrb	r3, [r3, #1]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f886 	bl	8001d6c <decodeASCII>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d172      	bne.n	8001d4c <handleUART+0x2a0>
			resetSPIFlash(&hspi2, huart, cs_spi2);
 8001c66:	4b2c      	ldr	r3, [pc, #176]	@ (8001d18 <handleUART+0x26c>)
 8001c68:	cb0c      	ldmia	r3, {r2, r3}
 8001c6a:	6879      	ldr	r1, [r7, #4]
 8001c6c:	482b      	ldr	r0, [pc, #172]	@ (8001d1c <handleUART+0x270>)
 8001c6e:	f000 fa63 	bl	8002138 <resetSPIFlash>
 8001c72:	e06b      	b.n	8001d4c <handleUART+0x2a0>
		}
	}

/*********************************** I2C Accelerometer ***********************************/
	// Read Accelerometer WhoAmI (data_rx[0] = "c")
	else if (UARTRxData[0] == 0x63) {
 8001c74:	4b23      	ldr	r3, [pc, #140]	@ (8001d04 <handleUART+0x258>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b63      	cmp	r3, #99	@ 0x63
 8001c7a:	d106      	bne.n	8001c8a <handleUART+0x1de>
		checkAccelWhoAmI(i2c_accel, huart);
 8001c7c:	4b29      	ldr	r3, [pc, #164]	@ (8001d24 <handleUART+0x278>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	6879      	ldr	r1, [r7, #4]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f000 fa70 	bl	8002168 <checkAccelWhoAmI>
 8001c88:	e060      	b.n	8001d4c <handleUART+0x2a0>
	}

	// Read the accelerometer and print to the UART[0] (data_rx [0] = "a")
	else if (UARTRxData[0] == 0x61) {
 8001c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d04 <handleUART+0x258>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	2b61      	cmp	r3, #97	@ 0x61
 8001c90:	d103      	bne.n	8001c9a <handleUART+0x1ee>
		accelToUART(huart);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 fa7c 	bl	8002190 <accelToUART>
 8001c98:	e058      	b.n	8001d4c <handleUART+0x2a0>
	}

/********************************** I2C BME280 *******************************************/
	// Read the temp sensor ID and print to the UART[0] (data_rx [0]= "b")
	else if (UARTRxData[0] == 0x62) {
 8001c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d04 <handleUART+0x258>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2b62      	cmp	r3, #98	@ 0x62
 8001ca0:	d10d      	bne.n	8001cbe <handleUART+0x212>
		readTempSensorID(i2c_bme280, huart, decodeASCII(UARTRxData[1]));
 8001ca2:	4b21      	ldr	r3, [pc, #132]	@ (8001d28 <handleUART+0x27c>)
 8001ca4:	681c      	ldr	r4, [r3, #0]
 8001ca6:	4b17      	ldr	r3, [pc, #92]	@ (8001d04 <handleUART+0x258>)
 8001ca8:	785b      	ldrb	r3, [r3, #1]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f000 f85e 	bl	8001d6c <decodeASCII>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	6879      	ldr	r1, [r7, #4]
 8001cb6:	4620      	mov	r0, r4
 8001cb8:	f000 fa86 	bl	80021c8 <readTempSensorID>
 8001cbc:	e046      	b.n	8001d4c <handleUART+0x2a0>
	}

	// Read the temp sensor calibration registers and print to the UART (data_rx[0] = "p")
	else if (UARTRxData[0] == 0x70) {
 8001cbe:	4b11      	ldr	r3, [pc, #68]	@ (8001d04 <handleUART+0x258>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2b70      	cmp	r3, #112	@ 0x70
 8001cc4:	d10d      	bne.n	8001ce2 <handleUART+0x236>
		readTempCalibration(i2c_bme280, huart, decodeASCII(UARTRxData[1]));
 8001cc6:	4b18      	ldr	r3, [pc, #96]	@ (8001d28 <handleUART+0x27c>)
 8001cc8:	681c      	ldr	r4, [r3, #0]
 8001cca:	4b0e      	ldr	r3, [pc, #56]	@ (8001d04 <handleUART+0x258>)
 8001ccc:	785b      	ldrb	r3, [r3, #1]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f000 f84c 	bl	8001d6c <decodeASCII>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	4620      	mov	r0, r4
 8001cdc:	f000 fa89 	bl	80021f2 <readTempCalibration>
 8001ce0:	e034      	b.n	8001d4c <handleUART+0x2a0>
	}

	// Read the temp sensor and print to the UART[0] (data_rx [0]= "t")
	else if (UARTRxData[0] == 0x74) {
 8001ce2:	4b08      	ldr	r3, [pc, #32]	@ (8001d04 <handleUART+0x258>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	2b74      	cmp	r3, #116	@ 0x74
 8001ce8:	d120      	bne.n	8001d2c <handleUART+0x280>
		readTempSensor(huart, decodeASCII(UARTRxData[1]));
 8001cea:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <handleUART+0x258>)
 8001cec:	785b      	ldrb	r3, [r3, #1]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f83c 	bl	8001d6c <decodeASCII>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 fad1 	bl	80022a0 <readTempSensor>
 8001cfe:	e025      	b.n	8001d4c <handleUART+0x2a0>
 8001d00:	20000338 	.word	0x20000338
 8001d04:	20000388 	.word	0x20000388
 8001d08:	2000061d 	.word	0x2000061d
 8001d0c:	200005e4 	.word	0x200005e4
 8001d10:	200005f4 	.word	0x200005f4
 8001d14:	20000138 	.word	0x20000138
 8001d18:	20000604 	.word	0x20000604
 8001d1c:	20000190 	.word	0x20000190
 8001d20:	200005d4 	.word	0x200005d4
 8001d24:	20000380 	.word	0x20000380
 8001d28:	20000384 	.word	0x20000384
	}

	/********************************** CAN Bus *******************************************/
	// Send the second byte received over the CAN bus as a payload with id 0x700 (data_rx [0]= "n")
	else if (UARTRxData[0] == 0x6E) {
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d60 <handleUART+0x2b4>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b6e      	cmp	r3, #110	@ 0x6e
 8001d32:	d10b      	bne.n	8001d4c <handleUART+0x2a0>
		uint8_t TxData[1] = {UARTRxData[1]};
 8001d34:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <handleUART+0x2b4>)
 8001d36:	785b      	ldrb	r3, [r3, #1]
 8001d38:	703b      	strb	r3, [r7, #0]
		sendCAN_TxMessage(&hcan2, 1, TxData, &CAN_TxMailbox, DUMMY_ID);
 8001d3a:	463a      	mov	r2, r7
 8001d3c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	4b08      	ldr	r3, [pc, #32]	@ (8001d64 <handleUART+0x2b8>)
 8001d44:	2101      	movs	r1, #1
 8001d46:	4808      	ldr	r0, [pc, #32]	@ (8001d68 <handleUART+0x2bc>)
 8001d48:	f7fe fd8a 	bl	8000860 <sendCAN_TxMessage>
	}

	UARTRxData[0] = 0x00;
 8001d4c:	4b04      	ldr	r3, [pc, #16]	@ (8001d60 <handleUART+0x2b4>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
	UARTRxData[1] = 0x00;
 8001d52:	4b03      	ldr	r3, [pc, #12]	@ (8001d60 <handleUART+0x2b4>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	705a      	strb	r2, [r3, #1]
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd90      	pop	{r4, r7, pc}
 8001d60:	20000388 	.word	0x20000388
 8001d64:	2000038c 	.word	0x2000038c
 8001d68:	20000048 	.word	0x20000048

08001d6c <decodeASCII>:

uint8_t decodeASCII(uint8_t asciiVal) {
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	71fb      	strb	r3, [r7, #7]
	int returnVal = -1;
 8001d76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d7a:	60fb      	str	r3, [r7, #12]
	if ((asciiVal >= 48) && (asciiVal <= 57)) {
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d80:	d905      	bls.n	8001d8e <decodeASCII+0x22>
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	2b39      	cmp	r3, #57	@ 0x39
 8001d86:	d802      	bhi.n	8001d8e <decodeASCII+0x22>
		returnVal = asciiVal - 48;
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	3b30      	subs	r3, #48	@ 0x30
 8001d8c:	60fb      	str	r3, [r7, #12]
	}
	return returnVal;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	b2db      	uxtb	r3, r3
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
	...

08001da0 <combine_system_status>:

uint8_t combine_system_status() {
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
    // Mask status to use only bits 4:0
    uint8_t masked_status = sysStatus & 0x1F; 			// 0001 1111b
 8001da6:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <combine_system_status+0x38>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	f003 031f 	and.w	r3, r3, #31
 8001dae:	71fb      	strb	r3, [r7, #7]

    // Mask flight_state to use only bits 2:0
    uint8_t masked_flight_state = flight_state & 0x07; 	// 0000 0111b
 8001db0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ddc <combine_system_status+0x3c>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	f003 0307 	and.w	r3, r3, #7
 8001db8:	71bb      	strb	r3, [r7, #6]
    // Shift flight_state to the correct position (bits 7:5)
    uint8_t shifted_flight_state = masked_flight_state << 5;
 8001dba:	79bb      	ldrb	r3, [r7, #6]
 8001dbc:	015b      	lsls	r3, r3, #5
 8001dbe:	717b      	strb	r3, [r7, #5]

    // Combine the masked_status and shifted_flight_state
    uint8_t combined_value = masked_status | shifted_flight_state;
 8001dc0:	79fa      	ldrb	r2, [r7, #7]
 8001dc2:	797b      	ldrb	r3, [r7, #5]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	713b      	strb	r3, [r7, #4]

    return combined_value;
 8001dc8:	793b      	ldrb	r3, [r7, #4]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	2000061d 	.word	0x2000061d
 8001ddc:	2000061e 	.word	0x2000061e

08001de0 <configureCAN>:

void configureCAN() {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08a      	sub	sp, #40	@ 0x28
 8001de4:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilterConfig;

	canFilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8001de6:	2301      	movs	r3, #1
 8001de8:	623b      	str	r3, [r7, #32]
	canFilterConfig.FilterBank = 10;
 8001dea:	230a      	movs	r3, #10
 8001dec:	617b      	str	r3, [r7, #20]
	canFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
	canFilterConfig.FilterIdHigh = 0x500 << 5;				// Filter only messages with ID 1X1XXXXXXXXb
 8001df2:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001df6:	603b      	str	r3, [r7, #0]
	canFilterConfig.FilterIdLow = 0x0000;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	607b      	str	r3, [r7, #4]
	canFilterConfig.FilterMaskIdHigh = 0x500 << 5;
 8001dfc:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001e00:	60bb      	str	r3, [r7, #8]
	canFilterConfig.FilterMaskIdLow = 0x0000;
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
	canFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	61bb      	str	r3, [r7, #24]
	canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	61fb      	str	r3, [r7, #28]
	canFilterConfig.SlaveStartFilterBank = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan2, &canFilterConfig);
 8001e12:	463b      	mov	r3, r7
 8001e14:	4619      	mov	r1, r3
 8001e16:	4803      	ldr	r0, [pc, #12]	@ (8001e24 <configureCAN+0x44>)
 8001e18:	f001 fab2 	bl	8003380 <HAL_CAN_ConfigFilter>
}
 8001e1c:	bf00      	nop
 8001e1e:	3728      	adds	r7, #40	@ 0x28
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000048 	.word	0x20000048

08001e28 <find_next_blank_page_all>:

uint32_t find_next_blank_page_all() {
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
	int next_blank_page0 = find_next_blank_page(&hspi1, &end_of_flash, cs_spi1);
 8001e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e6c <find_next_blank_page_all+0x44>)
 8001e30:	cb0c      	ldmia	r3, {r2, r3}
 8001e32:	490f      	ldr	r1, [pc, #60]	@ (8001e70 <find_next_blank_page_all+0x48>)
 8001e34:	480f      	ldr	r0, [pc, #60]	@ (8001e74 <find_next_blank_page_all+0x4c>)
 8001e36:	f7fe fe25 	bl	8000a84 <find_next_blank_page>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	607b      	str	r3, [r7, #4]
	int next_blank_page1 = find_next_blank_page(&hspi2, &end_of_flash, cs_spi2);
 8001e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e78 <find_next_blank_page_all+0x50>)
 8001e40:	cb0c      	ldmia	r3, {r2, r3}
 8001e42:	490b      	ldr	r1, [pc, #44]	@ (8001e70 <find_next_blank_page_all+0x48>)
 8001e44:	480d      	ldr	r0, [pc, #52]	@ (8001e7c <find_next_blank_page_all+0x54>)
 8001e46:	f7fe fe1d 	bl	8000a84 <find_next_blank_page>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	603b      	str	r3, [r7, #0]
//	int next_blank_page1= 0;
	// Assign the value of next_blank_page to the larger of next_blank_page0 and next_blank_page1
	next_blank_page = (next_blank_page0 > next_blank_page1) ? next_blank_page0 : next_blank_page1;
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4293      	cmp	r3, r2
 8001e54:	bfb8      	it	lt
 8001e56:	4613      	movlt	r3, r2
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b09      	ldr	r3, [pc, #36]	@ (8001e80 <find_next_blank_page_all+0x58>)
 8001e5c:	601a      	str	r2, [r3, #0]

	return next_blank_page;
 8001e5e:	4b08      	ldr	r3, [pc, #32]	@ (8001e80 <find_next_blank_page_all+0x58>)
 8001e60:	681b      	ldr	r3, [r3, #0]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	200005f4 	.word	0x200005f4
 8001e70:	200005da 	.word	0x200005da
 8001e74:	20000138 	.word	0x20000138
 8001e78:	20000604 	.word	0x20000604
 8001e7c:	20000190 	.word	0x20000190
 8001e80:	200005d4 	.word	0x200005d4

08001e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e88:	b672      	cpsid	i
}
 8001e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <Error_Handler+0x8>

08001e90 <systemStatus>:

#include "peripheral_driver.h"
/***************************************************************************************************************
 * Generic Functions
 */
uint8_t systemStatus(SPI_HandleTypeDef *hspi1, SPI_HandleTypeDef *hspi2, I2C_HandleTypeDef* hi2c1, I2C_HandleTypeDef* hi2c2) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
 8001e9c:	603b      	str	r3, [r7, #0]
	uint8_t retVal = 0x00;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	75fb      	strb	r3, [r7, #23]

	// Check BME280_1
	if(readBME280_id_reg(hi2c1, 1) != 0x60) {			// Expected 0x60
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f7fe fc6b 	bl	8000780 <readBME280_id_reg>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b60      	cmp	r3, #96	@ 0x60
 8001eae:	d003      	beq.n	8001eb8 <systemStatus+0x28>
		retVal  = retVal | 0x10;
 8001eb0:	7dfb      	ldrb	r3, [r7, #23]
 8001eb2:	f043 0310 	orr.w	r3, r3, #16
 8001eb6:	75fb      	strb	r3, [r7, #23]
	}

	// Check BME280_0
	if(readBME280_id_reg(hi2c1, 0) != 0x60) {			// Expected 0x60
 8001eb8:	2100      	movs	r1, #0
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7fe fc60 	bl	8000780 <readBME280_id_reg>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b60      	cmp	r3, #96	@ 0x60
 8001ec4:	d003      	beq.n	8001ece <systemStatus+0x3e>
		retVal  = retVal | 0x08;
 8001ec6:	7dfb      	ldrb	r3, [r7, #23]
 8001ec8:	f043 0308 	orr.w	r3, r3, #8
 8001ecc:	75fb      	strb	r3, [r7, #23]
	}

	// Check Accelerometer
	if(readAccel_whoami(hi2c2) != 0xE5) {				// Expected 0xE5
 8001ece:	6838      	ldr	r0, [r7, #0]
 8001ed0:	f7fe fb6c 	bl	80005ac <readAccel_whoami>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2be5      	cmp	r3, #229	@ 0xe5
 8001ed8:	d003      	beq.n	8001ee2 <systemStatus+0x52>
		retVal  = retVal | 0x04;
 8001eda:	7dfb      	ldrb	r3, [r7, #23]
 8001edc:	f043 0304 	orr.w	r3, r3, #4
 8001ee0:	75fb      	strb	r3, [r7, #23]
	}

	// Check SPIFlash_1
	uint8_t manu[2] = {0, 0};
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	82bb      	strh	r3, [r7, #20]
	read_manufacturer_id(manu, hspi2, cs_spi2);
 8001ee6:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <systemStatus+0x9c>)
 8001ee8:	f107 0014 	add.w	r0, r7, #20
 8001eec:	cb0c      	ldmia	r3, {r2, r3}
 8001eee:	68b9      	ldr	r1, [r7, #8]
 8001ef0:	f7fe fe8c 	bl	8000c0c <read_manufacturer_id>
	if(manu[0] != 0xEF) {								// Expected 0xEF
 8001ef4:	7d3b      	ldrb	r3, [r7, #20]
 8001ef6:	2bef      	cmp	r3, #239	@ 0xef
 8001ef8:	d003      	beq.n	8001f02 <systemStatus+0x72>
		retVal  = retVal | 0x02;
 8001efa:	7dfb      	ldrb	r3, [r7, #23]
 8001efc:	f043 0302 	orr.w	r3, r3, #2
 8001f00:	75fb      	strb	r3, [r7, #23]
	}

	// Check SPIFlash_0
	uint8_t manu0[2] = {0, 0};
 8001f02:	2300      	movs	r3, #0
 8001f04:	823b      	strh	r3, [r7, #16]
	read_manufacturer_id(manu0, hspi1, cs_spi1);
 8001f06:	4b0a      	ldr	r3, [pc, #40]	@ (8001f30 <systemStatus+0xa0>)
 8001f08:	f107 0010 	add.w	r0, r7, #16
 8001f0c:	cb0c      	ldmia	r3, {r2, r3}
 8001f0e:	68f9      	ldr	r1, [r7, #12]
 8001f10:	f7fe fe7c 	bl	8000c0c <read_manufacturer_id>
	if(manu0[0] != 0xEF) {								// Expected 0xEF
 8001f14:	7c3b      	ldrb	r3, [r7, #16]
 8001f16:	2bef      	cmp	r3, #239	@ 0xef
 8001f18:	d003      	beq.n	8001f22 <systemStatus+0x92>
		retVal  = retVal | 0x01;
 8001f1a:	7dfb      	ldrb	r3, [r7, #23]
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	75fb      	strb	r3, [r7, #23]
	}
	return retVal;
 8001f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3718      	adds	r7, #24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000604 	.word	0x20000604
 8001f30:	200005f4 	.word	0x200005f4

08001f34 <heartbeatUART>:

void heartbeatUART(UART_HandleTypeDef *huart) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
	send_uart_hex(huart, 0x51);			// Transmit the heartbeat as device ID (0x51 = Q)
 8001f3c:	2151      	movs	r1, #81	@ 0x51
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f001 f84d 	bl	8002fde <send_uart_hex>
}
 8001f44:	bf00      	nop
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <eraseFlashSPI>:

/***************************************************************************************************************
 * SPI Flash Functions
 */
void eraseFlashSPI(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config chip_select) {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	4639      	mov	r1, r7
 8001f58:	e881 000c 	stmia.w	r1, {r2, r3}
	if (erase_chip_spi(hspi, chip_select) == HAL_OK) {
 8001f5c:	463b      	mov	r3, r7
 8001f5e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f7fe fd00 	bl	8000968 <erase_chip_spi>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d104      	bne.n	8001f78 <eraseFlashSPI+0x2c>
		send_uart_string(huart, "Successful Chip Erase\r\n");
 8001f6e:	4906      	ldr	r1, [pc, #24]	@ (8001f88 <eraseFlashSPI+0x3c>)
 8001f70:	68b8      	ldr	r0, [r7, #8]
 8001f72:	f001 f820 	bl	8002fb6 <send_uart_string>
	} else {
		send_uart_string(huart, "Error during chip erase. Please check the connection and try again.\r\n");
	}
}
 8001f76:	e003      	b.n	8001f80 <eraseFlashSPI+0x34>
		send_uart_string(huart, "Error during chip erase. Please check the connection and try again.\r\n");
 8001f78:	4904      	ldr	r1, [pc, #16]	@ (8001f8c <eraseFlashSPI+0x40>)
 8001f7a:	68b8      	ldr	r0, [r7, #8]
 8001f7c:	f001 f81b 	bl	8002fb6 <send_uart_string>
}
 8001f80:	bf00      	nop
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	080095c0 	.word	0x080095c0
 8001f8c:	080095d8 	.word	0x080095d8

08001f90 <readFlashToUART>:

void readFlashToUART(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config chip_select) {
 8001f90:	b590      	push	{r4, r7, lr}
 8001f92:	b0cb      	sub	sp, #300	@ 0x12c
 8001f94:	af02      	add	r7, sp, #8
 8001f96:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8001f9a:	f5a4 748a 	sub.w	r4, r4, #276	@ 0x114
 8001f9e:	6020      	str	r0, [r4, #0]
 8001fa0:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8001fa4:	f5a0 708c 	sub.w	r0, r0, #280	@ 0x118
 8001fa8:	6001      	str	r1, [r0, #0]
 8001faa:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8001fae:	f5a1 7190 	sub.w	r1, r1, #288	@ 0x120
 8001fb2:	e881 000c 	stmia.w	r1, {r2, r3}
	uint32_t num_of_pages = next_blank_page;
 8001fb6:	4b25      	ldr	r3, [pc, #148]	@ (800204c <readFlashToUART+0xbc>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	if(num_of_pages == 0) {
 8001fbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d103      	bne.n	8001fce <readFlashToUART+0x3e>
		num_of_pages = PAGE_SIZE;
 8001fc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	}
	num_of_pages = num_of_pages/PAGE_SIZE;
 8001fce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001fd2:	0a1b      	lsrs	r3, r3, #8
 8001fd4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	uint32_t address = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	for (int i = 0; i < (num_of_pages); i++) {
 8001fde:	2300      	movs	r3, #0
 8001fe0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001fe4:	e026      	b.n	8002034 <readFlashToUART+0xa4>
		uint8_t page[PAGE_SIZE];
		read_page_spi(page, hspi, address, chip_select);
 8001fe6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001fea:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001fee:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001ff2:	f5a2 718a 	sub.w	r1, r2, #276	@ 0x114
 8001ff6:	f107 0014 	add.w	r0, r7, #20
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	9200      	str	r2, [sp, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002004:	6809      	ldr	r1, [r1, #0]
 8002006:	f7fe fddb 	bl	8000bc0 <read_page_spi>
		uart_transmit_page(huart, page);						// Transmit the data//
 800200a:	f107 0214 	add.w	r2, r7, #20
 800200e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002012:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002016:	4611      	mov	r1, r2
 8002018:	6818      	ldr	r0, [r3, #0]
 800201a:	f000 ffbb 	bl	8002f94 <uart_transmit_page>
		address += PAGE_SIZE;
 800201e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002022:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002026:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	for (int i = 0; i < (num_of_pages); i++) {
 800202a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800202e:	3301      	adds	r3, #1
 8002030:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002038:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800203c:	429a      	cmp	r2, r3
 800203e:	d8d2      	bhi.n	8001fe6 <readFlashToUART+0x56>
	}
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8002048:	46bd      	mov	sp, r7
 800204a:	bd90      	pop	{r4, r7, pc}
 800204c:	200005d4 	.word	0x200005d4

08002050 <readFlashManuSPI>:

void readFlashManuSPI(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config config) {
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	4639      	mov	r1, r7
 800205c:	e881 000c 	stmia.w	r1, {r2, r3}
	uint8_t manu[2] = {0, 0};
 8002060:	2300      	movs	r3, #0
 8002062:	82bb      	strh	r3, [r7, #20]
	read_manufacturer_id(manu, hspi, config);
 8002064:	f107 0014 	add.w	r0, r7, #20
 8002068:	463b      	mov	r3, r7
 800206a:	cb0c      	ldmia	r3, {r2, r3}
 800206c:	68f9      	ldr	r1, [r7, #12]
 800206e:	f7fe fdcd 	bl	8000c0c <read_manufacturer_id>
	send_uart_hex(huart, manu[0]);
 8002072:	7d3b      	ldrb	r3, [r7, #20]
 8002074:	4619      	mov	r1, r3
 8002076:	68b8      	ldr	r0, [r7, #8]
 8002078:	f000 ffb1 	bl	8002fde <send_uart_hex>
	send_uart_hex(huart, manu[1]);
 800207c:	7d7b      	ldrb	r3, [r7, #21]
 800207e:	4619      	mov	r1, r3
 8002080:	68b8      	ldr	r0, [r7, #8]
 8002082:	f000 ffac 	bl	8002fde <send_uart_hex>
}
 8002086:	bf00      	nop
 8002088:	3718      	adds	r7, #24
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <writePageSPI_W>:

void writePageSPI_W(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config config) {
 8002090:	b590      	push	{r4, r7, lr}
 8002092:	b0c9      	sub	sp, #292	@ 0x124
 8002094:	af02      	add	r7, sp, #8
 8002096:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 800209a:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 800209e:	6020      	str	r0, [r4, #0]
 80020a0:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 80020a4:	f5a0 7088 	sub.w	r0, r0, #272	@ 0x110
 80020a8:	6001      	str	r1, [r0, #0]
 80020aa:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80020ae:	f5a1 718c 	sub.w	r1, r1, #280	@ 0x118
 80020b2:	e881 000c 	stmia.w	r1, {r2, r3}
	uint8_t data_out[PAGE_SIZE];
	for (int i = 0; i < PAGE_SIZE; i++) {
 80020b6:	2300      	movs	r3, #0
 80020b8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80020bc:	e00d      	b.n	80020da <writePageSPI_W+0x4a>
		data_out[i] = 0x77;		// Make all data in the page 'w'
 80020be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020c2:	f5a3 7282 	sub.w	r2, r3, #260	@ 0x104
 80020c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80020ca:	4413      	add	r3, r2
 80020cc:	2277      	movs	r2, #119	@ 0x77
 80020ce:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < PAGE_SIZE; i++) {
 80020d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80020d4:	3301      	adds	r3, #1
 80020d6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80020da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80020de:	2bff      	cmp	r3, #255	@ 0xff
 80020e0:	dded      	ble.n	80020be <writePageSPI_W+0x2e>
	}
	write_data_spi_dma(data_out, hspi, next_blank_page, config);
 80020e2:	4b13      	ldr	r3, [pc, #76]	@ (8002130 <writePageSPI_W+0xa0>)
 80020e4:	681c      	ldr	r4, [r3, #0]
 80020e6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020ea:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80020ee:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80020f2:	f5a2 7186 	sub.w	r1, r2, #268	@ 0x10c
 80020f6:	f107 0014 	add.w	r0, r7, #20
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	9200      	str	r2, [sp, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4622      	mov	r2, r4
 8002102:	6809      	ldr	r1, [r1, #0]
 8002104:	f7fe fc90 	bl	8000a28 <write_data_spi_dma>
	next_blank_page += PAGE_SIZE;
 8002108:	4b09      	ldr	r3, [pc, #36]	@ (8002130 <writePageSPI_W+0xa0>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002110:	4a07      	ldr	r2, [pc, #28]	@ (8002130 <writePageSPI_W+0xa0>)
 8002112:	6013      	str	r3, [r2, #0]

	send_uart_string(huart, "Successful Page Written\r\n");
 8002114:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002118:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800211c:	4905      	ldr	r1, [pc, #20]	@ (8002134 <writePageSPI_W+0xa4>)
 800211e:	6818      	ldr	r0, [r3, #0]
 8002120:	f000 ff49 	bl	8002fb6 <send_uart_string>
}
 8002124:	bf00      	nop
 8002126:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 800212a:	46bd      	mov	sp, r7
 800212c:	bd90      	pop	{r4, r7, pc}
 800212e:	bf00      	nop
 8002130:	200005d4 	.word	0x200005d4
 8002134:	08009620 	.word	0x08009620

08002138 <resetSPIFlash>:

void resetSPIFlash(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config config) {
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	4639      	mov	r1, r7
 8002144:	e881 000c 	stmia.w	r1, {r2, r3}
	software_reset(hspi, config);
 8002148:	463b      	mov	r3, r7
 800214a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800214e:	68f8      	ldr	r0, [r7, #12]
 8002150:	f7fe fc46 	bl	80009e0 <software_reset>
	send_uart_string(huart, "Flash Chip Reset\r\n");
 8002154:	4903      	ldr	r1, [pc, #12]	@ (8002164 <resetSPIFlash+0x2c>)
 8002156:	68b8      	ldr	r0, [r7, #8]
 8002158:	f000 ff2d 	bl	8002fb6 <send_uart_string>
}
 800215c:	bf00      	nop
 800215e:	3710      	adds	r7, #16
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	0800963c 	.word	0x0800963c

08002168 <checkAccelWhoAmI>:
/***************************************************************************************************************
 * I2C Accelerometer Functions
 */
void checkAccelWhoAmI(I2C_HandleTypeDef* hi2c, UART_HandleTypeDef *huart) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
	uint8_t whoami = readAccel_whoami(hi2c);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7fe fa1a 	bl	80005ac <readAccel_whoami>
 8002178:	4603      	mov	r3, r0
 800217a:	73fb      	strb	r3, [r7, #15]
	send_uart_hex(huart, whoami);
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	4619      	mov	r1, r3
 8002180:	6838      	ldr	r0, [r7, #0]
 8002182:	f000 ff2c 	bl	8002fde <send_uart_hex>
}
 8002186:	bf00      	nop
 8002188:	3710      	adds	r7, #16
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
	...

08002190 <accelToUART>:

void accelToUART(UART_HandleTypeDef *huart) {
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 6; i++) {
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	e00a      	b.n	80021b4 <accelToUART+0x24>
		send_uart_hex(huart, accel_data[i]);
 800219e:	4a09      	ldr	r2, [pc, #36]	@ (80021c4 <accelToUART+0x34>)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	4413      	add	r3, r2
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	4619      	mov	r1, r3
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 ff18 	bl	8002fde <send_uart_hex>
	for (int i = 0; i < 6; i++) {
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	3301      	adds	r3, #1
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2b05      	cmp	r3, #5
 80021b8:	ddf1      	ble.n	800219e <accelToUART+0xe>
	}
}
 80021ba:	bf00      	nop
 80021bc:	bf00      	nop
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	200005bc 	.word	0x200005bc

080021c8 <readTempSensorID>:

/***************************************************************************************************************
 * I2C BME280 Sensor Functions
 */
void readTempSensorID(I2C_HandleTypeDef* hi2c, UART_HandleTypeDef *huart, uint8_t tempNo) {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	4613      	mov	r3, r2
 80021d4:	71fb      	strb	r3, [r7, #7]
	send_uart_hex(huart, readBME280_id_reg(hi2c, tempNo));
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	4619      	mov	r1, r3
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f7fe fad0 	bl	8000780 <readBME280_id_reg>
 80021e0:	4603      	mov	r3, r0
 80021e2:	4619      	mov	r1, r3
 80021e4:	68b8      	ldr	r0, [r7, #8]
 80021e6:	f000 fefa 	bl	8002fde <send_uart_hex>
}
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <readTempCalibration>:

void readTempCalibration(I2C_HandleTypeDef* hi2c, UART_HandleTypeDef *huart, uint8_t tempNo) {
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b090      	sub	sp, #64	@ 0x40
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	60f8      	str	r0, [r7, #12]
 80021fa:	60b9      	str	r1, [r7, #8]
 80021fc:	4613      	mov	r3, r2
 80021fe:	71fb      	strb	r3, [r7, #7]
	uint8_t calibration1[25];
	uint8_t calibration2[7];

	for (uint8_t i = 0; i < CALIB_CNT_1; i++) {
 8002200:	2300      	movs	r3, #0
 8002202:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002206:	e016      	b.n	8002236 <readTempCalibration+0x44>
		calibration1[i] = 0x00;
 8002208:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800220c:	3340      	adds	r3, #64	@ 0x40
 800220e:	443b      	add	r3, r7
 8002210:	2200      	movs	r2, #0
 8002212:	f803 2c28 	strb.w	r2, [r3, #-40]
		if (i < CALIB_CNT_2) {
 8002216:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800221a:	2b06      	cmp	r3, #6
 800221c:	d806      	bhi.n	800222c <readTempCalibration+0x3a>
			calibration2[i] = 0x00;
 800221e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002222:	3340      	adds	r3, #64	@ 0x40
 8002224:	443b      	add	r3, r7
 8002226:	2200      	movs	r2, #0
 8002228:	f803 2c30 	strb.w	r2, [r3, #-48]
	for (uint8_t i = 0; i < CALIB_CNT_1; i++) {
 800222c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002230:	3301      	adds	r3, #1
 8002232:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002236:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800223a:	2b18      	cmp	r3, #24
 800223c:	d9e4      	bls.n	8002208 <readTempCalibration+0x16>
		}
	}

	readBME280_calib(hi2c, tempNo, calibration1, calibration2);
 800223e:	f107 0310 	add.w	r3, r7, #16
 8002242:	f107 0218 	add.w	r2, r7, #24
 8002246:	79f9      	ldrb	r1, [r7, #7]
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f7fe fab5 	bl	80007b8 <readBME280_calib>

	for (int i = 0; i < 25; i++) {
 800224e:	2300      	movs	r3, #0
 8002250:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002252:	e00b      	b.n	800226c <readTempCalibration+0x7a>
	  send_uart_hex(huart, calibration1[i]);
 8002254:	f107 0218 	add.w	r2, r7, #24
 8002258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800225a:	4413      	add	r3, r2
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	4619      	mov	r1, r3
 8002260:	68b8      	ldr	r0, [r7, #8]
 8002262:	f000 febc 	bl	8002fde <send_uart_hex>
	for (int i = 0; i < 25; i++) {
 8002266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002268:	3301      	adds	r3, #1
 800226a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800226c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800226e:	2b18      	cmp	r3, #24
 8002270:	ddf0      	ble.n	8002254 <readTempCalibration+0x62>
	}

	for (int i = 0; i < 7; i++) {
 8002272:	2300      	movs	r3, #0
 8002274:	637b      	str	r3, [r7, #52]	@ 0x34
 8002276:	e00b      	b.n	8002290 <readTempCalibration+0x9e>
	  send_uart_hex(huart, calibration2[i]);
 8002278:	f107 0210 	add.w	r2, r7, #16
 800227c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800227e:	4413      	add	r3, r2
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	4619      	mov	r1, r3
 8002284:	68b8      	ldr	r0, [r7, #8]
 8002286:	f000 feaa 	bl	8002fde <send_uart_hex>
	for (int i = 0; i < 7; i++) {
 800228a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800228c:	3301      	adds	r3, #1
 800228e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002292:	2b06      	cmp	r3, #6
 8002294:	ddf0      	ble.n	8002278 <readTempCalibration+0x86>
	}
}
 8002296:	bf00      	nop
 8002298:	bf00      	nop
 800229a:	3740      	adds	r7, #64	@ 0x40
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <readTempSensor>:

void readTempSensor(UART_HandleTypeDef *huart, uint8_t tempNo) {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	460b      	mov	r3, r1
 80022aa:	70fb      	strb	r3, [r7, #3]
	if (tempNo == 0) {
 80022ac:	78fb      	ldrb	r3, [r7, #3]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d111      	bne.n	80022d6 <readTempSensor+0x36>
		for (int i = 0; i < 6; i++) {
 80022b2:	2300      	movs	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	e00a      	b.n	80022ce <readTempSensor+0x2e>
			send_uart_hex(huart, bme280_data_0[i]);
 80022b8:	4a13      	ldr	r2, [pc, #76]	@ (8002308 <readTempSensor+0x68>)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	4413      	add	r3, r2
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	4619      	mov	r1, r3
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 fe8b 	bl	8002fde <send_uart_hex>
		for (int i = 0; i < 6; i++) {
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	3301      	adds	r3, #1
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2b05      	cmp	r3, #5
 80022d2:	ddf1      	ble.n	80022b8 <readTempSensor+0x18>
	} else if (tempNo == 1) {
		for (int i = 0; i < 6; i++) {
			send_uart_hex(huart, bme280_data_1[i]);
		}
	}
}
 80022d4:	e013      	b.n	80022fe <readTempSensor+0x5e>
	} else if (tempNo == 1) {
 80022d6:	78fb      	ldrb	r3, [r7, #3]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d110      	bne.n	80022fe <readTempSensor+0x5e>
		for (int i = 0; i < 6; i++) {
 80022dc:	2300      	movs	r3, #0
 80022de:	60bb      	str	r3, [r7, #8]
 80022e0:	e00a      	b.n	80022f8 <readTempSensor+0x58>
			send_uart_hex(huart, bme280_data_1[i]);
 80022e2:	4a0a      	ldr	r2, [pc, #40]	@ (800230c <readTempSensor+0x6c>)
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	4413      	add	r3, r2
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	4619      	mov	r1, r3
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f000 fe76 	bl	8002fde <send_uart_hex>
		for (int i = 0; i < 6; i++) {
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	3301      	adds	r3, #1
 80022f6:	60bb      	str	r3, [r7, #8]
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b05      	cmp	r3, #5
 80022fc:	ddf1      	ble.n	80022e2 <readTempSensor+0x42>
}
 80022fe:	bf00      	nop
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	200005c4 	.word	0x200005c4
 800230c:	200005cc 	.word	0x200005cc

08002310 <readAllSensors>:

/***************************************************************************************************************
 * Process All Sensors
 */
void readAllSensors(I2C_HandleTypeDef* hi2c_accel, I2C_HandleTypeDef* hi2c_temp, RTC_HandleTypeDef* hrtc) {
 8002310:	b5b0      	push	{r4, r5, r7, lr}
 8002312:	b08a      	sub	sp, #40	@ 0x28
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
	// Read Accelerometer Data
	readAccelerometer(accel_data, hi2c_accel);
 800231c:	68f9      	ldr	r1, [r7, #12]
 800231e:	4868      	ldr	r0, [pc, #416]	@ (80024c0 <readAllSensors+0x1b0>)
 8002320:	f7fe f91e 	bl	8000560 <readAccelerometer>

	// Read BME280 Data
	readTempHumPres(bme280_data_0, hi2c_temp, 0);
 8002324:	2200      	movs	r2, #0
 8002326:	68b9      	ldr	r1, [r7, #8]
 8002328:	4866      	ldr	r0, [pc, #408]	@ (80024c4 <readAllSensors+0x1b4>)
 800232a:	f7fe f9cf 	bl	80006cc <readTempHumPres>
	readTempHumPres(bme280_data_1, hi2c_temp, 1);
 800232e:	2201      	movs	r2, #1
 8002330:	68b9      	ldr	r1, [r7, #8]
 8002332:	4865      	ldr	r0, [pc, #404]	@ (80024c8 <readAllSensors+0x1b8>)
 8002334:	f7fe f9ca 	bl	80006cc <readTempHumPres>

	uint16_t time = getTimestampMilliseconds(hrtc);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 f903 	bl	8002544 <getTimestampMilliseconds>
 800233e:	4603      	mov	r3, r0
 8002340:	82fb      	strh	r3, [r7, #22]
	uint8_t array_ptr = 0;
 8002342:	2300      	movs	r3, #0
 8002344:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	// Store the new read in the buffer if there is space
	if (byte_tracker < (PAGE_SIZE - READ_SIZE)) {
 8002348:	4b60      	ldr	r3, [pc, #384]	@ (80024cc <readAllSensors+0x1bc>)
 800234a:	881b      	ldrh	r3, [r3, #0]
 800234c:	2bea      	cmp	r3, #234	@ 0xea
 800234e:	f200 80b2 	bhi.w	80024b6 <readAllSensors+0x1a6>
		// Store the timestamp in the buffer (Little Endian)
		data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = (uint8_t) (time & 0xFF); 		// Least significant byte (LSB)
 8002352:	4b5f      	ldr	r3, [pc, #380]	@ (80024d0 <readAllSensors+0x1c0>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	461a      	mov	r2, r3
 8002358:	4b5c      	ldr	r3, [pc, #368]	@ (80024cc <readAllSensors+0x1bc>)
 800235a:	881b      	ldrh	r3, [r3, #0]
 800235c:	4619      	mov	r1, r3
 800235e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002362:	440b      	add	r3, r1
 8002364:	8af9      	ldrh	r1, [r7, #22]
 8002366:	b2c8      	uxtb	r0, r1
 8002368:	495a      	ldr	r1, [pc, #360]	@ (80024d4 <readAllSensors+0x1c4>)
 800236a:	0212      	lsls	r2, r2, #8
 800236c:	440a      	add	r2, r1
 800236e:	4413      	add	r3, r2
 8002370:	4602      	mov	r2, r0
 8002372:	701a      	strb	r2, [r3, #0]
		array_ptr += 1;
 8002374:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002378:	3301      	adds	r3, #1
 800237a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = (uint8_t) ((time >> 8) & 0xFF); // Most significant byte (MSB)
 800237e:	8afb      	ldrh	r3, [r7, #22]
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	b299      	uxth	r1, r3
 8002384:	4b52      	ldr	r3, [pc, #328]	@ (80024d0 <readAllSensors+0x1c0>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	461a      	mov	r2, r3
 800238a:	4b50      	ldr	r3, [pc, #320]	@ (80024cc <readAllSensors+0x1bc>)
 800238c:	881b      	ldrh	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002394:	4403      	add	r3, r0
 8002396:	b2c8      	uxtb	r0, r1
 8002398:	494e      	ldr	r1, [pc, #312]	@ (80024d4 <readAllSensors+0x1c4>)
 800239a:	0212      	lsls	r2, r2, #8
 800239c:	440a      	add	r2, r1
 800239e:	4413      	add	r3, r2
 80023a0:	4602      	mov	r2, r0
 80023a2:	701a      	strb	r2, [r3, #0]
		array_ptr += 1;
 80023a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023a8:	3301      	adds	r3, #1
 80023aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		// Store the accelerometer data
		for (int i = 0; i < 6; i++) {
 80023ae:	2300      	movs	r3, #0
 80023b0:	623b      	str	r3, [r7, #32]
 80023b2:	e01a      	b.n	80023ea <readAllSensors+0xda>
		  data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = accel_data[i];
 80023b4:	4b46      	ldr	r3, [pc, #280]	@ (80024d0 <readAllSensors+0x1c0>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	461c      	mov	r4, r3
 80023ba:	4b44      	ldr	r3, [pc, #272]	@ (80024cc <readAllSensors+0x1bc>)
 80023bc:	881b      	ldrh	r3, [r3, #0]
 80023be:	461a      	mov	r2, r3
 80023c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023c4:	4413      	add	r3, r2
 80023c6:	493e      	ldr	r1, [pc, #248]	@ (80024c0 <readAllSensors+0x1b0>)
 80023c8:	6a3a      	ldr	r2, [r7, #32]
 80023ca:	440a      	add	r2, r1
 80023cc:	7810      	ldrb	r0, [r2, #0]
 80023ce:	4941      	ldr	r1, [pc, #260]	@ (80024d4 <readAllSensors+0x1c4>)
 80023d0:	0222      	lsls	r2, r4, #8
 80023d2:	440a      	add	r2, r1
 80023d4:	4413      	add	r3, r2
 80023d6:	4602      	mov	r2, r0
 80023d8:	701a      	strb	r2, [r3, #0]
		  array_ptr += 1;
 80023da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023de:	3301      	adds	r3, #1
 80023e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		for (int i = 0; i < 6; i++) {
 80023e4:	6a3b      	ldr	r3, [r7, #32]
 80023e6:	3301      	adds	r3, #1
 80023e8:	623b      	str	r3, [r7, #32]
 80023ea:	6a3b      	ldr	r3, [r7, #32]
 80023ec:	2b05      	cmp	r3, #5
 80023ee:	dde1      	ble.n	80023b4 <readAllSensors+0xa4>
		}

		// Store the BME280_0 Data
		for (int i = 0; i < 6; i++) {
 80023f0:	2300      	movs	r3, #0
 80023f2:	61fb      	str	r3, [r7, #28]
 80023f4:	e01a      	b.n	800242c <readAllSensors+0x11c>
		  data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = bme280_data_0[i];
 80023f6:	4b36      	ldr	r3, [pc, #216]	@ (80024d0 <readAllSensors+0x1c0>)
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	461c      	mov	r4, r3
 80023fc:	4b33      	ldr	r3, [pc, #204]	@ (80024cc <readAllSensors+0x1bc>)
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	461a      	mov	r2, r3
 8002402:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002406:	4413      	add	r3, r2
 8002408:	492e      	ldr	r1, [pc, #184]	@ (80024c4 <readAllSensors+0x1b4>)
 800240a:	69fa      	ldr	r2, [r7, #28]
 800240c:	440a      	add	r2, r1
 800240e:	7810      	ldrb	r0, [r2, #0]
 8002410:	4930      	ldr	r1, [pc, #192]	@ (80024d4 <readAllSensors+0x1c4>)
 8002412:	0222      	lsls	r2, r4, #8
 8002414:	440a      	add	r2, r1
 8002416:	4413      	add	r3, r2
 8002418:	4602      	mov	r2, r0
 800241a:	701a      	strb	r2, [r3, #0]
		  array_ptr += 1;
 800241c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002420:	3301      	adds	r3, #1
 8002422:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		for (int i = 0; i < 6; i++) {
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3301      	adds	r3, #1
 800242a:	61fb      	str	r3, [r7, #28]
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	2b05      	cmp	r3, #5
 8002430:	dde1      	ble.n	80023f6 <readAllSensors+0xe6>
		}

		// Store the BME280_1 Data
		for (int i = 0; i < 6; i++) {
 8002432:	2300      	movs	r3, #0
 8002434:	61bb      	str	r3, [r7, #24]
 8002436:	e01a      	b.n	800246e <readAllSensors+0x15e>
		  data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = bme280_data_1[i];
 8002438:	4b25      	ldr	r3, [pc, #148]	@ (80024d0 <readAllSensors+0x1c0>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	461c      	mov	r4, r3
 800243e:	4b23      	ldr	r3, [pc, #140]	@ (80024cc <readAllSensors+0x1bc>)
 8002440:	881b      	ldrh	r3, [r3, #0]
 8002442:	461a      	mov	r2, r3
 8002444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002448:	4413      	add	r3, r2
 800244a:	491f      	ldr	r1, [pc, #124]	@ (80024c8 <readAllSensors+0x1b8>)
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	440a      	add	r2, r1
 8002450:	7810      	ldrb	r0, [r2, #0]
 8002452:	4920      	ldr	r1, [pc, #128]	@ (80024d4 <readAllSensors+0x1c4>)
 8002454:	0222      	lsls	r2, r4, #8
 8002456:	440a      	add	r2, r1
 8002458:	4413      	add	r3, r2
 800245a:	4602      	mov	r2, r0
 800245c:	701a      	strb	r2, [r3, #0]
		  array_ptr += 1;
 800245e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002462:	3301      	adds	r3, #1
 8002464:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		for (int i = 0; i < 6; i++) {
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	3301      	adds	r3, #1
 800246c:	61bb      	str	r3, [r7, #24]
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	2b05      	cmp	r3, #5
 8002472:	dde1      	ble.n	8002438 <readAllSensors+0x128>
		}

		// Store the flight state and peripheral status in the final byte
		data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = combine_system_status();
 8002474:	4b16      	ldr	r3, [pc, #88]	@ (80024d0 <readAllSensors+0x1c0>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	461d      	mov	r5, r3
 800247a:	4b14      	ldr	r3, [pc, #80]	@ (80024cc <readAllSensors+0x1bc>)
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	461a      	mov	r2, r3
 8002480:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002484:	18d4      	adds	r4, r2, r3
 8002486:	f7ff fc8b 	bl	8001da0 <combine_system_status>
 800248a:	4603      	mov	r3, r0
 800248c:	4619      	mov	r1, r3
 800248e:	4a11      	ldr	r2, [pc, #68]	@ (80024d4 <readAllSensors+0x1c4>)
 8002490:	022b      	lsls	r3, r5, #8
 8002492:	4413      	add	r3, r2
 8002494:	4423      	add	r3, r4
 8002496:	460a      	mov	r2, r1
 8002498:	701a      	strb	r2, [r3, #0]
		array_ptr += 1;
 800249a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800249e:	3301      	adds	r3, #1
 80024a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		byte_tracker = byte_tracker + (array_ptr);
 80024a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	4b08      	ldr	r3, [pc, #32]	@ (80024cc <readAllSensors+0x1bc>)
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	4413      	add	r3, r2
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	4b06      	ldr	r3, [pc, #24]	@ (80024cc <readAllSensors+0x1bc>)
 80024b4:	801a      	strh	r2, [r3, #0]
	}
}
 80024b6:	bf00      	nop
 80024b8:	3728      	adds	r7, #40	@ 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bdb0      	pop	{r4, r5, r7, pc}
 80024be:	bf00      	nop
 80024c0:	200005bc 	.word	0x200005bc
 80024c4:	200005c4 	.word	0x200005c4
 80024c8:	200005cc 	.word	0x200005cc
 80024cc:	200005d8 	.word	0x200005d8
 80024d0:	200005b8 	.word	0x200005b8
 80024d4:	200003b8 	.word	0x200003b8

080024d8 <initialise_rtc_default>:
    .Month = RTC_MONTH_JANUARY, // Set default month (e.g., January)
    .Date = 1, // Set default day of the month
    .Year = 24 // Set default year (e.g., 2021)
};

void initialise_rtc_default(RTC_HandleTypeDef* hrtc) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
    // Enable access to the backup domain
    __HAL_RCC_PWR_CLK_ENABLE();
 80024e0:	2300      	movs	r3, #0
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	4b13      	ldr	r3, [pc, #76]	@ (8002534 <initialise_rtc_default+0x5c>)
 80024e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e8:	4a12      	ldr	r2, [pc, #72]	@ (8002534 <initialise_rtc_default+0x5c>)
 80024ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80024f0:	4b10      	ldr	r3, [pc, #64]	@ (8002534 <initialise_rtc_default+0x5c>)
 80024f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	68fb      	ldr	r3, [r7, #12]
    HAL_PWR_EnableBkUpAccess();
 80024fc:	f003 fc46 	bl	8005d8c <HAL_PWR_EnableBkUpAccess>

    // Reset the RTC
    __HAL_RCC_BACKUPRESET_FORCE();
 8002500:	4b0d      	ldr	r3, [pc, #52]	@ (8002538 <initialise_rtc_default+0x60>)
 8002502:	2201      	movs	r2, #1
 8002504:	601a      	str	r2, [r3, #0]
    __HAL_RCC_BACKUPRESET_RELEASE();
 8002506:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <initialise_rtc_default+0x60>)
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]

    // Initialize RTC hardware
    HAL_RTC_MspInit(hrtc);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 fa61 	bl	80029d4 <HAL_RTC_MspInit>

    // Set default time and date
    HAL_RTC_SetTime(hrtc, &defaultTime, RTC_FORMAT_BIN);
 8002512:	2200      	movs	r2, #0
 8002514:	4909      	ldr	r1, [pc, #36]	@ (800253c <initialise_rtc_default+0x64>)
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f004 fafb 	bl	8006b12 <HAL_RTC_SetTime>
    HAL_RTC_SetDate(hrtc, &defaultDate, RTC_FORMAT_BIN);
 800251c:	2200      	movs	r2, #0
 800251e:	4908      	ldr	r1, [pc, #32]	@ (8002540 <initialise_rtc_default+0x68>)
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f004 fbee 	bl	8006d02 <HAL_RTC_SetDate>

    // Disable access to the backup domain
    HAL_PWR_DisableBkUpAccess();
 8002526:	f003 fc45 	bl	8005db4 <HAL_PWR_DisableBkUpAccess>
}
 800252a:	bf00      	nop
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40023800 	.word	0x40023800
 8002538:	42470e40 	.word	0x42470e40
 800253c:	20000620 	.word	0x20000620
 8002540:	20000018 	.word	0x20000018

08002544 <getTimestampMilliseconds>:

uint32_t getTimestampMilliseconds(RTC_HandleTypeDef* hrtc) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b08c      	sub	sp, #48	@ 0x30
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef rtcTime;
    RTC_DateTypeDef rtcDate;

    // Read RTC time and date
    HAL_RTC_GetTime(hrtc, &rtcTime, RTC_FORMAT_BIN);
 800254c:	f107 0310 	add.w	r3, r7, #16
 8002550:	2200      	movs	r2, #0
 8002552:	4619      	mov	r1, r3
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f004 fb76 	bl	8006c46 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(hrtc, &rtcDate, RTC_FORMAT_BIN);
 800255a:	f107 030c 	add.w	r3, r7, #12
 800255e:	2200      	movs	r2, #0
 8002560:	4619      	mov	r1, r3
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f004 fc51 	bl	8006e0a <HAL_RTC_GetDate>

    // Calculate timestamp in milliseconds
    uint32_t timestampSeconds = rtcTime.Seconds + rtcTime.Minutes * 60 + rtcTime.Hours * 3600;
 8002568:	7cbb      	ldrb	r3, [r7, #18]
 800256a:	4619      	mov	r1, r3
 800256c:	7c7b      	ldrb	r3, [r7, #17]
 800256e:	461a      	mov	r2, r3
 8002570:	4613      	mov	r3, r2
 8002572:	011b      	lsls	r3, r3, #4
 8002574:	1a9b      	subs	r3, r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	18ca      	adds	r2, r1, r3
 800257a:	7c3b      	ldrb	r3, [r7, #16]
 800257c:	4619      	mov	r1, r3
 800257e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002582:	fb01 f303 	mul.w	r3, r1, r3
 8002586:	4413      	add	r3, r2
 8002588:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t timestampMilliseconds = timestampSeconds * 1000;
 800258a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800258c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002590:	fb02 f303 	mul.w	r3, r2, r3
 8002594:	62bb      	str	r3, [r7, #40]	@ 0x28
    float subsecondsFraction = (float)(rtcTime.SecondFraction - rtcTime.SubSeconds) / (rtcTime.SecondFraction + 1);
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	ee07 3a90 	vmov	s15, r3
 80025a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	3301      	adds	r3, #1
 80025a8:	ee07 3a90 	vmov	s15, r3
 80025ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025b4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    timestampMilliseconds += subsecondsFraction * 1000;
 80025b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ba:	ee07 3a90 	vmov	s15, r3
 80025be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025c2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80025c6:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80025e8 <getTimestampMilliseconds+0xa4>
 80025ca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80025ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025d6:	ee17 3a90 	vmov	r3, s15
 80025da:	62bb      	str	r3, [r7, #40]	@ 0x28

    return timestampMilliseconds;
 80025dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3730      	adds	r7, #48	@ 0x30
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	447a0000 	.word	0x447a0000

080025ec <spi_sendOp_readByte>:
#ifndef SRC_SPI_DRIVER_C_
#define SRC_SPI_DRIVER_C_

#include "spi_driver.h"

HAL_StatusTypeDef spi_sendOp_readByte(uint8_t* opcode, SPI_HandleTypeDef *hspi, uint8_t* data_ptr, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_CS) {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
 80025f8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status;
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_RESET);	// Set the chip select pin to low to initiate SPI comms
 80025fa:	8c3b      	ldrh	r3, [r7, #32]
 80025fc:	2200      	movs	r2, #0
 80025fe:	4619      	mov	r1, r3
 8002600:	6838      	ldr	r0, [r7, #0]
 8002602:	f002 fb01 	bl	8004c08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, opcode, 1, TIMEOUT_SML);			// Write the write enable value to the Flash to initial reading
 8002606:	2302      	movs	r3, #2
 8002608:	2201      	movs	r2, #1
 800260a:	68f9      	ldr	r1, [r7, #12]
 800260c:	68b8      	ldr	r0, [r7, #8]
 800260e:	f004 fd92 	bl	8007136 <HAL_SPI_Transmit>
	status = HAL_SPI_Receive(hspi, data_ptr, 1, TIMEOUT_SML);
 8002612:	2302      	movs	r3, #2
 8002614:	2201      	movs	r2, #1
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	68b8      	ldr	r0, [r7, #8]
 800261a:	f004 fecf 	bl	80073bc <HAL_SPI_Receive>
 800261e:	4603      	mov	r3, r0
 8002620:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_SET);
 8002622:	8c3b      	ldrh	r3, [r7, #32]
 8002624:	2201      	movs	r2, #1
 8002626:	4619      	mov	r1, r3
 8002628:	6838      	ldr	r0, [r7, #0]
 800262a:	f002 faed 	bl	8004c08 <HAL_GPIO_WritePin>
	return status;
 800262e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <perform_operation>:

HAL_StatusTypeDef perform_operation(uint8_t* opcode, SPI_HandleTypeDef *hspi, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_CS) {
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
 8002644:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status;
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_RESET);				// Set the chip select pin to low to initiate SPI comms
 8002646:	887b      	ldrh	r3, [r7, #2]
 8002648:	2200      	movs	r2, #0
 800264a:	4619      	mov	r1, r3
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f002 fadb 	bl	8004c08 <HAL_GPIO_WritePin>
	status = HAL_SPI_Transmit(hspi, opcode, 1, TIMEOUT_SML);				// Write the opcode value
 8002652:	2302      	movs	r3, #2
 8002654:	2201      	movs	r2, #1
 8002656:	68f9      	ldr	r1, [r7, #12]
 8002658:	68b8      	ldr	r0, [r7, #8]
 800265a:	f004 fd6c 	bl	8007136 <HAL_SPI_Transmit>
 800265e:	4603      	mov	r3, r0
 8002660:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_SET);
 8002662:	887b      	ldrh	r3, [r7, #2]
 8002664:	2201      	movs	r2, #1
 8002666:	4619      	mov	r1, r3
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f002 facd 	bl	8004c08 <HAL_GPIO_WritePin>

	return status;
 800266e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002670:	4618      	mov	r0, r3
 8002672:	3718      	adds	r7, #24
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <spi_read_data>:

HAL_StatusTypeDef spi_read_data(uint8_t* opcode, uint16_t data_size, uint8_t data_read[data_size], SPI_HandleTypeDef *hspi, uint32_t addr, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_CS) {
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	607a      	str	r2, [r7, #4]
 8002682:	603b      	str	r3, [r7, #0]
 8002684:	460b      	mov	r3, r1
 8002686:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef status;

	// Split the 24 bit address into three 8 bit ints
	uint8_t addrL = addr & 0xFF;  // Get the low byte
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	b2db      	uxtb	r3, r3
 800268c:	75bb      	strb	r3, [r7, #22]
	uint8_t addrM = (addr >> 8) & 0xFF;  // Get the middle byte
 800268e:	6a3b      	ldr	r3, [r7, #32]
 8002690:	0a1b      	lsrs	r3, r3, #8
 8002692:	b2db      	uxtb	r3, r3
 8002694:	757b      	strb	r3, [r7, #21]
	uint8_t addrH = (addr >> 16) & 0xFF;  // Get the high byte
 8002696:	6a3b      	ldr	r3, [r7, #32]
 8002698:	0c1b      	lsrs	r3, r3, #16
 800269a:	b2db      	uxtb	r3, r3
 800269c:	753b      	strb	r3, [r7, #20]

	// Read the data denoted by the given address
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_RESET);
 800269e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80026a0:	2200      	movs	r2, #0
 80026a2:	4619      	mov	r1, r3
 80026a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80026a6:	f002 faaf 	bl	8004c08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, opcode, 1, TIMEOUT_SML);	// Write the read enable value
 80026aa:	2302      	movs	r3, #2
 80026ac:	2201      	movs	r2, #1
 80026ae:	68f9      	ldr	r1, [r7, #12]
 80026b0:	6838      	ldr	r0, [r7, #0]
 80026b2:	f004 fd40 	bl	8007136 <HAL_SPI_Transmit>

	// Transmit the 24 bit address of the page to initialise read from
	HAL_SPI_Transmit(hspi, &addrH, 1, TIMEOUT_SML);
 80026b6:	f107 0114 	add.w	r1, r7, #20
 80026ba:	2302      	movs	r3, #2
 80026bc:	2201      	movs	r2, #1
 80026be:	6838      	ldr	r0, [r7, #0]
 80026c0:	f004 fd39 	bl	8007136 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &addrM, 1, TIMEOUT_SML);
 80026c4:	f107 0115 	add.w	r1, r7, #21
 80026c8:	2302      	movs	r3, #2
 80026ca:	2201      	movs	r2, #1
 80026cc:	6838      	ldr	r0, [r7, #0]
 80026ce:	f004 fd32 	bl	8007136 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &addrL, 1, TIMEOUT_SML);
 80026d2:	f107 0116 	add.w	r1, r7, #22
 80026d6:	2302      	movs	r3, #2
 80026d8:	2201      	movs	r2, #1
 80026da:	6838      	ldr	r0, [r7, #0]
 80026dc:	f004 fd2b 	bl	8007136 <HAL_SPI_Transmit>

	status = HAL_SPI_Receive(hspi, data_read, data_size, TIMEOUT_LRG);
 80026e0:	897a      	ldrh	r2, [r7, #10]
 80026e2:	2364      	movs	r3, #100	@ 0x64
 80026e4:	6879      	ldr	r1, [r7, #4]
 80026e6:	6838      	ldr	r0, [r7, #0]
 80026e8:	f004 fe68 	bl	80073bc <HAL_SPI_Receive>
 80026ec:	4603      	mov	r3, r0
 80026ee:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_SET);
 80026f0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80026f2:	2201      	movs	r2, #1
 80026f4:	4619      	mov	r1, r3
 80026f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80026f8:	f002 fa86 	bl	8004c08 <HAL_GPIO_WritePin>

	return status;
 80026fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3718      	adds	r7, #24
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <spi_write_data_dma>:
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_SET);	// Set the chip select pin to high to remove the Flash from the SPI bus

	return status;
}

HAL_StatusTypeDef spi_write_data_dma(uint8_t* opcode, uint16_t data_size, uint8_t data_write[data_size], SPI_HandleTypeDef *hspi, uint32_t addr, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_CS) {
 8002706:	b580      	push	{r7, lr}
 8002708:	b086      	sub	sp, #24
 800270a:	af00      	add	r7, sp, #0
 800270c:	60f8      	str	r0, [r7, #12]
 800270e:	607a      	str	r2, [r7, #4]
 8002710:	603b      	str	r3, [r7, #0]
 8002712:	460b      	mov	r3, r1
 8002714:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;

    // Split the 24 bit address into three 8 bit ints
    uint8_t addrL = addr & 0xFF;  			// Get the low byte
 8002716:	6a3b      	ldr	r3, [r7, #32]
 8002718:	b2db      	uxtb	r3, r3
 800271a:	75bb      	strb	r3, [r7, #22]
    uint8_t addrM = (addr >> 8) & 0xFF;  	// Get the middle byte
 800271c:	6a3b      	ldr	r3, [r7, #32]
 800271e:	0a1b      	lsrs	r3, r3, #8
 8002720:	b2db      	uxtb	r3, r3
 8002722:	757b      	strb	r3, [r7, #21]
    uint8_t addrH = (addr >> 16) & 0xFF;  	// Get the high byte
 8002724:	6a3b      	ldr	r3, [r7, #32]
 8002726:	0c1b      	lsrs	r3, r3, #16
 8002728:	b2db      	uxtb	r3, r3
 800272a:	753b      	strb	r3, [r7, #20]

    // Send the PageWrite command
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_RESET);	// Set the chip select pin to low to initiate SPI comms
 800272c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800272e:	2200      	movs	r2, #0
 8002730:	4619      	mov	r1, r3
 8002732:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002734:	f002 fa68 	bl	8004c08 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi, opcode, 1, TIMEOUT_SML);					// Write the write enable value to the Flash to initial writing
 8002738:	2302      	movs	r3, #2
 800273a:	2201      	movs	r2, #1
 800273c:	68f9      	ldr	r1, [r7, #12]
 800273e:	6838      	ldr	r0, [r7, #0]
 8002740:	f004 fcf9 	bl	8007136 <HAL_SPI_Transmit>

    // Transmit the 24 bit address of the page to write to
    HAL_SPI_Transmit(hspi, &addrH, 1, TIMEOUT_SML);
 8002744:	f107 0114 	add.w	r1, r7, #20
 8002748:	2302      	movs	r3, #2
 800274a:	2201      	movs	r2, #1
 800274c:	6838      	ldr	r0, [r7, #0]
 800274e:	f004 fcf2 	bl	8007136 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hspi, &addrM, 1, TIMEOUT_SML);
 8002752:	f107 0115 	add.w	r1, r7, #21
 8002756:	2302      	movs	r3, #2
 8002758:	2201      	movs	r2, #1
 800275a:	6838      	ldr	r0, [r7, #0]
 800275c:	f004 fceb 	bl	8007136 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hspi, &addrL, 1, TIMEOUT_SML);
 8002760:	f107 0116 	add.w	r1, r7, #22
 8002764:	2302      	movs	r3, #2
 8002766:	2201      	movs	r2, #1
 8002768:	6838      	ldr	r0, [r7, #0]
 800276a:	f004 fce4 	bl	8007136 <HAL_SPI_Transmit>

    // Start the DMA transfer
    status = HAL_SPI_Transmit_DMA(hspi, data_write, data_size);
 800276e:	897b      	ldrh	r3, [r7, #10]
 8002770:	461a      	mov	r2, r3
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	6838      	ldr	r0, [r7, #0]
 8002776:	f005 f8e9 	bl	800794c <HAL_SPI_Transmit_DMA>
 800277a:	4603      	mov	r3, r0
 800277c:	75fb      	strb	r3, [r7, #23]

    return status;
 800277e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	607b      	str	r3, [r7, #4]
 8002792:	4b10      	ldr	r3, [pc, #64]	@ (80027d4 <HAL_MspInit+0x4c>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	4a0f      	ldr	r2, [pc, #60]	@ (80027d4 <HAL_MspInit+0x4c>)
 8002798:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800279c:	6453      	str	r3, [r2, #68]	@ 0x44
 800279e:	4b0d      	ldr	r3, [pc, #52]	@ (80027d4 <HAL_MspInit+0x4c>)
 80027a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	603b      	str	r3, [r7, #0]
 80027ae:	4b09      	ldr	r3, [pc, #36]	@ (80027d4 <HAL_MspInit+0x4c>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b2:	4a08      	ldr	r2, [pc, #32]	@ (80027d4 <HAL_MspInit+0x4c>)
 80027b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ba:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <HAL_MspInit+0x4c>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c2:	603b      	str	r3, [r7, #0]
 80027c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	40023800 	.word	0x40023800

080027d8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08a      	sub	sp, #40	@ 0x28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 0314 	add.w	r3, r7, #20
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a24      	ldr	r2, [pc, #144]	@ (8002888 <HAL_CAN_MspInit+0xb0>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d141      	bne.n	800287e <HAL_CAN_MspInit+0xa6>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	4b23      	ldr	r3, [pc, #140]	@ (800288c <HAL_CAN_MspInit+0xb4>)
 8002800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002802:	4a22      	ldr	r2, [pc, #136]	@ (800288c <HAL_CAN_MspInit+0xb4>)
 8002804:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002808:	6413      	str	r3, [r2, #64]	@ 0x40
 800280a:	4b20      	ldr	r3, [pc, #128]	@ (800288c <HAL_CAN_MspInit+0xb4>)
 800280c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	4b1c      	ldr	r3, [pc, #112]	@ (800288c <HAL_CAN_MspInit+0xb4>)
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	4a1b      	ldr	r2, [pc, #108]	@ (800288c <HAL_CAN_MspInit+0xb4>)
 8002820:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002824:	6413      	str	r3, [r2, #64]	@ 0x40
 8002826:	4b19      	ldr	r3, [pc, #100]	@ (800288c <HAL_CAN_MspInit+0xb4>)
 8002828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	4b15      	ldr	r3, [pc, #84]	@ (800288c <HAL_CAN_MspInit+0xb4>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	4a14      	ldr	r2, [pc, #80]	@ (800288c <HAL_CAN_MspInit+0xb4>)
 800283c:	f043 0302 	orr.w	r3, r3, #2
 8002840:	6313      	str	r3, [r2, #48]	@ 0x30
 8002842:	4b12      	ldr	r3, [pc, #72]	@ (800288c <HAL_CAN_MspInit+0xb4>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	60bb      	str	r3, [r7, #8]
 800284c:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800284e:	2360      	movs	r3, #96	@ 0x60
 8002850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002852:	2302      	movs	r3, #2
 8002854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800285a:	2303      	movs	r3, #3
 800285c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800285e:	2309      	movs	r3, #9
 8002860:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002862:	f107 0314 	add.w	r3, r7, #20
 8002866:	4619      	mov	r1, r3
 8002868:	4809      	ldr	r0, [pc, #36]	@ (8002890 <HAL_CAN_MspInit+0xb8>)
 800286a:	f002 f809 	bl	8004880 <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800286e:	2200      	movs	r2, #0
 8002870:	2100      	movs	r1, #0
 8002872:	2040      	movs	r0, #64	@ 0x40
 8002874:	f001 fbcb 	bl	800400e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002878:	2040      	movs	r0, #64	@ 0x40
 800287a:	f001 fbe4 	bl	8004046 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN2_MspInit 1 */

  }

}
 800287e:	bf00      	nop
 8002880:	3728      	adds	r7, #40	@ 0x28
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40006800 	.word	0x40006800
 800288c:	40023800 	.word	0x40023800
 8002890:	40020400 	.word	0x40020400

08002894 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08c      	sub	sp, #48	@ 0x30
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289c:	f107 031c 	add.w	r3, r7, #28
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a42      	ldr	r2, [pc, #264]	@ (80029bc <HAL_I2C_MspInit+0x128>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d12d      	bne.n	8002912 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
 80028ba:	4b41      	ldr	r3, [pc, #260]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	4a40      	ldr	r2, [pc, #256]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 80028c0:	f043 0302 	orr.w	r3, r3, #2
 80028c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c6:	4b3e      	ldr	r3, [pc, #248]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	61bb      	str	r3, [r7, #24]
 80028d0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80028d2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80028d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028d8:	2312      	movs	r3, #18
 80028da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028dc:	2300      	movs	r3, #0
 80028de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e0:	2303      	movs	r3, #3
 80028e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028e4:	2304      	movs	r3, #4
 80028e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028e8:	f107 031c 	add.w	r3, r7, #28
 80028ec:	4619      	mov	r1, r3
 80028ee:	4835      	ldr	r0, [pc, #212]	@ (80029c4 <HAL_I2C_MspInit+0x130>)
 80028f0:	f001 ffc6 	bl	8004880 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
 80028f8:	4b31      	ldr	r3, [pc, #196]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 80028fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fc:	4a30      	ldr	r2, [pc, #192]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 80028fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002902:	6413      	str	r3, [r2, #64]	@ 0x40
 8002904:	4b2e      	ldr	r3, [pc, #184]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 8002906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002908:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002910:	e050      	b.n	80029b4 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a2c      	ldr	r2, [pc, #176]	@ (80029c8 <HAL_I2C_MspInit+0x134>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d14b      	bne.n	80029b4 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800291c:	2300      	movs	r3, #0
 800291e:	613b      	str	r3, [r7, #16]
 8002920:	4b27      	ldr	r3, [pc, #156]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	4a26      	ldr	r2, [pc, #152]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 8002926:	f043 0304 	orr.w	r3, r3, #4
 800292a:	6313      	str	r3, [r2, #48]	@ 0x30
 800292c:	4b24      	ldr	r3, [pc, #144]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 800292e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	613b      	str	r3, [r7, #16]
 8002936:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002938:	2300      	movs	r3, #0
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	4b20      	ldr	r3, [pc, #128]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 800293e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002940:	4a1f      	ldr	r2, [pc, #124]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	6313      	str	r3, [r2, #48]	@ 0x30
 8002948:	4b1d      	ldr	r3, [pc, #116]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 800294a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002954:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002958:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800295a:	2312      	movs	r3, #18
 800295c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295e:	2300      	movs	r3, #0
 8002960:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002962:	2303      	movs	r3, #3
 8002964:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002966:	2304      	movs	r3, #4
 8002968:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800296a:	f107 031c 	add.w	r3, r7, #28
 800296e:	4619      	mov	r1, r3
 8002970:	4816      	ldr	r0, [pc, #88]	@ (80029cc <HAL_I2C_MspInit+0x138>)
 8002972:	f001 ff85 	bl	8004880 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002976:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800297a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800297c:	2312      	movs	r3, #18
 800297e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002980:	2300      	movs	r3, #0
 8002982:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002984:	2303      	movs	r3, #3
 8002986:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002988:	2304      	movs	r3, #4
 800298a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800298c:	f107 031c 	add.w	r3, r7, #28
 8002990:	4619      	mov	r1, r3
 8002992:	480f      	ldr	r0, [pc, #60]	@ (80029d0 <HAL_I2C_MspInit+0x13c>)
 8002994:	f001 ff74 	bl	8004880 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002998:	2300      	movs	r3, #0
 800299a:	60bb      	str	r3, [r7, #8]
 800299c:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	4a07      	ldr	r2, [pc, #28]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 80029a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80029a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80029a8:	4b05      	ldr	r3, [pc, #20]	@ (80029c0 <HAL_I2C_MspInit+0x12c>)
 80029aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029b0:	60bb      	str	r3, [r7, #8]
 80029b2:	68bb      	ldr	r3, [r7, #8]
}
 80029b4:	bf00      	nop
 80029b6:	3730      	adds	r7, #48	@ 0x30
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40005400 	.word	0x40005400
 80029c0:	40023800 	.word	0x40023800
 80029c4:	40020400 	.word	0x40020400
 80029c8:	40005c00 	.word	0x40005c00
 80029cc:	40020800 	.word	0x40020800
 80029d0:	40020000 	.word	0x40020000

080029d4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08e      	sub	sp, #56	@ 0x38
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029dc:	f107 0308 	add.w	r3, r7, #8
 80029e0:	2230      	movs	r2, #48	@ 0x30
 80029e2:	2100      	movs	r1, #0
 80029e4:	4618      	mov	r0, r3
 80029e6:	f006 fdaf 	bl	8009548 <memset>
  if(hrtc->Instance==RTC)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002a20 <HAL_RTC_MspInit+0x4c>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d111      	bne.n	8002a18 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80029f4:	2320      	movs	r3, #32
 80029f6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80029f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029fc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029fe:	f107 0308 	add.w	r3, r7, #8
 8002a02:	4618      	mov	r0, r3
 8002a04:	f003 fe42 	bl	800668c <HAL_RCCEx_PeriphCLKConfig>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002a0e:	f7ff fa39 	bl	8001e84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a12:	4b04      	ldr	r3, [pc, #16]	@ (8002a24 <HAL_RTC_MspInit+0x50>)
 8002a14:	2201      	movs	r2, #1
 8002a16:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8002a18:	bf00      	nop
 8002a1a:	3738      	adds	r7, #56	@ 0x38
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	40002800 	.word	0x40002800
 8002a24:	42470e3c 	.word	0x42470e3c

08002a28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08c      	sub	sp, #48	@ 0x30
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a30:	f107 031c 	add.w	r3, r7, #28
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
 8002a3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a6f      	ldr	r2, [pc, #444]	@ (8002c04 <HAL_SPI_MspInit+0x1dc>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d15b      	bne.n	8002b02 <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61bb      	str	r3, [r7, #24]
 8002a4e:	4b6e      	ldr	r3, [pc, #440]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a52:	4a6d      	ldr	r2, [pc, #436]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002a54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a5a:	4b6b      	ldr	r3, [pc, #428]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a62:	61bb      	str	r3, [r7, #24]
 8002a64:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	4b67      	ldr	r3, [pc, #412]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6e:	4a66      	ldr	r2, [pc, #408]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002a70:	f043 0301 	orr.w	r3, r3, #1
 8002a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a76:	4b64      	ldr	r3, [pc, #400]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	617b      	str	r3, [r7, #20]
 8002a80:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002a82:	23e0      	movs	r3, #224	@ 0xe0
 8002a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a86:	2302      	movs	r3, #2
 8002a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a92:	2305      	movs	r3, #5
 8002a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a96:	f107 031c 	add.w	r3, r7, #28
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	485b      	ldr	r0, [pc, #364]	@ (8002c0c <HAL_SPI_MspInit+0x1e4>)
 8002a9e:	f001 feef 	bl	8004880 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002aa2:	4b5b      	ldr	r3, [pc, #364]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002aa4:	4a5b      	ldr	r2, [pc, #364]	@ (8002c14 <HAL_SPI_MspInit+0x1ec>)
 8002aa6:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002aa8:	4b59      	ldr	r3, [pc, #356]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002aaa:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002aae:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ab0:	4b57      	ldr	r3, [pc, #348]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002ab2:	2240      	movs	r2, #64	@ 0x40
 8002ab4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ab6:	4b56      	ldr	r3, [pc, #344]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002abc:	4b54      	ldr	r3, [pc, #336]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002abe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ac2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ac4:	4b52      	ldr	r3, [pc, #328]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002aca:	4b51      	ldr	r3, [pc, #324]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002ad0:	4b4f      	ldr	r3, [pc, #316]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002ad6:	4b4e      	ldr	r3, [pc, #312]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002ad8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002adc:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ade:	4b4c      	ldr	r3, [pc, #304]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002ae4:	484a      	ldr	r0, [pc, #296]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002ae6:	f001 fac9 	bl	800407c <HAL_DMA_Init>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002af0:	f7ff f9c8 	bl	8001e84 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a46      	ldr	r2, [pc, #280]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002af8:	649a      	str	r2, [r3, #72]	@ 0x48
 8002afa:	4a45      	ldr	r2, [pc, #276]	@ (8002c10 <HAL_SPI_MspInit+0x1e8>)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002b00:	e07c      	b.n	8002bfc <HAL_SPI_MspInit+0x1d4>
  else if(hspi->Instance==SPI2)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a44      	ldr	r2, [pc, #272]	@ (8002c18 <HAL_SPI_MspInit+0x1f0>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d177      	bne.n	8002bfc <HAL_SPI_MspInit+0x1d4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	613b      	str	r3, [r7, #16]
 8002b10:	4b3d      	ldr	r3, [pc, #244]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	4a3c      	ldr	r2, [pc, #240]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002b16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	4b36      	ldr	r3, [pc, #216]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b30:	4a35      	ldr	r2, [pc, #212]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002b32:	f043 0304 	orr.w	r3, r3, #4
 8002b36:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b38:	4b33      	ldr	r3, [pc, #204]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3c:	f003 0304 	and.w	r3, r3, #4
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b44:	2300      	movs	r3, #0
 8002b46:	60bb      	str	r3, [r7, #8]
 8002b48:	4b2f      	ldr	r3, [pc, #188]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4c:	4a2e      	ldr	r2, [pc, #184]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002b4e:	f043 0308 	orr.w	r3, r3, #8
 8002b52:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b54:	4b2c      	ldr	r3, [pc, #176]	@ (8002c08 <HAL_SPI_MspInit+0x1e0>)
 8002b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b58:	f003 0308 	and.w	r3, r3, #8
 8002b5c:	60bb      	str	r3, [r7, #8]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b60:	230c      	movs	r3, #12
 8002b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b64:	2302      	movs	r3, #2
 8002b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b70:	2305      	movs	r3, #5
 8002b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b74:	f107 031c 	add.w	r3, r7, #28
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4828      	ldr	r0, [pc, #160]	@ (8002c1c <HAL_SPI_MspInit+0x1f4>)
 8002b7c:	f001 fe80 	bl	8004880 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b80:	2308      	movs	r3, #8
 8002b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b84:	2302      	movs	r3, #2
 8002b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b90:	2305      	movs	r3, #5
 8002b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b94:	f107 031c 	add.w	r3, r7, #28
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4821      	ldr	r0, [pc, #132]	@ (8002c20 <HAL_SPI_MspInit+0x1f8>)
 8002b9c:	f001 fe70 	bl	8004880 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002ba0:	4b20      	ldr	r3, [pc, #128]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002ba2:	4a21      	ldr	r2, [pc, #132]	@ (8002c28 <HAL_SPI_MspInit+0x200>)
 8002ba4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bac:	4b1d      	ldr	r3, [pc, #116]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bae:	2240      	movs	r2, #64	@ 0x40
 8002bb0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bbe:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bc0:	4b18      	ldr	r3, [pc, #96]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bc6:	4b17      	ldr	r3, [pc, #92]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002bcc:	4b15      	ldr	r3, [pc, #84]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002bd2:	4b14      	ldr	r3, [pc, #80]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bd4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002bd8:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bda:	4b12      	ldr	r3, [pc, #72]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002be0:	4810      	ldr	r0, [pc, #64]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002be2:	f001 fa4b 	bl	800407c <HAL_DMA_Init>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <HAL_SPI_MspInit+0x1c8>
      Error_Handler();
 8002bec:	f7ff f94a 	bl	8001e84 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a0c      	ldr	r2, [pc, #48]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bf4:	649a      	str	r2, [r3, #72]	@ 0x48
 8002bf6:	4a0b      	ldr	r2, [pc, #44]	@ (8002c24 <HAL_SPI_MspInit+0x1fc>)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002bfc:	bf00      	nop
 8002bfe:	3730      	adds	r7, #48	@ 0x30
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	40013000 	.word	0x40013000
 8002c08:	40023800 	.word	0x40023800
 8002c0c:	40020000 	.word	0x40020000
 8002c10:	200001e8 	.word	0x200001e8
 8002c14:	40026458 	.word	0x40026458
 8002c18:	40003800 	.word	0x40003800
 8002c1c:	40020800 	.word	0x40020800
 8002c20:	40020c00 	.word	0x40020c00
 8002c24:	20000248 	.word	0x20000248
 8002c28:	40026070 	.word	0x40026070

08002c2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a1c      	ldr	r2, [pc, #112]	@ (8002cac <HAL_TIM_Base_MspInit+0x80>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d116      	bne.n	8002c6c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb0 <HAL_TIM_Base_MspInit+0x84>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	4a1a      	ldr	r2, [pc, #104]	@ (8002cb0 <HAL_TIM_Base_MspInit+0x84>)
 8002c48:	f043 0310 	orr.w	r3, r3, #16
 8002c4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c4e:	4b18      	ldr	r3, [pc, #96]	@ (8002cb0 <HAL_TIM_Base_MspInit+0x84>)
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	f003 0310 	and.w	r3, r3, #16
 8002c56:	60fb      	str	r3, [r7, #12]
 8002c58:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	2036      	movs	r0, #54	@ 0x36
 8002c60:	f001 f9d5 	bl	800400e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c64:	2036      	movs	r0, #54	@ 0x36
 8002c66:	f001 f9ee 	bl	8004046 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002c6a:	e01a      	b.n	8002ca2 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a10      	ldr	r2, [pc, #64]	@ (8002cb4 <HAL_TIM_Base_MspInit+0x88>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d115      	bne.n	8002ca2 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb0 <HAL_TIM_Base_MspInit+0x84>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	4a0c      	ldr	r2, [pc, #48]	@ (8002cb0 <HAL_TIM_Base_MspInit+0x84>)
 8002c80:	f043 0320 	orr.w	r3, r3, #32
 8002c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c86:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb0 <HAL_TIM_Base_MspInit+0x84>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f003 0320 	and.w	r3, r3, #32
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002c92:	2200      	movs	r2, #0
 8002c94:	2100      	movs	r1, #0
 8002c96:	2037      	movs	r0, #55	@ 0x37
 8002c98:	f001 f9b9 	bl	800400e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002c9c:	2037      	movs	r0, #55	@ 0x37
 8002c9e:	f001 f9d2 	bl	8004046 <HAL_NVIC_EnableIRQ>
}
 8002ca2:	bf00      	nop
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40001000 	.word	0x40001000
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	40001400 	.word	0x40001400

08002cb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b08a      	sub	sp, #40	@ 0x28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc0:	f107 0314 	add.w	r3, r7, #20
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	60da      	str	r2, [r3, #12]
 8002cce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <HAL_UART_MspInit+0x94>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d133      	bne.n	8002d42 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	613b      	str	r3, [r7, #16]
 8002cde:	4b1c      	ldr	r3, [pc, #112]	@ (8002d50 <HAL_UART_MspInit+0x98>)
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce2:	4a1b      	ldr	r2, [pc, #108]	@ (8002d50 <HAL_UART_MspInit+0x98>)
 8002ce4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ce8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cea:	4b19      	ldr	r3, [pc, #100]	@ (8002d50 <HAL_UART_MspInit+0x98>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60fb      	str	r3, [r7, #12]
 8002cfa:	4b15      	ldr	r3, [pc, #84]	@ (8002d50 <HAL_UART_MspInit+0x98>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfe:	4a14      	ldr	r2, [pc, #80]	@ (8002d50 <HAL_UART_MspInit+0x98>)
 8002d00:	f043 0308 	orr.w	r3, r3, #8
 8002d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d06:	4b12      	ldr	r3, [pc, #72]	@ (8002d50 <HAL_UART_MspInit+0x98>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0a:	f003 0308 	and.w	r3, r3, #8
 8002d0e:	60fb      	str	r3, [r7, #12]
 8002d10:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002d12:	2360      	movs	r3, #96	@ 0x60
 8002d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d16:	2302      	movs	r3, #2
 8002d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d22:	2307      	movs	r3, #7
 8002d24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d26:	f107 0314 	add.w	r3, r7, #20
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4809      	ldr	r0, [pc, #36]	@ (8002d54 <HAL_UART_MspInit+0x9c>)
 8002d2e:	f001 fda7 	bl	8004880 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002d32:	2200      	movs	r2, #0
 8002d34:	2100      	movs	r1, #0
 8002d36:	2026      	movs	r0, #38	@ 0x26
 8002d38:	f001 f969 	bl	800400e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d3c:	2026      	movs	r0, #38	@ 0x26
 8002d3e:	f001 f982 	bl	8004046 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002d42:	bf00      	nop
 8002d44:	3728      	adds	r7, #40	@ 0x28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40004400 	.word	0x40004400
 8002d50:	40023800 	.word	0x40023800
 8002d54:	40020c00 	.word	0x40020c00

08002d58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d5c:	bf00      	nop
 8002d5e:	e7fd      	b.n	8002d5c <NMI_Handler+0x4>

08002d60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d64:	bf00      	nop
 8002d66:	e7fd      	b.n	8002d64 <HardFault_Handler+0x4>

08002d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d6c:	bf00      	nop
 8002d6e:	e7fd      	b.n	8002d6c <MemManage_Handler+0x4>

08002d70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d74:	bf00      	nop
 8002d76:	e7fd      	b.n	8002d74 <BusFault_Handler+0x4>

08002d78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d7c:	bf00      	nop
 8002d7e:	e7fd      	b.n	8002d7c <UsageFault_Handler+0x4>

08002d80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d84:	bf00      	nop
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d92:	bf00      	nop
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002da0:	bf00      	nop
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dae:	f000 f9a7 	bl	8003100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002db2:	bf00      	nop
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002db6:	b580      	push	{r7, lr}
 8002db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Flight_JMP_Pin);
 8002dba:	2002      	movs	r0, #2
 8002dbc:	f001 ff58 	bl	8004c70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002dc0:	bf00      	nop
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002dc8:	4802      	ldr	r0, [pc, #8]	@ (8002dd4 <DMA1_Stream4_IRQHandler+0x10>)
 8002dca:	f001 faef 	bl	80043ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002dce:	bf00      	nop
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000248 	.word	0x20000248

08002dd8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ddc:	4802      	ldr	r0, [pc, #8]	@ (8002de8 <USART2_IRQHandler+0x10>)
 8002dde:	f005 fc5d 	bl	800869c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20000338 	.word	0x20000338

08002dec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002df0:	4803      	ldr	r0, [pc, #12]	@ (8002e00 <TIM6_DAC_IRQHandler+0x14>)
 8002df2:	f005 f8f5 	bl	8007fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  tim6_overflow_flag = FLAG_SET;
 8002df6:	4b03      	ldr	r3, [pc, #12]	@ (8002e04 <TIM6_DAC_IRQHandler+0x18>)
 8002df8:	2201      	movs	r2, #1
 8002dfa:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002dfc:	bf00      	nop
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	200002a8 	.word	0x200002a8
 8002e04:	200003b6 	.word	0x200003b6

08002e08 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002e0c:	4803      	ldr	r0, [pc, #12]	@ (8002e1c <TIM7_IRQHandler+0x14>)
 8002e0e:	f005 f8e7 	bl	8007fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  tim7_overflow_flag = FLAG_SET;
 8002e12:	4b03      	ldr	r3, [pc, #12]	@ (8002e20 <TIM7_IRQHandler+0x18>)
 8002e14:	2201      	movs	r2, #1
 8002e16:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM7_IRQn 1 */
}
 8002e18:	bf00      	nop
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	200002f0 	.word	0x200002f0
 8002e20:	200003b7 	.word	0x200003b7

08002e24 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002e28:	4802      	ldr	r0, [pc, #8]	@ (8002e34 <DMA2_Stream3_IRQHandler+0x10>)
 8002e2a:	f001 fabf 	bl	80043ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	200001e8 	.word	0x200001e8

08002e38 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002e3c:	4802      	ldr	r0, [pc, #8]	@ (8002e48 <CAN2_RX0_IRQHandler+0x10>)
 8002e3e:	f000 fddb 	bl	80039f8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	20000048 	.word	0x20000048

08002e4c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 1 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN_RxHeader, CAN_RxData);
 8002e54:	4b09      	ldr	r3, [pc, #36]	@ (8002e7c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8002e56:	4a0a      	ldr	r2, [pc, #40]	@ (8002e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8002e58:	2100      	movs	r1, #0
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 fc84 	bl	8003768 <HAL_CAN_GetRxMessage>
	CAN_RX_Flag = FLAG_SET;
 8002e60:	4b08      	ldr	r3, [pc, #32]	@ (8002e84 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8002e62:	2201      	movs	r2, #1
 8002e64:	701a      	strb	r2, [r3, #0]

	if(CAN_First_Msg == FLAG_RESET) {
 8002e66:	4b08      	ldr	r3, [pc, #32]	@ (8002e88 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d102      	bne.n	8002e74 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
		CAN_First_Msg = FLAG_SET;
 8002e6e:	4b06      	ldr	r3, [pc, #24]	@ (8002e88 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8002e70:	2201      	movs	r2, #1
 8002e72:	701a      	strb	r2, [r3, #0]
	}
}
 8002e74:	bf00      	nop
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	200003ac 	.word	0x200003ac
 8002e80:	20000390 	.word	0x20000390
 8002e84:	200003b4 	.word	0x200003b4
 8002e88:	200003b5 	.word	0x200003b5

08002e8c <HAL_GPIO_EXTI_Callback>:

// Set the reset RTC flag on the rising edge of the jumper flight input pin
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	4603      	mov	r3, r0
 8002e94:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == jmp_flight.GPIO_Pin) {
 8002e96:	4b07      	ldr	r3, [pc, #28]	@ (8002eb4 <HAL_GPIO_EXTI_Callback+0x28>)
 8002e98:	889b      	ldrh	r3, [r3, #4]
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	88fa      	ldrh	r2, [r7, #6]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d102      	bne.n	8002ea8 <HAL_GPIO_EXTI_Callback+0x1c>
		rtc_reset = FLAG_SET;
 8002ea2:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	701a      	strb	r2, [r3, #0]
	}
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	20000614 	.word	0x20000614
 8002eb8:	2000061c 	.word	0x2000061c

08002ebc <HAL_SPI_TxCpltCallback>:


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
	// Pull CS pin high to deselect the device
    if (hspi->Instance == SPI1) {
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a18      	ldr	r2, [pc, #96]	@ (8002f2c <HAL_SPI_TxCpltCallback+0x70>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d108      	bne.n	8002ee0 <HAL_SPI_TxCpltCallback+0x24>
        // Pull CS pin high for SPI1 to deselect the device
    	HAL_GPIO_WritePin(cs_spi1.GPIOx, cs_spi1.GPIO_Pin, GPIO_PIN_SET);
 8002ece:	4b18      	ldr	r3, [pc, #96]	@ (8002f30 <HAL_SPI_TxCpltCallback+0x74>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a17      	ldr	r2, [pc, #92]	@ (8002f30 <HAL_SPI_TxCpltCallback+0x74>)
 8002ed4:	8891      	ldrh	r1, [r2, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f001 fe95 	bl	8004c08 <HAL_GPIO_WritePin>
 8002ede:	e00c      	b.n	8002efa <HAL_SPI_TxCpltCallback+0x3e>
    } else if (hspi->Instance == SPI2) {
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a13      	ldr	r2, [pc, #76]	@ (8002f34 <HAL_SPI_TxCpltCallback+0x78>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d107      	bne.n	8002efa <HAL_SPI_TxCpltCallback+0x3e>
        // Pull CS pin high for SPI2 to deselect the device
    	HAL_GPIO_WritePin(cs_spi2.GPIOx, cs_spi2.GPIO_Pin, GPIO_PIN_SET);
 8002eea:	4b13      	ldr	r3, [pc, #76]	@ (8002f38 <HAL_SPI_TxCpltCallback+0x7c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a12      	ldr	r2, [pc, #72]	@ (8002f38 <HAL_SPI_TxCpltCallback+0x7c>)
 8002ef0:	8891      	ldrh	r1, [r2, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f001 fe87 	bl	8004c08 <HAL_GPIO_WritePin>
    }

    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0202 	bic.w	r2, r2, #2
 8002f08:	605a      	str	r2, [r3, #4]
    clean_data_buffer(PAGE_SIZE, data_buffer_tx[buffer_tracker ^ 0x01]);
 8002f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f3c <HAL_SPI_TxCpltCallback+0x80>)
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	f083 0301 	eor.w	r3, r3, #1
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	021b      	lsls	r3, r3, #8
 8002f16:	4a0a      	ldr	r2, [pc, #40]	@ (8002f40 <HAL_SPI_TxCpltCallback+0x84>)
 8002f18:	4413      	add	r3, r2
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002f20:	f7fe fb9e 	bl	8001660 <clean_data_buffer>
}
 8002f24:	bf00      	nop
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40013000 	.word	0x40013000
 8002f30:	200005f4 	.word	0x200005f4
 8002f34:	40003800 	.word	0x40003800
 8002f38:	20000604 	.word	0x20000604
 8002f3c:	200005b8 	.word	0x200005b8
 8002f40:	200003b8 	.word	0x200003b8

08002f44 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
	uart2_rec_flag = FLAG_SET;
 8002f4c:	4b05      	ldr	r3, [pc, #20]	@ (8002f64 <HAL_UART_RxCpltCallback+0x20>)
 8002f4e:	2201      	movs	r2, #1
 8002f50:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, UARTRxData, 2);
 8002f52:	2202      	movs	r2, #2
 8002f54:	4904      	ldr	r1, [pc, #16]	@ (8002f68 <HAL_UART_RxCpltCallback+0x24>)
 8002f56:	4805      	ldr	r0, [pc, #20]	@ (8002f6c <HAL_UART_RxCpltCallback+0x28>)
 8002f58:	f005 fb7b 	bl	8008652 <HAL_UART_Receive_IT>
}
 8002f5c:	bf00      	nop
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	2000038a 	.word	0x2000038a
 8002f68:	20000388 	.word	0x20000388
 8002f6c:	20000338 	.word	0x20000338

08002f70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f74:	4b06      	ldr	r3, [pc, #24]	@ (8002f90 <SystemInit+0x20>)
 8002f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7a:	4a05      	ldr	r2, [pc, #20]	@ (8002f90 <SystemInit+0x20>)
 8002f7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f84:	bf00      	nop
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	e000ed00 	.word	0xe000ed00

08002f94 <uart_transmit_page>:

#include "uart_transmit.h"
/**
 * Transmit one single page over the UART interface
 */
void uart_transmit_page(UART_HandleTypeDef *huart, uint8_t page[PAGE_SIZE]) {
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart, page, PAGE_SIZE, HAL_MAX_DELAY);
 8002f9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fa2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fa6:	6839      	ldr	r1, [r7, #0]
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f005 fac7 	bl	800853c <HAL_UART_Transmit>
}
 8002fae:	bf00      	nop
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <send_uart_string>:

void send_uart_string(UART_HandleTypeDef *huart, const char *str) {
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b082      	sub	sp, #8
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
 8002fbe:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8002fc0:	6838      	ldr	r0, [r7, #0]
 8002fc2:	f7fd f913 	bl	80001ec <strlen>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fce:	6839      	ldr	r1, [r7, #0]
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f005 fab3 	bl	800853c <HAL_UART_Transmit>
}
 8002fd6:	bf00      	nop
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <send_uart_hex>:
	// Call the send_uart_string function to send the value to UART
	send_uart_string(huart, value_str);
	send_uart_string(huart, "\r\n");
}

void send_uart_hex(UART_HandleTypeDef *huart, uint8_t value) {
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b084      	sub	sp, #16
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
 8002fe6:	460b      	mov	r3, r1
 8002fe8:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[1];
	buffer[0] = value;
 8002fea:	78fb      	ldrb	r3, [r7, #3]
 8002fec:	733b      	strb	r3, [r7, #12]
	HAL_UART_Transmit(huart, buffer, 1, HAL_MAX_DELAY);
 8002fee:	f107 010c 	add.w	r1, r7, #12
 8002ff2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f005 fa9f 	bl	800853c <HAL_UART_Transmit>
}
 8002ffe:	bf00      	nop
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003008:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003040 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800300c:	f7ff ffb0 	bl	8002f70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003010:	480c      	ldr	r0, [pc, #48]	@ (8003044 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003012:	490d      	ldr	r1, [pc, #52]	@ (8003048 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003014:	4a0d      	ldr	r2, [pc, #52]	@ (800304c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003018:	e002      	b.n	8003020 <LoopCopyDataInit>

0800301a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800301a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800301c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800301e:	3304      	adds	r3, #4

08003020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003024:	d3f9      	bcc.n	800301a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003026:	4a0a      	ldr	r2, [pc, #40]	@ (8003050 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003028:	4c0a      	ldr	r4, [pc, #40]	@ (8003054 <LoopFillZerobss+0x22>)
  movs r3, #0
 800302a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800302c:	e001      	b.n	8003032 <LoopFillZerobss>

0800302e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800302e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003030:	3204      	adds	r2, #4

08003032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003034:	d3fb      	bcc.n	800302e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003036:	f006 fa8f 	bl	8009558 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800303a:	f7fd fea3 	bl	8000d84 <main>
  bx  lr    
 800303e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003040:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003048:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 800304c:	08009680 	.word	0x08009680
  ldr r2, =_sbss
 8003050:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8003054:	20000638 	.word	0x20000638

08003058 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003058:	e7fe      	b.n	8003058 <ADC_IRQHandler>
	...

0800305c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003060:	4b0e      	ldr	r3, [pc, #56]	@ (800309c <HAL_Init+0x40>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a0d      	ldr	r2, [pc, #52]	@ (800309c <HAL_Init+0x40>)
 8003066:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800306a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800306c:	4b0b      	ldr	r3, [pc, #44]	@ (800309c <HAL_Init+0x40>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a0a      	ldr	r2, [pc, #40]	@ (800309c <HAL_Init+0x40>)
 8003072:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003076:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003078:	4b08      	ldr	r3, [pc, #32]	@ (800309c <HAL_Init+0x40>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a07      	ldr	r2, [pc, #28]	@ (800309c <HAL_Init+0x40>)
 800307e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003082:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003084:	2003      	movs	r0, #3
 8003086:	f000 ffb7 	bl	8003ff8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800308a:	200f      	movs	r0, #15
 800308c:	f000 f808 	bl	80030a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003090:	f7ff fb7a 	bl	8002788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40023c00 	.word	0x40023c00

080030a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030a8:	4b12      	ldr	r3, [pc, #72]	@ (80030f4 <HAL_InitTick+0x54>)
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	4b12      	ldr	r3, [pc, #72]	@ (80030f8 <HAL_InitTick+0x58>)
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	4619      	mov	r1, r3
 80030b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80030ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 ffcf 	bl	8004062 <HAL_SYSTICK_Config>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e00e      	b.n	80030ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b0f      	cmp	r3, #15
 80030d2:	d80a      	bhi.n	80030ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030d4:	2200      	movs	r2, #0
 80030d6:	6879      	ldr	r1, [r7, #4]
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030dc:	f000 ff97 	bl	800400e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030e0:	4a06      	ldr	r2, [pc, #24]	@ (80030fc <HAL_InitTick+0x5c>)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	e000      	b.n	80030ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	2000001c 	.word	0x2000001c
 80030f8:	20000024 	.word	0x20000024
 80030fc:	20000020 	.word	0x20000020

08003100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003104:	4b06      	ldr	r3, [pc, #24]	@ (8003120 <HAL_IncTick+0x20>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	461a      	mov	r2, r3
 800310a:	4b06      	ldr	r3, [pc, #24]	@ (8003124 <HAL_IncTick+0x24>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4413      	add	r3, r2
 8003110:	4a04      	ldr	r2, [pc, #16]	@ (8003124 <HAL_IncTick+0x24>)
 8003112:	6013      	str	r3, [r2, #0]
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	20000024 	.word	0x20000024
 8003124:	20000634 	.word	0x20000634

08003128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  return uwTick;
 800312c:	4b03      	ldr	r3, [pc, #12]	@ (800313c <HAL_GetTick+0x14>)
 800312e:	681b      	ldr	r3, [r3, #0]
}
 8003130:	4618      	mov	r0, r3
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	20000634 	.word	0x20000634

08003140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003148:	f7ff ffee 	bl	8003128 <HAL_GetTick>
 800314c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003158:	d005      	beq.n	8003166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800315a:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <HAL_Delay+0x44>)
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003166:	bf00      	nop
 8003168:	f7ff ffde 	bl	8003128 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	429a      	cmp	r2, r3
 8003176:	d8f7      	bhi.n	8003168 <HAL_Delay+0x28>
  {
  }
}
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000024 	.word	0x20000024

08003188 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e0ed      	b.n	8003376 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d102      	bne.n	80031ac <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff fb16 	bl	80027d8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0201 	orr.w	r2, r2, #1
 80031ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031bc:	f7ff ffb4 	bl	8003128 <HAL_GetTick>
 80031c0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031c2:	e012      	b.n	80031ea <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031c4:	f7ff ffb0 	bl	8003128 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b0a      	cmp	r3, #10
 80031d0:	d90b      	bls.n	80031ea <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2205      	movs	r2, #5
 80031e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e0c5      	b.n	8003376 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0e5      	beq.n	80031c4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0202 	bic.w	r2, r2, #2
 8003206:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003208:	f7ff ff8e 	bl	8003128 <HAL_GetTick>
 800320c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800320e:	e012      	b.n	8003236 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003210:	f7ff ff8a 	bl	8003128 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b0a      	cmp	r3, #10
 800321c:	d90b      	bls.n	8003236 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003222:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2205      	movs	r2, #5
 800322e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e09f      	b.n	8003376 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1e5      	bne.n	8003210 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	7e1b      	ldrb	r3, [r3, #24]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d108      	bne.n	800325e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800325a:	601a      	str	r2, [r3, #0]
 800325c:	e007      	b.n	800326e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800326c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	7e5b      	ldrb	r3, [r3, #25]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d108      	bne.n	8003288 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	e007      	b.n	8003298 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003296:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	7e9b      	ldrb	r3, [r3, #26]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d108      	bne.n	80032b2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f042 0220 	orr.w	r2, r2, #32
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	e007      	b.n	80032c2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0220 	bic.w	r2, r2, #32
 80032c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	7edb      	ldrb	r3, [r3, #27]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d108      	bne.n	80032dc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f022 0210 	bic.w	r2, r2, #16
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	e007      	b.n	80032ec <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0210 	orr.w	r2, r2, #16
 80032ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	7f1b      	ldrb	r3, [r3, #28]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d108      	bne.n	8003306 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f042 0208 	orr.w	r2, r2, #8
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	e007      	b.n	8003316 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0208 	bic.w	r2, r2, #8
 8003314:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	7f5b      	ldrb	r3, [r3, #29]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d108      	bne.n	8003330 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 0204 	orr.w	r2, r2, #4
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	e007      	b.n	8003340 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f022 0204 	bic.w	r2, r2, #4
 800333e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689a      	ldr	r2, [r3, #8]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	431a      	orrs	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	ea42 0103 	orr.w	r1, r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	1e5a      	subs	r2, r3, #1
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
	...

08003380 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003380:	b480      	push	{r7}
 8003382:	b087      	sub	sp, #28
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003396:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003398:	7cfb      	ldrb	r3, [r7, #19]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d003      	beq.n	80033a6 <HAL_CAN_ConfigFilter+0x26>
 800339e:	7cfb      	ldrb	r3, [r7, #19]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	f040 80be 	bne.w	8003522 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80033a6:	4b65      	ldr	r3, [pc, #404]	@ (800353c <HAL_CAN_ConfigFilter+0x1bc>)
 80033a8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80033b0:	f043 0201 	orr.w	r2, r3, #1
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80033c0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d4:	021b      	lsls	r3, r3, #8
 80033d6:	431a      	orrs	r2, r3
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	f003 031f 	and.w	r3, r3, #31
 80033e6:	2201      	movs	r2, #1
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	43db      	mvns	r3, r3
 80033f8:	401a      	ands	r2, r3
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d123      	bne.n	8003450 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	43db      	mvns	r3, r3
 8003412:	401a      	ands	r2, r3
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800342a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	3248      	adds	r2, #72	@ 0x48
 8003430:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003444:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003446:	6979      	ldr	r1, [r7, #20]
 8003448:	3348      	adds	r3, #72	@ 0x48
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	440b      	add	r3, r1
 800344e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d122      	bne.n	800349e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	431a      	orrs	r2, r3
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003478:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	3248      	adds	r2, #72	@ 0x48
 800347e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003492:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003494:	6979      	ldr	r1, [r7, #20]
 8003496:	3348      	adds	r3, #72	@ 0x48
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	440b      	add	r3, r1
 800349c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d109      	bne.n	80034ba <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	43db      	mvns	r3, r3
 80034b0:	401a      	ands	r2, r3
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80034b8:	e007      	b.n	80034ca <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	431a      	orrs	r2, r3
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d109      	bne.n	80034e6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	43db      	mvns	r3, r3
 80034dc:	401a      	ands	r2, r3
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80034e4:	e007      	b.n	80034f6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	431a      	orrs	r2, r3
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d107      	bne.n	800350e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	431a      	orrs	r2, r3
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003514:	f023 0201 	bic.w	r2, r3, #1
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800351e:	2300      	movs	r3, #0
 8003520:	e006      	b.n	8003530 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003526:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
  }
}
 8003530:	4618      	mov	r0, r3
 8003532:	371c      	adds	r7, #28
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	40006400 	.word	0x40006400

08003540 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b01      	cmp	r3, #1
 8003552:	d12e      	bne.n	80035b2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f022 0201 	bic.w	r2, r2, #1
 800356a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800356c:	f7ff fddc 	bl	8003128 <HAL_GetTick>
 8003570:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003572:	e012      	b.n	800359a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003574:	f7ff fdd8 	bl	8003128 <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b0a      	cmp	r3, #10
 8003580:	d90b      	bls.n	800359a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003586:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2205      	movs	r2, #5
 8003592:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e012      	b.n	80035c0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1e5      	bne.n	8003574 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e006      	b.n	80035c0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
  }
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b089      	sub	sp, #36	@ 0x24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
 80035d4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035dc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80035e6:	7ffb      	ldrb	r3, [r7, #31]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d003      	beq.n	80035f4 <HAL_CAN_AddTxMessage+0x2c>
 80035ec:	7ffb      	ldrb	r3, [r7, #31]
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	f040 80ad 	bne.w	800374e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10a      	bne.n	8003614 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003604:	2b00      	cmp	r3, #0
 8003606:	d105      	bne.n	8003614 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 8095 	beq.w	800373e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	0e1b      	lsrs	r3, r3, #24
 8003618:	f003 0303 	and.w	r3, r3, #3
 800361c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800361e:	2201      	movs	r2, #1
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	409a      	lsls	r2, r3
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d10d      	bne.n	800364c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800363a:	68f9      	ldr	r1, [r7, #12]
 800363c:	6809      	ldr	r1, [r1, #0]
 800363e:	431a      	orrs	r2, r3
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	3318      	adds	r3, #24
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	440b      	add	r3, r1
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	e00f      	b.n	800366c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003656:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800365c:	68f9      	ldr	r1, [r7, #12]
 800365e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003660:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	3318      	adds	r3, #24
 8003666:	011b      	lsls	r3, r3, #4
 8003668:	440b      	add	r3, r1
 800366a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6819      	ldr	r1, [r3, #0]
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	691a      	ldr	r2, [r3, #16]
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	3318      	adds	r3, #24
 8003678:	011b      	lsls	r3, r3, #4
 800367a:	440b      	add	r3, r1
 800367c:	3304      	adds	r3, #4
 800367e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	7d1b      	ldrb	r3, [r3, #20]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d111      	bne.n	80036ac <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	3318      	adds	r3, #24
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	4413      	add	r3, r2
 8003694:	3304      	adds	r3, #4
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	6811      	ldr	r1, [r2, #0]
 800369c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	3318      	adds	r3, #24
 80036a4:	011b      	lsls	r3, r3, #4
 80036a6:	440b      	add	r3, r1
 80036a8:	3304      	adds	r3, #4
 80036aa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	3307      	adds	r3, #7
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	061a      	lsls	r2, r3, #24
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3306      	adds	r3, #6
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	041b      	lsls	r3, r3, #16
 80036bc:	431a      	orrs	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	3305      	adds	r3, #5
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	021b      	lsls	r3, r3, #8
 80036c6:	4313      	orrs	r3, r2
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	3204      	adds	r2, #4
 80036cc:	7812      	ldrb	r2, [r2, #0]
 80036ce:	4610      	mov	r0, r2
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	6811      	ldr	r1, [r2, #0]
 80036d4:	ea43 0200 	orr.w	r2, r3, r0
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	011b      	lsls	r3, r3, #4
 80036dc:	440b      	add	r3, r1
 80036de:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80036e2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	3303      	adds	r3, #3
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	061a      	lsls	r2, r3, #24
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	3302      	adds	r3, #2
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	041b      	lsls	r3, r3, #16
 80036f4:	431a      	orrs	r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3301      	adds	r3, #1
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	021b      	lsls	r3, r3, #8
 80036fe:	4313      	orrs	r3, r2
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	7812      	ldrb	r2, [r2, #0]
 8003704:	4610      	mov	r0, r2
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	6811      	ldr	r1, [r2, #0]
 800370a:	ea43 0200 	orr.w	r2, r3, r0
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	011b      	lsls	r3, r3, #4
 8003712:	440b      	add	r3, r1
 8003714:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003718:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	3318      	adds	r3, #24
 8003722:	011b      	lsls	r3, r3, #4
 8003724:	4413      	add	r3, r2
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	6811      	ldr	r1, [r2, #0]
 800372c:	f043 0201 	orr.w	r2, r3, #1
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	3318      	adds	r3, #24
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	440b      	add	r3, r1
 8003738:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800373a:	2300      	movs	r3, #0
 800373c:	e00e      	b.n	800375c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003742:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e006      	b.n	800375c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003752:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
  }
}
 800375c:	4618      	mov	r0, r3
 800375e:	3724      	adds	r7, #36	@ 0x24
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003768:	b480      	push	{r7}
 800376a:	b087      	sub	sp, #28
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
 8003774:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f893 3020 	ldrb.w	r3, [r3, #32]
 800377c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800377e:	7dfb      	ldrb	r3, [r7, #23]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d003      	beq.n	800378c <HAL_CAN_GetRxMessage+0x24>
 8003784:	7dfb      	ldrb	r3, [r7, #23]
 8003786:	2b02      	cmp	r3, #2
 8003788:	f040 8103 	bne.w	8003992 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10e      	bne.n	80037b0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	f003 0303 	and.w	r3, r3, #3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d116      	bne.n	80037ce <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e0f7      	b.n	80039a0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	f003 0303 	and.w	r3, r3, #3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d107      	bne.n	80037ce <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e0e8      	b.n	80039a0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	331b      	adds	r3, #27
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	4413      	add	r3, r2
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0204 	and.w	r2, r3, #4
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10c      	bne.n	8003806 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	331b      	adds	r3, #27
 80037f4:	011b      	lsls	r3, r3, #4
 80037f6:	4413      	add	r3, r2
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	0d5b      	lsrs	r3, r3, #21
 80037fc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	e00b      	b.n	800381e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	331b      	adds	r3, #27
 800380e:	011b      	lsls	r3, r3, #4
 8003810:	4413      	add	r3, r2
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	08db      	lsrs	r3, r3, #3
 8003816:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	331b      	adds	r3, #27
 8003826:	011b      	lsls	r3, r3, #4
 8003828:	4413      	add	r3, r2
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0202 	and.w	r2, r3, #2
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	331b      	adds	r3, #27
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	4413      	add	r3, r2
 8003840:	3304      	adds	r3, #4
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0308 	and.w	r3, r3, #8
 8003848:	2b00      	cmp	r3, #0
 800384a:	d003      	beq.n	8003854 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2208      	movs	r2, #8
 8003850:	611a      	str	r2, [r3, #16]
 8003852:	e00b      	b.n	800386c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	331b      	adds	r3, #27
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	4413      	add	r3, r2
 8003860:	3304      	adds	r3, #4
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 020f 	and.w	r2, r3, #15
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	331b      	adds	r3, #27
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	4413      	add	r3, r2
 8003878:	3304      	adds	r3, #4
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	0a1b      	lsrs	r3, r3, #8
 800387e:	b2da      	uxtb	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	331b      	adds	r3, #27
 800388c:	011b      	lsls	r3, r3, #4
 800388e:	4413      	add	r3, r2
 8003890:	3304      	adds	r3, #4
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	0c1b      	lsrs	r3, r3, #16
 8003896:	b29a      	uxth	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	4413      	add	r3, r2
 80038a6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	4413      	add	r3, r2
 80038bc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	0a1a      	lsrs	r2, r3, #8
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	3301      	adds	r3, #1
 80038c8:	b2d2      	uxtb	r2, r2
 80038ca:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	011b      	lsls	r3, r3, #4
 80038d4:	4413      	add	r3, r2
 80038d6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	0c1a      	lsrs	r2, r3, #16
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	3302      	adds	r3, #2
 80038e2:	b2d2      	uxtb	r2, r2
 80038e4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	011b      	lsls	r3, r3, #4
 80038ee:	4413      	add	r3, r2
 80038f0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	0e1a      	lsrs	r2, r3, #24
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	3303      	adds	r3, #3
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	011b      	lsls	r3, r3, #4
 8003908:	4413      	add	r3, r2
 800390a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	3304      	adds	r3, #4
 8003914:	b2d2      	uxtb	r2, r2
 8003916:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	011b      	lsls	r3, r3, #4
 8003920:	4413      	add	r3, r2
 8003922:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	0a1a      	lsrs	r2, r3, #8
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	3305      	adds	r3, #5
 800392e:	b2d2      	uxtb	r2, r2
 8003930:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	4413      	add	r3, r2
 800393c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	0c1a      	lsrs	r2, r3, #16
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	3306      	adds	r3, #6
 8003948:	b2d2      	uxtb	r2, r2
 800394a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	011b      	lsls	r3, r3, #4
 8003954:	4413      	add	r3, r2
 8003956:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	0e1a      	lsrs	r2, r3, #24
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	3307      	adds	r3, #7
 8003962:	b2d2      	uxtb	r2, r2
 8003964:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d108      	bne.n	800397e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	68da      	ldr	r2, [r3, #12]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0220 	orr.w	r2, r2, #32
 800397a:	60da      	str	r2, [r3, #12]
 800397c:	e007      	b.n	800398e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	691a      	ldr	r2, [r3, #16]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f042 0220 	orr.w	r2, r2, #32
 800398c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	e006      	b.n	80039a0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003996:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
  }
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	371c      	adds	r7, #28
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b085      	sub	sp, #20
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039bc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d002      	beq.n	80039ca <HAL_CAN_ActivateNotification+0x1e>
 80039c4:	7bfb      	ldrb	r3, [r7, #15]
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d109      	bne.n	80039de <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	6959      	ldr	r1, [r3, #20]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	430a      	orrs	r2, r1
 80039d8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80039da:	2300      	movs	r3, #0
 80039dc:	e006      	b.n	80039ec <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
  }
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3714      	adds	r7, #20
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b08a      	sub	sp, #40	@ 0x28
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003a00:	2300      	movs	r3, #0
 8003a02:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d07c      	beq.n	8003b38 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d023      	beq.n	8003a90 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f983 	bl	8003d66 <HAL_CAN_TxMailbox0CompleteCallback>
 8003a60:	e016      	b.n	8003a90 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d004      	beq.n	8003a76 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a72:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a74:	e00c      	b.n	8003a90 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	f003 0308 	and.w	r3, r3, #8
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d004      	beq.n	8003a8a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a82:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a88:	e002      	b.n	8003a90 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 f989 	bl	8003da2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d024      	beq.n	8003ae4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003aa2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f963 	bl	8003d7a <HAL_CAN_TxMailbox1CompleteCallback>
 8003ab4:	e016      	b.n	8003ae4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d004      	beq.n	8003aca <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ac8:	e00c      	b.n	8003ae4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d004      	beq.n	8003ade <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8003adc:	e002      	b.n	8003ae4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f969 	bl	8003db6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d024      	beq.n	8003b38 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003af6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 f943 	bl	8003d8e <HAL_CAN_TxMailbox2CompleteCallback>
 8003b08:	e016      	b.n	8003b38 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d004      	beq.n	8003b1e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b1c:	e00c      	b.n	8003b38 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d004      	beq.n	8003b32 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b30:	e002      	b.n	8003b38 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f949 	bl	8003dca <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003b38:	6a3b      	ldr	r3, [r7, #32]
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00c      	beq.n	8003b5c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	f003 0310 	and.w	r3, r3, #16
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d007      	beq.n	8003b5c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b52:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2210      	movs	r2, #16
 8003b5a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
 8003b5e:	f003 0304 	and.w	r3, r3, #4
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00b      	beq.n	8003b7e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f003 0308 	and.w	r3, r3, #8
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d006      	beq.n	8003b7e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2208      	movs	r2, #8
 8003b76:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f000 f930 	bl	8003dde <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d009      	beq.n	8003b9c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f7ff f958 	bl	8002e4c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
 8003b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00c      	beq.n	8003bc0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	f003 0310 	and.w	r3, r3, #16
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d007      	beq.n	8003bc0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003bb6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2210      	movs	r2, #16
 8003bbe:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003bc0:	6a3b      	ldr	r3, [r7, #32]
 8003bc2:	f003 0320 	and.w	r3, r3, #32
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00b      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	f003 0308 	and.w	r3, r3, #8
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d006      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2208      	movs	r2, #8
 8003bda:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 f912 	bl	8003e06 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	f003 0310 	and.w	r3, r3, #16
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d009      	beq.n	8003c00 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d002      	beq.n	8003c00 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f8f9 	bl	8003df2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003c00:	6a3b      	ldr	r3, [r7, #32]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00b      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	f003 0310 	and.w	r3, r3, #16
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d006      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2210      	movs	r2, #16
 8003c1a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 f8fc 	bl	8003e1a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003c22:	6a3b      	ldr	r3, [r7, #32]
 8003c24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00b      	beq.n	8003c44 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	f003 0308 	and.w	r3, r3, #8
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d006      	beq.n	8003c44 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2208      	movs	r2, #8
 8003c3c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f8f5 	bl	8003e2e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003c44:	6a3b      	ldr	r3, [r7, #32]
 8003c46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d07b      	beq.n	8003d46 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d072      	beq.n	8003d3e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d008      	beq.n	8003c74 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c6e:	f043 0301 	orr.w	r3, r3, #1
 8003c72:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c74:	6a3b      	ldr	r3, [r7, #32]
 8003c76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d008      	beq.n	8003c90 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d003      	beq.n	8003c90 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8a:	f043 0302 	orr.w	r3, r3, #2
 8003c8e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c90:	6a3b      	ldr	r3, [r7, #32]
 8003c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d008      	beq.n	8003cac <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca6:	f043 0304 	orr.w	r3, r3, #4
 8003caa:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003cac:	6a3b      	ldr	r3, [r7, #32]
 8003cae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d043      	beq.n	8003d3e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d03e      	beq.n	8003d3e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cc6:	2b60      	cmp	r3, #96	@ 0x60
 8003cc8:	d02b      	beq.n	8003d22 <HAL_CAN_IRQHandler+0x32a>
 8003cca:	2b60      	cmp	r3, #96	@ 0x60
 8003ccc:	d82e      	bhi.n	8003d2c <HAL_CAN_IRQHandler+0x334>
 8003cce:	2b50      	cmp	r3, #80	@ 0x50
 8003cd0:	d022      	beq.n	8003d18 <HAL_CAN_IRQHandler+0x320>
 8003cd2:	2b50      	cmp	r3, #80	@ 0x50
 8003cd4:	d82a      	bhi.n	8003d2c <HAL_CAN_IRQHandler+0x334>
 8003cd6:	2b40      	cmp	r3, #64	@ 0x40
 8003cd8:	d019      	beq.n	8003d0e <HAL_CAN_IRQHandler+0x316>
 8003cda:	2b40      	cmp	r3, #64	@ 0x40
 8003cdc:	d826      	bhi.n	8003d2c <HAL_CAN_IRQHandler+0x334>
 8003cde:	2b30      	cmp	r3, #48	@ 0x30
 8003ce0:	d010      	beq.n	8003d04 <HAL_CAN_IRQHandler+0x30c>
 8003ce2:	2b30      	cmp	r3, #48	@ 0x30
 8003ce4:	d822      	bhi.n	8003d2c <HAL_CAN_IRQHandler+0x334>
 8003ce6:	2b10      	cmp	r3, #16
 8003ce8:	d002      	beq.n	8003cf0 <HAL_CAN_IRQHandler+0x2f8>
 8003cea:	2b20      	cmp	r3, #32
 8003cec:	d005      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003cee:	e01d      	b.n	8003d2c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf2:	f043 0308 	orr.w	r3, r3, #8
 8003cf6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003cf8:	e019      	b.n	8003d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfc:	f043 0310 	orr.w	r3, r3, #16
 8003d00:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d02:	e014      	b.n	8003d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d06:	f043 0320 	orr.w	r3, r3, #32
 8003d0a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d0c:	e00f      	b.n	8003d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d14:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d16:	e00a      	b.n	8003d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d1e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d20:	e005      	b.n	8003d2e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d28:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d2a:	e000      	b.n	8003d2e <HAL_CAN_IRQHandler+0x336>
            break;
 8003d2c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	699a      	ldr	r2, [r3, #24]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003d3c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2204      	movs	r2, #4
 8003d44:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d008      	beq.n	8003d5e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 f872 	bl	8003e42 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003d5e:	bf00      	nop
 8003d60:	3728      	adds	r7, #40	@ 0x28
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b083      	sub	sp, #12
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b083      	sub	sp, #12
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr

08003da2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003da2:	b480      	push	{r7}
 8003da4:	b083      	sub	sp, #12
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003daa:	bf00      	nop
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr

08003db6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003db6:	b480      	push	{r7}
 8003db8:	b083      	sub	sp, #12
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr

08003dca <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b083      	sub	sp, #12
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003dd2:	bf00      	nop
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b083      	sub	sp, #12
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b083      	sub	sp, #12
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
	...

08003e58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e68:	4b0c      	ldr	r3, [pc, #48]	@ (8003e9c <__NVIC_SetPriorityGrouping+0x44>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e74:	4013      	ands	r3, r2
 8003e76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e8a:	4a04      	ldr	r2, [pc, #16]	@ (8003e9c <__NVIC_SetPriorityGrouping+0x44>)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	60d3      	str	r3, [r2, #12]
}
 8003e90:	bf00      	nop
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	e000ed00 	.word	0xe000ed00

08003ea0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ea4:	4b04      	ldr	r3, [pc, #16]	@ (8003eb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	0a1b      	lsrs	r3, r3, #8
 8003eaa:	f003 0307 	and.w	r3, r3, #7
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	e000ed00 	.word	0xe000ed00

08003ebc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	db0b      	blt.n	8003ee6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ece:	79fb      	ldrb	r3, [r7, #7]
 8003ed0:	f003 021f 	and.w	r2, r3, #31
 8003ed4:	4907      	ldr	r1, [pc, #28]	@ (8003ef4 <__NVIC_EnableIRQ+0x38>)
 8003ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	2001      	movs	r0, #1
 8003ede:	fa00 f202 	lsl.w	r2, r0, r2
 8003ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ee6:	bf00      	nop
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	e000e100 	.word	0xe000e100

08003ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	6039      	str	r1, [r7, #0]
 8003f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	db0a      	blt.n	8003f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	490c      	ldr	r1, [pc, #48]	@ (8003f44 <__NVIC_SetPriority+0x4c>)
 8003f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f16:	0112      	lsls	r2, r2, #4
 8003f18:	b2d2      	uxtb	r2, r2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f20:	e00a      	b.n	8003f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	4908      	ldr	r1, [pc, #32]	@ (8003f48 <__NVIC_SetPriority+0x50>)
 8003f28:	79fb      	ldrb	r3, [r7, #7]
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	3b04      	subs	r3, #4
 8003f30:	0112      	lsls	r2, r2, #4
 8003f32:	b2d2      	uxtb	r2, r2
 8003f34:	440b      	add	r3, r1
 8003f36:	761a      	strb	r2, [r3, #24]
}
 8003f38:	bf00      	nop
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr
 8003f44:	e000e100 	.word	0xe000e100
 8003f48:	e000ed00 	.word	0xe000ed00

08003f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b089      	sub	sp, #36	@ 0x24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	f1c3 0307 	rsb	r3, r3, #7
 8003f66:	2b04      	cmp	r3, #4
 8003f68:	bf28      	it	cs
 8003f6a:	2304      	movcs	r3, #4
 8003f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	3304      	adds	r3, #4
 8003f72:	2b06      	cmp	r3, #6
 8003f74:	d902      	bls.n	8003f7c <NVIC_EncodePriority+0x30>
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	3b03      	subs	r3, #3
 8003f7a:	e000      	b.n	8003f7e <NVIC_EncodePriority+0x32>
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8a:	43da      	mvns	r2, r3
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	401a      	ands	r2, r3
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f94:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f9e:	43d9      	mvns	r1, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fa4:	4313      	orrs	r3, r2
         );
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3724      	adds	r7, #36	@ 0x24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
	...

08003fb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fc4:	d301      	bcc.n	8003fca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e00f      	b.n	8003fea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fca:	4a0a      	ldr	r2, [pc, #40]	@ (8003ff4 <SysTick_Config+0x40>)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fd2:	210f      	movs	r1, #15
 8003fd4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003fd8:	f7ff ff8e 	bl	8003ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fdc:	4b05      	ldr	r3, [pc, #20]	@ (8003ff4 <SysTick_Config+0x40>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fe2:	4b04      	ldr	r3, [pc, #16]	@ (8003ff4 <SysTick_Config+0x40>)
 8003fe4:	2207      	movs	r2, #7
 8003fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3708      	adds	r7, #8
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	e000e010 	.word	0xe000e010

08003ff8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f7ff ff29 	bl	8003e58 <__NVIC_SetPriorityGrouping>
}
 8004006:	bf00      	nop
 8004008:	3708      	adds	r7, #8
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800400e:	b580      	push	{r7, lr}
 8004010:	b086      	sub	sp, #24
 8004012:	af00      	add	r7, sp, #0
 8004014:	4603      	mov	r3, r0
 8004016:	60b9      	str	r1, [r7, #8]
 8004018:	607a      	str	r2, [r7, #4]
 800401a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800401c:	2300      	movs	r3, #0
 800401e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004020:	f7ff ff3e 	bl	8003ea0 <__NVIC_GetPriorityGrouping>
 8004024:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	68b9      	ldr	r1, [r7, #8]
 800402a:	6978      	ldr	r0, [r7, #20]
 800402c:	f7ff ff8e 	bl	8003f4c <NVIC_EncodePriority>
 8004030:	4602      	mov	r2, r0
 8004032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004036:	4611      	mov	r1, r2
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff ff5d 	bl	8003ef8 <__NVIC_SetPriority>
}
 800403e:	bf00      	nop
 8004040:	3718      	adds	r7, #24
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004046:	b580      	push	{r7, lr}
 8004048:	b082      	sub	sp, #8
 800404a:	af00      	add	r7, sp, #0
 800404c:	4603      	mov	r3, r0
 800404e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004054:	4618      	mov	r0, r3
 8004056:	f7ff ff31 	bl	8003ebc <__NVIC_EnableIRQ>
}
 800405a:	bf00      	nop
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b082      	sub	sp, #8
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f7ff ffa2 	bl	8003fb4 <SysTick_Config>
 8004070:	4603      	mov	r3, r0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
	...

0800407c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004088:	f7ff f84e 	bl	8003128 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e099      	b.n	80041cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2202      	movs	r2, #2
 800409c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f022 0201 	bic.w	r2, r2, #1
 80040b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040b8:	e00f      	b.n	80040da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040ba:	f7ff f835 	bl	8003128 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	2b05      	cmp	r3, #5
 80040c6:	d908      	bls.n	80040da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2220      	movs	r2, #32
 80040cc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2203      	movs	r2, #3
 80040d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e078      	b.n	80041cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1e8      	bne.n	80040ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	4b38      	ldr	r3, [pc, #224]	@ (80041d4 <HAL_DMA_Init+0x158>)
 80040f4:	4013      	ands	r3, r2
 80040f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685a      	ldr	r2, [r3, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004106:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	691b      	ldr	r3, [r3, #16]
 800410c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004112:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800411e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a1b      	ldr	r3, [r3, #32]
 8004124:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	4313      	orrs	r3, r2
 800412a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004130:	2b04      	cmp	r3, #4
 8004132:	d107      	bne.n	8004144 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800413c:	4313      	orrs	r3, r2
 800413e:	697a      	ldr	r2, [r7, #20]
 8004140:	4313      	orrs	r3, r2
 8004142:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f023 0307 	bic.w	r3, r3, #7
 800415a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	4313      	orrs	r3, r2
 8004164:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416a:	2b04      	cmp	r3, #4
 800416c:	d117      	bne.n	800419e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004172:	697a      	ldr	r2, [r7, #20]
 8004174:	4313      	orrs	r3, r2
 8004176:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00e      	beq.n	800419e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 fb01 	bl	8004788 <DMA_CheckFifoParam>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d008      	beq.n	800419e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2240      	movs	r2, #64	@ 0x40
 8004190:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800419a:	2301      	movs	r3, #1
 800419c:	e016      	b.n	80041cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	697a      	ldr	r2, [r7, #20]
 80041a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 fab8 	bl	800471c <DMA_CalcBaseAndBitshift>
 80041ac:	4603      	mov	r3, r0
 80041ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041b4:	223f      	movs	r2, #63	@ 0x3f
 80041b6:	409a      	lsls	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2201      	movs	r2, #1
 80041c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	f010803f 	.word	0xf010803f

080041d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
 80041e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041e6:	2300      	movs	r3, #0
 80041e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d101      	bne.n	80041fe <HAL_DMA_Start_IT+0x26>
 80041fa:	2302      	movs	r3, #2
 80041fc:	e040      	b.n	8004280 <HAL_DMA_Start_IT+0xa8>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b01      	cmp	r3, #1
 8004210:	d12f      	bne.n	8004272 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2202      	movs	r2, #2
 8004216:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	68b9      	ldr	r1, [r7, #8]
 8004226:	68f8      	ldr	r0, [r7, #12]
 8004228:	f000 fa4a 	bl	80046c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004230:	223f      	movs	r2, #63	@ 0x3f
 8004232:	409a      	lsls	r2, r3
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0216 	orr.w	r2, r2, #22
 8004246:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424c:	2b00      	cmp	r3, #0
 800424e:	d007      	beq.n	8004260 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f042 0208 	orr.w	r2, r2, #8
 800425e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0201 	orr.w	r2, r2, #1
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	e005      	b.n	800427e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800427a:	2302      	movs	r3, #2
 800427c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800427e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004280:	4618      	mov	r0, r3
 8004282:	3718      	adds	r7, #24
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004294:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004296:	f7fe ff47 	bl	8003128 <HAL_GetTick>
 800429a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d008      	beq.n	80042ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2280      	movs	r2, #128	@ 0x80
 80042ac:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e052      	b.n	8004360 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0216 	bic.w	r2, r2, #22
 80042c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	695a      	ldr	r2, [r3, #20]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d103      	bne.n	80042ea <HAL_DMA_Abort+0x62>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d007      	beq.n	80042fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 0208 	bic.w	r2, r2, #8
 80042f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0201 	bic.w	r2, r2, #1
 8004308:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800430a:	e013      	b.n	8004334 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800430c:	f7fe ff0c 	bl	8003128 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b05      	cmp	r3, #5
 8004318:	d90c      	bls.n	8004334 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2203      	movs	r2, #3
 8004324:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e015      	b.n	8004360 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	2b00      	cmp	r3, #0
 8004340:	d1e4      	bne.n	800430c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004346:	223f      	movs	r2, #63	@ 0x3f
 8004348:	409a      	lsls	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3710      	adds	r7, #16
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004376:	b2db      	uxtb	r3, r3
 8004378:	2b02      	cmp	r3, #2
 800437a:	d004      	beq.n	8004386 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2280      	movs	r2, #128	@ 0x80
 8004380:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e00c      	b.n	80043a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2205      	movs	r2, #5
 800438a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f022 0201 	bic.w	r2, r2, #1
 800439c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b086      	sub	sp, #24
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043b8:	4b8e      	ldr	r3, [pc, #568]	@ (80045f4 <HAL_DMA_IRQHandler+0x248>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a8e      	ldr	r2, [pc, #568]	@ (80045f8 <HAL_DMA_IRQHandler+0x24c>)
 80043be:	fba2 2303 	umull	r2, r3, r2, r3
 80043c2:	0a9b      	lsrs	r3, r3, #10
 80043c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043d6:	2208      	movs	r2, #8
 80043d8:	409a      	lsls	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	4013      	ands	r3, r2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d01a      	beq.n	8004418 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d013      	beq.n	8004418 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0204 	bic.w	r2, r2, #4
 80043fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004404:	2208      	movs	r2, #8
 8004406:	409a      	lsls	r2, r3
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004410:	f043 0201 	orr.w	r2, r3, #1
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800441c:	2201      	movs	r2, #1
 800441e:	409a      	lsls	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4013      	ands	r3, r2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d012      	beq.n	800444e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004432:	2b00      	cmp	r3, #0
 8004434:	d00b      	beq.n	800444e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800443a:	2201      	movs	r2, #1
 800443c:	409a      	lsls	r2, r3
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004446:	f043 0202 	orr.w	r2, r3, #2
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004452:	2204      	movs	r2, #4
 8004454:	409a      	lsls	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	4013      	ands	r3, r2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d012      	beq.n	8004484 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00b      	beq.n	8004484 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004470:	2204      	movs	r2, #4
 8004472:	409a      	lsls	r2, r3
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800447c:	f043 0204 	orr.w	r2, r3, #4
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004488:	2210      	movs	r2, #16
 800448a:	409a      	lsls	r2, r3
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	4013      	ands	r3, r2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d043      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0308 	and.w	r3, r3, #8
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d03c      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044a6:	2210      	movs	r2, #16
 80044a8:	409a      	lsls	r2, r3
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d018      	beq.n	80044ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d108      	bne.n	80044dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d024      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	4798      	blx	r3
 80044da:	e01f      	b.n	800451c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d01b      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	4798      	blx	r3
 80044ec:	e016      	b.n	800451c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d107      	bne.n	800450c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0208 	bic.w	r2, r2, #8
 800450a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004510:	2b00      	cmp	r3, #0
 8004512:	d003      	beq.n	800451c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004520:	2220      	movs	r2, #32
 8004522:	409a      	lsls	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4013      	ands	r3, r2
 8004528:	2b00      	cmp	r3, #0
 800452a:	f000 808f 	beq.w	800464c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0310 	and.w	r3, r3, #16
 8004538:	2b00      	cmp	r3, #0
 800453a:	f000 8087 	beq.w	800464c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004542:	2220      	movs	r2, #32
 8004544:	409a      	lsls	r2, r3
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b05      	cmp	r3, #5
 8004554:	d136      	bne.n	80045c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 0216 	bic.w	r2, r2, #22
 8004564:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	695a      	ldr	r2, [r3, #20]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004574:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457a:	2b00      	cmp	r3, #0
 800457c:	d103      	bne.n	8004586 <HAL_DMA_IRQHandler+0x1da>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004582:	2b00      	cmp	r3, #0
 8004584:	d007      	beq.n	8004596 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 0208 	bic.w	r2, r2, #8
 8004594:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800459a:	223f      	movs	r2, #63	@ 0x3f
 800459c:	409a      	lsls	r2, r3
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d07e      	beq.n	80046b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	4798      	blx	r3
        }
        return;
 80045c2:	e079      	b.n	80046b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d01d      	beq.n	800460e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10d      	bne.n	80045fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d031      	beq.n	800464c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	4798      	blx	r3
 80045f0:	e02c      	b.n	800464c <HAL_DMA_IRQHandler+0x2a0>
 80045f2:	bf00      	nop
 80045f4:	2000001c 	.word	0x2000001c
 80045f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004600:	2b00      	cmp	r3, #0
 8004602:	d023      	beq.n	800464c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	4798      	blx	r3
 800460c:	e01e      	b.n	800464c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10f      	bne.n	800463c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0210 	bic.w	r2, r2, #16
 800462a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004640:	2b00      	cmp	r3, #0
 8004642:	d003      	beq.n	800464c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004650:	2b00      	cmp	r3, #0
 8004652:	d032      	beq.n	80046ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b00      	cmp	r3, #0
 800465e:	d022      	beq.n	80046a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2205      	movs	r2, #5
 8004664:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0201 	bic.w	r2, r2, #1
 8004676:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	3301      	adds	r3, #1
 800467c:	60bb      	str	r3, [r7, #8]
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	429a      	cmp	r2, r3
 8004682:	d307      	bcc.n	8004694 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1f2      	bne.n	8004678 <HAL_DMA_IRQHandler+0x2cc>
 8004692:	e000      	b.n	8004696 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004694:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d005      	beq.n	80046ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	4798      	blx	r3
 80046b6:	e000      	b.n	80046ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80046b8:	bf00      	nop
    }
  }
}
 80046ba:	3718      	adds	r7, #24
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]
 80046cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80046dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	683a      	ldr	r2, [r7, #0]
 80046e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	2b40      	cmp	r3, #64	@ 0x40
 80046ec:	d108      	bne.n	8004700 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68ba      	ldr	r2, [r7, #8]
 80046fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80046fe:	e007      	b.n	8004710 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	60da      	str	r2, [r3, #12]
}
 8004710:	bf00      	nop
 8004712:	3714      	adds	r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	b2db      	uxtb	r3, r3
 800472a:	3b10      	subs	r3, #16
 800472c:	4a14      	ldr	r2, [pc, #80]	@ (8004780 <DMA_CalcBaseAndBitshift+0x64>)
 800472e:	fba2 2303 	umull	r2, r3, r2, r3
 8004732:	091b      	lsrs	r3, r3, #4
 8004734:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004736:	4a13      	ldr	r2, [pc, #76]	@ (8004784 <DMA_CalcBaseAndBitshift+0x68>)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	4413      	add	r3, r2
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	461a      	mov	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2b03      	cmp	r3, #3
 8004748:	d909      	bls.n	800475e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004752:	f023 0303 	bic.w	r3, r3, #3
 8004756:	1d1a      	adds	r2, r3, #4
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	659a      	str	r2, [r3, #88]	@ 0x58
 800475c:	e007      	b.n	800476e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004766:	f023 0303 	bic.w	r3, r3, #3
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004772:	4618      	mov	r0, r3
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	aaaaaaab 	.word	0xaaaaaaab
 8004784:	08009668 	.word	0x08009668

08004788 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004790:	2300      	movs	r3, #0
 8004792:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004798:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d11f      	bne.n	80047e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	2b03      	cmp	r3, #3
 80047a6:	d856      	bhi.n	8004856 <DMA_CheckFifoParam+0xce>
 80047a8:	a201      	add	r2, pc, #4	@ (adr r2, 80047b0 <DMA_CheckFifoParam+0x28>)
 80047aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ae:	bf00      	nop
 80047b0:	080047c1 	.word	0x080047c1
 80047b4:	080047d3 	.word	0x080047d3
 80047b8:	080047c1 	.word	0x080047c1
 80047bc:	08004857 	.word	0x08004857
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d046      	beq.n	800485a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047d0:	e043      	b.n	800485a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047da:	d140      	bne.n	800485e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047e0:	e03d      	b.n	800485e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ea:	d121      	bne.n	8004830 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2b03      	cmp	r3, #3
 80047f0:	d837      	bhi.n	8004862 <DMA_CheckFifoParam+0xda>
 80047f2:	a201      	add	r2, pc, #4	@ (adr r2, 80047f8 <DMA_CheckFifoParam+0x70>)
 80047f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f8:	08004809 	.word	0x08004809
 80047fc:	0800480f 	.word	0x0800480f
 8004800:	08004809 	.word	0x08004809
 8004804:	08004821 	.word	0x08004821
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	73fb      	strb	r3, [r7, #15]
      break;
 800480c:	e030      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004812:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d025      	beq.n	8004866 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800481e:	e022      	b.n	8004866 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004824:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004828:	d11f      	bne.n	800486a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800482e:	e01c      	b.n	800486a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	2b02      	cmp	r3, #2
 8004834:	d903      	bls.n	800483e <DMA_CheckFifoParam+0xb6>
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	2b03      	cmp	r3, #3
 800483a:	d003      	beq.n	8004844 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800483c:	e018      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	73fb      	strb	r3, [r7, #15]
      break;
 8004842:	e015      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004848:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00e      	beq.n	800486e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	73fb      	strb	r3, [r7, #15]
      break;
 8004854:	e00b      	b.n	800486e <DMA_CheckFifoParam+0xe6>
      break;
 8004856:	bf00      	nop
 8004858:	e00a      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 800485a:	bf00      	nop
 800485c:	e008      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 800485e:	bf00      	nop
 8004860:	e006      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 8004862:	bf00      	nop
 8004864:	e004      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 8004866:	bf00      	nop
 8004868:	e002      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;   
 800486a:	bf00      	nop
 800486c:	e000      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
      break;
 800486e:	bf00      	nop
    }
  } 
  
  return status; 
 8004870:	7bfb      	ldrb	r3, [r7, #15]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop

08004880 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004880:	b480      	push	{r7}
 8004882:	b089      	sub	sp, #36	@ 0x24
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800488a:	2300      	movs	r3, #0
 800488c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800488e:	2300      	movs	r3, #0
 8004890:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004892:	2300      	movs	r3, #0
 8004894:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004896:	2300      	movs	r3, #0
 8004898:	61fb      	str	r3, [r7, #28]
 800489a:	e177      	b.n	8004b8c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800489c:	2201      	movs	r2, #1
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	fa02 f303 	lsl.w	r3, r2, r3
 80048a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	4013      	ands	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	f040 8166 	bne.w	8004b86 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f003 0303 	and.w	r3, r3, #3
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d005      	beq.n	80048d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d130      	bne.n	8004934 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	2203      	movs	r2, #3
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	43db      	mvns	r3, r3
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	4013      	ands	r3, r2
 80048e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	68da      	ldr	r2, [r3, #12]
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	fa02 f303 	lsl.w	r3, r2, r3
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	69ba      	ldr	r2, [r7, #24]
 8004900:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004908:	2201      	movs	r2, #1
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	fa02 f303 	lsl.w	r3, r2, r3
 8004910:	43db      	mvns	r3, r3
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	4013      	ands	r3, r2
 8004916:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	091b      	lsrs	r3, r3, #4
 800491e:	f003 0201 	and.w	r2, r3, #1
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	fa02 f303 	lsl.w	r3, r2, r3
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	4313      	orrs	r3, r2
 800492c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f003 0303 	and.w	r3, r3, #3
 800493c:	2b03      	cmp	r3, #3
 800493e:	d017      	beq.n	8004970 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	005b      	lsls	r3, r3, #1
 800494a:	2203      	movs	r2, #3
 800494c:	fa02 f303 	lsl.w	r3, r2, r3
 8004950:	43db      	mvns	r3, r3
 8004952:	69ba      	ldr	r2, [r7, #24]
 8004954:	4013      	ands	r3, r2
 8004956:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	689a      	ldr	r2, [r3, #8]
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	005b      	lsls	r3, r3, #1
 8004960:	fa02 f303 	lsl.w	r3, r2, r3
 8004964:	69ba      	ldr	r2, [r7, #24]
 8004966:	4313      	orrs	r3, r2
 8004968:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f003 0303 	and.w	r3, r3, #3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d123      	bne.n	80049c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	08da      	lsrs	r2, r3, #3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	3208      	adds	r2, #8
 8004984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004988:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	220f      	movs	r2, #15
 8004994:	fa02 f303 	lsl.w	r3, r2, r3
 8004998:	43db      	mvns	r3, r3
 800499a:	69ba      	ldr	r2, [r7, #24]
 800499c:	4013      	ands	r3, r2
 800499e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	f003 0307 	and.w	r3, r3, #7
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	fa02 f303 	lsl.w	r3, r2, r3
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	08da      	lsrs	r2, r3, #3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	3208      	adds	r2, #8
 80049be:	69b9      	ldr	r1, [r7, #24]
 80049c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	2203      	movs	r2, #3
 80049d0:	fa02 f303 	lsl.w	r3, r2, r3
 80049d4:	43db      	mvns	r3, r3
 80049d6:	69ba      	ldr	r2, [r7, #24]
 80049d8:	4013      	ands	r3, r2
 80049da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f003 0203 	and.w	r2, r3, #3
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	005b      	lsls	r3, r3, #1
 80049e8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ec:	69ba      	ldr	r2, [r7, #24]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	69ba      	ldr	r2, [r7, #24]
 80049f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 80c0 	beq.w	8004b86 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a06:	2300      	movs	r3, #0
 8004a08:	60fb      	str	r3, [r7, #12]
 8004a0a:	4b66      	ldr	r3, [pc, #408]	@ (8004ba4 <HAL_GPIO_Init+0x324>)
 8004a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0e:	4a65      	ldr	r2, [pc, #404]	@ (8004ba4 <HAL_GPIO_Init+0x324>)
 8004a10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a14:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a16:	4b63      	ldr	r3, [pc, #396]	@ (8004ba4 <HAL_GPIO_Init+0x324>)
 8004a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a1e:	60fb      	str	r3, [r7, #12]
 8004a20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a22:	4a61      	ldr	r2, [pc, #388]	@ (8004ba8 <HAL_GPIO_Init+0x328>)
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	089b      	lsrs	r3, r3, #2
 8004a28:	3302      	adds	r3, #2
 8004a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	f003 0303 	and.w	r3, r3, #3
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	220f      	movs	r2, #15
 8004a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3e:	43db      	mvns	r3, r3
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	4013      	ands	r3, r2
 8004a44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a58      	ldr	r2, [pc, #352]	@ (8004bac <HAL_GPIO_Init+0x32c>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d037      	beq.n	8004abe <HAL_GPIO_Init+0x23e>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a57      	ldr	r2, [pc, #348]	@ (8004bb0 <HAL_GPIO_Init+0x330>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d031      	beq.n	8004aba <HAL_GPIO_Init+0x23a>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a56      	ldr	r2, [pc, #344]	@ (8004bb4 <HAL_GPIO_Init+0x334>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d02b      	beq.n	8004ab6 <HAL_GPIO_Init+0x236>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a55      	ldr	r2, [pc, #340]	@ (8004bb8 <HAL_GPIO_Init+0x338>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d025      	beq.n	8004ab2 <HAL_GPIO_Init+0x232>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a54      	ldr	r2, [pc, #336]	@ (8004bbc <HAL_GPIO_Init+0x33c>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d01f      	beq.n	8004aae <HAL_GPIO_Init+0x22e>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a53      	ldr	r2, [pc, #332]	@ (8004bc0 <HAL_GPIO_Init+0x340>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d019      	beq.n	8004aaa <HAL_GPIO_Init+0x22a>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a52      	ldr	r2, [pc, #328]	@ (8004bc4 <HAL_GPIO_Init+0x344>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d013      	beq.n	8004aa6 <HAL_GPIO_Init+0x226>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a51      	ldr	r2, [pc, #324]	@ (8004bc8 <HAL_GPIO_Init+0x348>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d00d      	beq.n	8004aa2 <HAL_GPIO_Init+0x222>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a50      	ldr	r2, [pc, #320]	@ (8004bcc <HAL_GPIO_Init+0x34c>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d007      	beq.n	8004a9e <HAL_GPIO_Init+0x21e>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a4f      	ldr	r2, [pc, #316]	@ (8004bd0 <HAL_GPIO_Init+0x350>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d101      	bne.n	8004a9a <HAL_GPIO_Init+0x21a>
 8004a96:	2309      	movs	r3, #9
 8004a98:	e012      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004a9a:	230a      	movs	r3, #10
 8004a9c:	e010      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004a9e:	2308      	movs	r3, #8
 8004aa0:	e00e      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004aa2:	2307      	movs	r3, #7
 8004aa4:	e00c      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004aa6:	2306      	movs	r3, #6
 8004aa8:	e00a      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004aaa:	2305      	movs	r3, #5
 8004aac:	e008      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004aae:	2304      	movs	r3, #4
 8004ab0:	e006      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e004      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004ab6:	2302      	movs	r3, #2
 8004ab8:	e002      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004aba:	2301      	movs	r3, #1
 8004abc:	e000      	b.n	8004ac0 <HAL_GPIO_Init+0x240>
 8004abe:	2300      	movs	r3, #0
 8004ac0:	69fa      	ldr	r2, [r7, #28]
 8004ac2:	f002 0203 	and.w	r2, r2, #3
 8004ac6:	0092      	lsls	r2, r2, #2
 8004ac8:	4093      	lsls	r3, r2
 8004aca:	69ba      	ldr	r2, [r7, #24]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ad0:	4935      	ldr	r1, [pc, #212]	@ (8004ba8 <HAL_GPIO_Init+0x328>)
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	089b      	lsrs	r3, r3, #2
 8004ad6:	3302      	adds	r3, #2
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ade:	4b3d      	ldr	r3, [pc, #244]	@ (8004bd4 <HAL_GPIO_Init+0x354>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	43db      	mvns	r3, r3
 8004ae8:	69ba      	ldr	r2, [r7, #24]
 8004aea:	4013      	ands	r3, r2
 8004aec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004afa:	69ba      	ldr	r2, [r7, #24]
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b02:	4a34      	ldr	r2, [pc, #208]	@ (8004bd4 <HAL_GPIO_Init+0x354>)
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b08:	4b32      	ldr	r3, [pc, #200]	@ (8004bd4 <HAL_GPIO_Init+0x354>)
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	43db      	mvns	r3, r3
 8004b12:	69ba      	ldr	r2, [r7, #24]
 8004b14:	4013      	ands	r3, r2
 8004b16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d003      	beq.n	8004b2c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004b24:	69ba      	ldr	r2, [r7, #24]
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b2c:	4a29      	ldr	r2, [pc, #164]	@ (8004bd4 <HAL_GPIO_Init+0x354>)
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b32:	4b28      	ldr	r3, [pc, #160]	@ (8004bd4 <HAL_GPIO_Init+0x354>)
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	43db      	mvns	r3, r3
 8004b3c:	69ba      	ldr	r2, [r7, #24]
 8004b3e:	4013      	ands	r3, r2
 8004b40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d003      	beq.n	8004b56 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004b4e:	69ba      	ldr	r2, [r7, #24]
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b56:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd4 <HAL_GPIO_Init+0x354>)
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b5c:	4b1d      	ldr	r3, [pc, #116]	@ (8004bd4 <HAL_GPIO_Init+0x354>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	43db      	mvns	r3, r3
 8004b66:	69ba      	ldr	r2, [r7, #24]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d003      	beq.n	8004b80 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b80:	4a14      	ldr	r2, [pc, #80]	@ (8004bd4 <HAL_GPIO_Init+0x354>)
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	3301      	adds	r3, #1
 8004b8a:	61fb      	str	r3, [r7, #28]
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	2b0f      	cmp	r3, #15
 8004b90:	f67f ae84 	bls.w	800489c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b94:	bf00      	nop
 8004b96:	bf00      	nop
 8004b98:	3724      	adds	r7, #36	@ 0x24
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	40023800 	.word	0x40023800
 8004ba8:	40013800 	.word	0x40013800
 8004bac:	40020000 	.word	0x40020000
 8004bb0:	40020400 	.word	0x40020400
 8004bb4:	40020800 	.word	0x40020800
 8004bb8:	40020c00 	.word	0x40020c00
 8004bbc:	40021000 	.word	0x40021000
 8004bc0:	40021400 	.word	0x40021400
 8004bc4:	40021800 	.word	0x40021800
 8004bc8:	40021c00 	.word	0x40021c00
 8004bcc:	40022000 	.word	0x40022000
 8004bd0:	40022400 	.word	0x40022400
 8004bd4:	40013c00 	.word	0x40013c00

08004bd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	460b      	mov	r3, r1
 8004be2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	691a      	ldr	r2, [r3, #16]
 8004be8:	887b      	ldrh	r3, [r7, #2]
 8004bea:	4013      	ands	r3, r2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d002      	beq.n	8004bf6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	73fb      	strb	r3, [r7, #15]
 8004bf4:	e001      	b.n	8004bfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	460b      	mov	r3, r1
 8004c12:	807b      	strh	r3, [r7, #2]
 8004c14:	4613      	mov	r3, r2
 8004c16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004c18:	787b      	ldrb	r3, [r7, #1]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d003      	beq.n	8004c26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c1e:	887a      	ldrh	r2, [r7, #2]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004c24:	e003      	b.n	8004c2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004c26:	887b      	ldrh	r3, [r7, #2]
 8004c28:	041a      	lsls	r2, r3, #16
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	619a      	str	r2, [r3, #24]
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b085      	sub	sp, #20
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
 8004c42:	460b      	mov	r3, r1
 8004c44:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004c4c:	887a      	ldrh	r2, [r7, #2]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	4013      	ands	r3, r2
 8004c52:	041a      	lsls	r2, r3, #16
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	43d9      	mvns	r1, r3
 8004c58:	887b      	ldrh	r3, [r7, #2]
 8004c5a:	400b      	ands	r3, r1
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	619a      	str	r2, [r3, #24]
}
 8004c62:	bf00      	nop
 8004c64:	3714      	adds	r7, #20
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
	...

08004c70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	4603      	mov	r3, r0
 8004c78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004c7a:	4b08      	ldr	r3, [pc, #32]	@ (8004c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c7c:	695a      	ldr	r2, [r3, #20]
 8004c7e:	88fb      	ldrh	r3, [r7, #6]
 8004c80:	4013      	ands	r3, r2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d006      	beq.n	8004c94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c86:	4a05      	ldr	r2, [pc, #20]	@ (8004c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c88:	88fb      	ldrh	r3, [r7, #6]
 8004c8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c8c:	88fb      	ldrh	r3, [r7, #6]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7fe f8fc 	bl	8002e8c <HAL_GPIO_EXTI_Callback>
  }
}
 8004c94:	bf00      	nop
 8004c96:	3708      	adds	r7, #8
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	40013c00 	.word	0x40013c00

08004ca0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e12b      	b.n	8004f0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d106      	bne.n	8004ccc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fd fde4 	bl	8002894 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2224      	movs	r2, #36	@ 0x24
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f022 0201 	bic.w	r2, r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cf2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004d04:	f001 fc9a 	bl	800663c <HAL_RCC_GetPCLK1Freq>
 8004d08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	4a81      	ldr	r2, [pc, #516]	@ (8004f14 <HAL_I2C_Init+0x274>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d807      	bhi.n	8004d24 <HAL_I2C_Init+0x84>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	4a80      	ldr	r2, [pc, #512]	@ (8004f18 <HAL_I2C_Init+0x278>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	bf94      	ite	ls
 8004d1c:	2301      	movls	r3, #1
 8004d1e:	2300      	movhi	r3, #0
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	e006      	b.n	8004d32 <HAL_I2C_Init+0x92>
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	4a7d      	ldr	r2, [pc, #500]	@ (8004f1c <HAL_I2C_Init+0x27c>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	bf94      	ite	ls
 8004d2c:	2301      	movls	r3, #1
 8004d2e:	2300      	movhi	r3, #0
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e0e7      	b.n	8004f0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	4a78      	ldr	r2, [pc, #480]	@ (8004f20 <HAL_I2C_Init+0x280>)
 8004d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d42:	0c9b      	lsrs	r3, r3, #18
 8004d44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	430a      	orrs	r2, r1
 8004d58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	4a6a      	ldr	r2, [pc, #424]	@ (8004f14 <HAL_I2C_Init+0x274>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d802      	bhi.n	8004d74 <HAL_I2C_Init+0xd4>
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	3301      	adds	r3, #1
 8004d72:	e009      	b.n	8004d88 <HAL_I2C_Init+0xe8>
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004d7a:	fb02 f303 	mul.w	r3, r2, r3
 8004d7e:	4a69      	ldr	r2, [pc, #420]	@ (8004f24 <HAL_I2C_Init+0x284>)
 8004d80:	fba2 2303 	umull	r2, r3, r2, r3
 8004d84:	099b      	lsrs	r3, r3, #6
 8004d86:	3301      	adds	r3, #1
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6812      	ldr	r2, [r2, #0]
 8004d8c:	430b      	orrs	r3, r1
 8004d8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004d9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	495c      	ldr	r1, [pc, #368]	@ (8004f14 <HAL_I2C_Init+0x274>)
 8004da4:	428b      	cmp	r3, r1
 8004da6:	d819      	bhi.n	8004ddc <HAL_I2C_Init+0x13c>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	1e59      	subs	r1, r3, #1
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004db6:	1c59      	adds	r1, r3, #1
 8004db8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004dbc:	400b      	ands	r3, r1
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00a      	beq.n	8004dd8 <HAL_I2C_Init+0x138>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	1e59      	subs	r1, r3, #1
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dd6:	e051      	b.n	8004e7c <HAL_I2C_Init+0x1dc>
 8004dd8:	2304      	movs	r3, #4
 8004dda:	e04f      	b.n	8004e7c <HAL_I2C_Init+0x1dc>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d111      	bne.n	8004e08 <HAL_I2C_Init+0x168>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	1e58      	subs	r0, r3, #1
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6859      	ldr	r1, [r3, #4]
 8004dec:	460b      	mov	r3, r1
 8004dee:	005b      	lsls	r3, r3, #1
 8004df0:	440b      	add	r3, r1
 8004df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004df6:	3301      	adds	r3, #1
 8004df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	bf0c      	ite	eq
 8004e00:	2301      	moveq	r3, #1
 8004e02:	2300      	movne	r3, #0
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	e012      	b.n	8004e2e <HAL_I2C_Init+0x18e>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	1e58      	subs	r0, r3, #1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6859      	ldr	r1, [r3, #4]
 8004e10:	460b      	mov	r3, r1
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	440b      	add	r3, r1
 8004e16:	0099      	lsls	r1, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e1e:	3301      	adds	r3, #1
 8004e20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	bf0c      	ite	eq
 8004e28:	2301      	moveq	r3, #1
 8004e2a:	2300      	movne	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <HAL_I2C_Init+0x196>
 8004e32:	2301      	movs	r3, #1
 8004e34:	e022      	b.n	8004e7c <HAL_I2C_Init+0x1dc>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10e      	bne.n	8004e5c <HAL_I2C_Init+0x1bc>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	1e58      	subs	r0, r3, #1
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6859      	ldr	r1, [r3, #4]
 8004e46:	460b      	mov	r3, r1
 8004e48:	005b      	lsls	r3, r3, #1
 8004e4a:	440b      	add	r3, r1
 8004e4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e50:	3301      	adds	r3, #1
 8004e52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e5a:	e00f      	b.n	8004e7c <HAL_I2C_Init+0x1dc>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	1e58      	subs	r0, r3, #1
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6859      	ldr	r1, [r3, #4]
 8004e64:	460b      	mov	r3, r1
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	440b      	add	r3, r1
 8004e6a:	0099      	lsls	r1, r3, #2
 8004e6c:	440b      	add	r3, r1
 8004e6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e72:	3301      	adds	r3, #1
 8004e74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	6809      	ldr	r1, [r1, #0]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	69da      	ldr	r2, [r3, #28]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	431a      	orrs	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	430a      	orrs	r2, r1
 8004e9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004eaa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	6911      	ldr	r1, [r2, #16]
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	68d2      	ldr	r2, [r2, #12]
 8004eb6:	4311      	orrs	r1, r2
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	6812      	ldr	r2, [r2, #0]
 8004ebc:	430b      	orrs	r3, r1
 8004ebe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	695a      	ldr	r2, [r3, #20]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0201 	orr.w	r2, r2, #1
 8004eea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2220      	movs	r2, #32
 8004ef6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	000186a0 	.word	0x000186a0
 8004f18:	001e847f 	.word	0x001e847f
 8004f1c:	003d08ff 	.word	0x003d08ff
 8004f20:	431bde83 	.word	0x431bde83
 8004f24:	10624dd3 	.word	0x10624dd3

08004f28 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b088      	sub	sp, #32
 8004f2c:	af02      	add	r7, sp, #8
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	607a      	str	r2, [r7, #4]
 8004f32:	461a      	mov	r2, r3
 8004f34:	460b      	mov	r3, r1
 8004f36:	817b      	strh	r3, [r7, #10]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f3c:	f7fe f8f4 	bl	8003128 <HAL_GetTick>
 8004f40:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b20      	cmp	r3, #32
 8004f4c:	f040 80e0 	bne.w	8005110 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	9300      	str	r3, [sp, #0]
 8004f54:	2319      	movs	r3, #25
 8004f56:	2201      	movs	r2, #1
 8004f58:	4970      	ldr	r1, [pc, #448]	@ (800511c <HAL_I2C_Master_Transmit+0x1f4>)
 8004f5a:	68f8      	ldr	r0, [r7, #12]
 8004f5c:	f000 fc64 	bl	8005828 <I2C_WaitOnFlagUntilTimeout>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004f66:	2302      	movs	r3, #2
 8004f68:	e0d3      	b.n	8005112 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d101      	bne.n	8004f78 <HAL_I2C_Master_Transmit+0x50>
 8004f74:	2302      	movs	r3, #2
 8004f76:	e0cc      	b.n	8005112 <HAL_I2C_Master_Transmit+0x1ea>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d007      	beq.n	8004f9e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f042 0201 	orr.w	r2, r2, #1
 8004f9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2221      	movs	r2, #33	@ 0x21
 8004fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2210      	movs	r2, #16
 8004fba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	893a      	ldrh	r2, [r7, #8]
 8004fce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	4a50      	ldr	r2, [pc, #320]	@ (8005120 <HAL_I2C_Master_Transmit+0x1f8>)
 8004fde:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004fe0:	8979      	ldrh	r1, [r7, #10]
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	6a3a      	ldr	r2, [r7, #32]
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f000 face 	bl	8005588 <I2C_MasterRequestWrite>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e08d      	b.n	8005112 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	613b      	str	r3, [r7, #16]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	613b      	str	r3, [r7, #16]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	613b      	str	r3, [r7, #16]
 800500a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800500c:	e066      	b.n	80050dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800500e:	697a      	ldr	r2, [r7, #20]
 8005010:	6a39      	ldr	r1, [r7, #32]
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 fd22 	bl	8005a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00d      	beq.n	800503a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005022:	2b04      	cmp	r3, #4
 8005024:	d107      	bne.n	8005036 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005034:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e06b      	b.n	8005112 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503e:	781a      	ldrb	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504a:	1c5a      	adds	r2, r3, #1
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005062:	3b01      	subs	r3, #1
 8005064:	b29a      	uxth	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	695b      	ldr	r3, [r3, #20]
 8005070:	f003 0304 	and.w	r3, r3, #4
 8005074:	2b04      	cmp	r3, #4
 8005076:	d11b      	bne.n	80050b0 <HAL_I2C_Master_Transmit+0x188>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800507c:	2b00      	cmp	r3, #0
 800507e:	d017      	beq.n	80050b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005084:	781a      	ldrb	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005090:	1c5a      	adds	r2, r3, #1
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800509a:	b29b      	uxth	r3, r3
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050a8:	3b01      	subs	r3, #1
 80050aa:	b29a      	uxth	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	6a39      	ldr	r1, [r7, #32]
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f000 fd19 	bl	8005aec <I2C_WaitOnBTFFlagUntilTimeout>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00d      	beq.n	80050dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c4:	2b04      	cmp	r3, #4
 80050c6:	d107      	bne.n	80050d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e01a      	b.n	8005112 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d194      	bne.n	800500e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2220      	movs	r2, #32
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800510c:	2300      	movs	r3, #0
 800510e:	e000      	b.n	8005112 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005110:	2302      	movs	r3, #2
  }
}
 8005112:	4618      	mov	r0, r3
 8005114:	3718      	adds	r7, #24
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	00100002 	.word	0x00100002
 8005120:	ffff0000 	.word	0xffff0000

08005124 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b08c      	sub	sp, #48	@ 0x30
 8005128:	af02      	add	r7, sp, #8
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	607a      	str	r2, [r7, #4]
 800512e:	461a      	mov	r2, r3
 8005130:	460b      	mov	r3, r1
 8005132:	817b      	strh	r3, [r7, #10]
 8005134:	4613      	mov	r3, r2
 8005136:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005138:	f7fd fff6 	bl	8003128 <HAL_GetTick>
 800513c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b20      	cmp	r3, #32
 8005148:	f040 8217 	bne.w	800557a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800514c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	2319      	movs	r3, #25
 8005152:	2201      	movs	r2, #1
 8005154:	497c      	ldr	r1, [pc, #496]	@ (8005348 <HAL_I2C_Master_Receive+0x224>)
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f000 fb66 	bl	8005828 <I2C_WaitOnFlagUntilTimeout>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d001      	beq.n	8005166 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005162:	2302      	movs	r3, #2
 8005164:	e20a      	b.n	800557c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800516c:	2b01      	cmp	r3, #1
 800516e:	d101      	bne.n	8005174 <HAL_I2C_Master_Receive+0x50>
 8005170:	2302      	movs	r3, #2
 8005172:	e203      	b.n	800557c <HAL_I2C_Master_Receive+0x458>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b01      	cmp	r3, #1
 8005188:	d007      	beq.n	800519a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f042 0201 	orr.w	r2, r2, #1
 8005198:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2222      	movs	r2, #34	@ 0x22
 80051ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2210      	movs	r2, #16
 80051b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	893a      	ldrh	r2, [r7, #8]
 80051ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	4a5c      	ldr	r2, [pc, #368]	@ (800534c <HAL_I2C_Master_Receive+0x228>)
 80051da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80051dc:	8979      	ldrh	r1, [r7, #10]
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 fa52 	bl	800568c <I2C_MasterRequestRead>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e1c4      	b.n	800557c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d113      	bne.n	8005222 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051fa:	2300      	movs	r3, #0
 80051fc:	623b      	str	r3, [r7, #32]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	623b      	str	r3, [r7, #32]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	623b      	str	r3, [r7, #32]
 800520e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800521e:	601a      	str	r2, [r3, #0]
 8005220:	e198      	b.n	8005554 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005226:	2b01      	cmp	r3, #1
 8005228:	d11b      	bne.n	8005262 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005238:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800523a:	2300      	movs	r3, #0
 800523c:	61fb      	str	r3, [r7, #28]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	61fb      	str	r3, [r7, #28]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	61fb      	str	r3, [r7, #28]
 800524e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800525e:	601a      	str	r2, [r3, #0]
 8005260:	e178      	b.n	8005554 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005266:	2b02      	cmp	r3, #2
 8005268:	d11b      	bne.n	80052a2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005278:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005288:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800528a:	2300      	movs	r3, #0
 800528c:	61bb      	str	r3, [r7, #24]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	695b      	ldr	r3, [r3, #20]
 8005294:	61bb      	str	r3, [r7, #24]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	61bb      	str	r3, [r7, #24]
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	e158      	b.n	8005554 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80052b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052b2:	2300      	movs	r3, #0
 80052b4:	617b      	str	r3, [r7, #20]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	617b      	str	r3, [r7, #20]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	617b      	str	r3, [r7, #20]
 80052c6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80052c8:	e144      	b.n	8005554 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ce:	2b03      	cmp	r3, #3
 80052d0:	f200 80f1 	bhi.w	80054b6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d123      	bne.n	8005324 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80052e0:	68f8      	ldr	r0, [r7, #12]
 80052e2:	f000 fc4b 	bl	8005b7c <I2C_WaitOnRXNEFlagUntilTimeout>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e145      	b.n	800557c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	691a      	ldr	r2, [r3, #16]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fa:	b2d2      	uxtb	r2, r2
 80052fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005302:	1c5a      	adds	r2, r3, #1
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800530c:	3b01      	subs	r3, #1
 800530e:	b29a      	uxth	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005318:	b29b      	uxth	r3, r3
 800531a:	3b01      	subs	r3, #1
 800531c:	b29a      	uxth	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005322:	e117      	b.n	8005554 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005328:	2b02      	cmp	r3, #2
 800532a:	d14e      	bne.n	80053ca <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800532c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005332:	2200      	movs	r2, #0
 8005334:	4906      	ldr	r1, [pc, #24]	@ (8005350 <HAL_I2C_Master_Receive+0x22c>)
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f000 fa76 	bl	8005828 <I2C_WaitOnFlagUntilTimeout>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d008      	beq.n	8005354 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e11a      	b.n	800557c <HAL_I2C_Master_Receive+0x458>
 8005346:	bf00      	nop
 8005348:	00100002 	.word	0x00100002
 800534c:	ffff0000 	.word	0xffff0000
 8005350:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005362:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	691a      	ldr	r2, [r3, #16]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536e:	b2d2      	uxtb	r2, r2
 8005370:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005376:	1c5a      	adds	r2, r3, #1
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538c:	b29b      	uxth	r3, r3
 800538e:	3b01      	subs	r3, #1
 8005390:	b29a      	uxth	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	691a      	ldr	r2, [r3, #16]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a0:	b2d2      	uxtb	r2, r2
 80053a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a8:	1c5a      	adds	r2, r3, #1
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053b2:	3b01      	subs	r3, #1
 80053b4:	b29a      	uxth	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80053c8:	e0c4      	b.n	8005554 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d0:	2200      	movs	r2, #0
 80053d2:	496c      	ldr	r1, [pc, #432]	@ (8005584 <HAL_I2C_Master_Receive+0x460>)
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 fa27 	bl	8005828 <I2C_WaitOnFlagUntilTimeout>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d001      	beq.n	80053e4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e0cb      	b.n	800557c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	691a      	ldr	r2, [r3, #16]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fe:	b2d2      	uxtb	r2, r2
 8005400:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005406:	1c5a      	adds	r2, r3, #1
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005410:	3b01      	subs	r3, #1
 8005412:	b29a      	uxth	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800541c:	b29b      	uxth	r3, r3
 800541e:	3b01      	subs	r3, #1
 8005420:	b29a      	uxth	r2, r3
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005428:	9300      	str	r3, [sp, #0]
 800542a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800542c:	2200      	movs	r2, #0
 800542e:	4955      	ldr	r1, [pc, #340]	@ (8005584 <HAL_I2C_Master_Receive+0x460>)
 8005430:	68f8      	ldr	r0, [r7, #12]
 8005432:	f000 f9f9 	bl	8005828 <I2C_WaitOnFlagUntilTimeout>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d001      	beq.n	8005440 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e09d      	b.n	800557c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800544e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	691a      	ldr	r2, [r3, #16]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005462:	1c5a      	adds	r2, r3, #1
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800546c:	3b01      	subs	r3, #1
 800546e:	b29a      	uxth	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005478:	b29b      	uxth	r3, r3
 800547a:	3b01      	subs	r3, #1
 800547c:	b29a      	uxth	r2, r3
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	691a      	ldr	r2, [r3, #16]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548c:	b2d2      	uxtb	r2, r2
 800548e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005494:	1c5a      	adds	r2, r3, #1
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800549e:	3b01      	subs	r3, #1
 80054a0:	b29a      	uxth	r2, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	3b01      	subs	r3, #1
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80054b4:	e04e      	b.n	8005554 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f000 fb5e 	bl	8005b7c <I2C_WaitOnRXNEFlagUntilTimeout>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d001      	beq.n	80054ca <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e058      	b.n	800557c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	691a      	ldr	r2, [r3, #16]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d4:	b2d2      	uxtb	r2, r2
 80054d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054dc:	1c5a      	adds	r2, r3, #1
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e6:	3b01      	subs	r3, #1
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	3b01      	subs	r3, #1
 80054f6:	b29a      	uxth	r2, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	695b      	ldr	r3, [r3, #20]
 8005502:	f003 0304 	and.w	r3, r3, #4
 8005506:	2b04      	cmp	r3, #4
 8005508:	d124      	bne.n	8005554 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800550e:	2b03      	cmp	r3, #3
 8005510:	d107      	bne.n	8005522 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005520:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552c:	b2d2      	uxtb	r2, r2
 800552e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	1c5a      	adds	r2, r3, #1
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553e:	3b01      	subs	r3, #1
 8005540:	b29a      	uxth	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800554a:	b29b      	uxth	r3, r3
 800554c:	3b01      	subs	r3, #1
 800554e:	b29a      	uxth	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005558:	2b00      	cmp	r3, #0
 800555a:	f47f aeb6 	bne.w	80052ca <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2220      	movs	r2, #32
 8005562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005576:	2300      	movs	r3, #0
 8005578:	e000      	b.n	800557c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800557a:	2302      	movs	r3, #2
  }
}
 800557c:	4618      	mov	r0, r3
 800557e:	3728      	adds	r7, #40	@ 0x28
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	00010004 	.word	0x00010004

08005588 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b088      	sub	sp, #32
 800558c:	af02      	add	r7, sp, #8
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	607a      	str	r2, [r7, #4]
 8005592:	603b      	str	r3, [r7, #0]
 8005594:	460b      	mov	r3, r1
 8005596:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800559c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	2b08      	cmp	r3, #8
 80055a2:	d006      	beq.n	80055b2 <I2C_MasterRequestWrite+0x2a>
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d003      	beq.n	80055b2 <I2C_MasterRequestWrite+0x2a>
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80055b0:	d108      	bne.n	80055c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	e00b      	b.n	80055dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c8:	2b12      	cmp	r3, #18
 80055ca:	d107      	bne.n	80055dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80055e8:	68f8      	ldr	r0, [r7, #12]
 80055ea:	f000 f91d 	bl	8005828 <I2C_WaitOnFlagUntilTimeout>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00d      	beq.n	8005610 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005602:	d103      	bne.n	800560c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800560a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e035      	b.n	800567c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005618:	d108      	bne.n	800562c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800561a:	897b      	ldrh	r3, [r7, #10]
 800561c:	b2db      	uxtb	r3, r3
 800561e:	461a      	mov	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005628:	611a      	str	r2, [r3, #16]
 800562a:	e01b      	b.n	8005664 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800562c:	897b      	ldrh	r3, [r7, #10]
 800562e:	11db      	asrs	r3, r3, #7
 8005630:	b2db      	uxtb	r3, r3
 8005632:	f003 0306 	and.w	r3, r3, #6
 8005636:	b2db      	uxtb	r3, r3
 8005638:	f063 030f 	orn	r3, r3, #15
 800563c:	b2da      	uxtb	r2, r3
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	490e      	ldr	r1, [pc, #56]	@ (8005684 <I2C_MasterRequestWrite+0xfc>)
 800564a:	68f8      	ldr	r0, [r7, #12]
 800564c:	f000 f966 	bl	800591c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d001      	beq.n	800565a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e010      	b.n	800567c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800565a:	897b      	ldrh	r3, [r7, #10]
 800565c:	b2da      	uxtb	r2, r3
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	4907      	ldr	r1, [pc, #28]	@ (8005688 <I2C_MasterRequestWrite+0x100>)
 800566a:	68f8      	ldr	r0, [r7, #12]
 800566c:	f000 f956 	bl	800591c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e000      	b.n	800567c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3718      	adds	r7, #24
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	00010008 	.word	0x00010008
 8005688:	00010002 	.word	0x00010002

0800568c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b088      	sub	sp, #32
 8005690:	af02      	add	r7, sp, #8
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	607a      	str	r2, [r7, #4]
 8005696:	603b      	str	r3, [r7, #0]
 8005698:	460b      	mov	r3, r1
 800569a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80056b0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	2b08      	cmp	r3, #8
 80056b6:	d006      	beq.n	80056c6 <I2C_MasterRequestRead+0x3a>
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d003      	beq.n	80056c6 <I2C_MasterRequestRead+0x3a>
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80056c4:	d108      	bne.n	80056d8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	e00b      	b.n	80056f0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056dc:	2b11      	cmp	r3, #17
 80056de:	d107      	bne.n	80056f0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	9300      	str	r3, [sp, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80056fc:	68f8      	ldr	r0, [r7, #12]
 80056fe:	f000 f893 	bl	8005828 <I2C_WaitOnFlagUntilTimeout>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00d      	beq.n	8005724 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005712:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005716:	d103      	bne.n	8005720 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800571e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e079      	b.n	8005818 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800572c:	d108      	bne.n	8005740 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800572e:	897b      	ldrh	r3, [r7, #10]
 8005730:	b2db      	uxtb	r3, r3
 8005732:	f043 0301 	orr.w	r3, r3, #1
 8005736:	b2da      	uxtb	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	611a      	str	r2, [r3, #16]
 800573e:	e05f      	b.n	8005800 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005740:	897b      	ldrh	r3, [r7, #10]
 8005742:	11db      	asrs	r3, r3, #7
 8005744:	b2db      	uxtb	r3, r3
 8005746:	f003 0306 	and.w	r3, r3, #6
 800574a:	b2db      	uxtb	r3, r3
 800574c:	f063 030f 	orn	r3, r3, #15
 8005750:	b2da      	uxtb	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	4930      	ldr	r1, [pc, #192]	@ (8005820 <I2C_MasterRequestRead+0x194>)
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 f8dc 	bl	800591c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d001      	beq.n	800576e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e054      	b.n	8005818 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800576e:	897b      	ldrh	r3, [r7, #10]
 8005770:	b2da      	uxtb	r2, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	4929      	ldr	r1, [pc, #164]	@ (8005824 <I2C_MasterRequestRead+0x198>)
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 f8cc 	bl	800591c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e044      	b.n	8005818 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800578e:	2300      	movs	r3, #0
 8005790:	613b      	str	r3, [r7, #16]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	695b      	ldr	r3, [r3, #20]
 8005798:	613b      	str	r3, [r7, #16]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	699b      	ldr	r3, [r3, #24]
 80057a0:	613b      	str	r3, [r7, #16]
 80057a2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057b2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	9300      	str	r3, [sp, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f000 f831 	bl	8005828 <I2C_WaitOnFlagUntilTimeout>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00d      	beq.n	80057e8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057da:	d103      	bne.n	80057e4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80057e2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80057e4:	2303      	movs	r3, #3
 80057e6:	e017      	b.n	8005818 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80057e8:	897b      	ldrh	r3, [r7, #10]
 80057ea:	11db      	asrs	r3, r3, #7
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	f003 0306 	and.w	r3, r3, #6
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	f063 030e 	orn	r3, r3, #14
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	4907      	ldr	r1, [pc, #28]	@ (8005824 <I2C_MasterRequestRead+0x198>)
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	f000 f888 	bl	800591c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d001      	beq.n	8005816 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e000      	b.n	8005818 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3718      	adds	r7, #24
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	00010008 	.word	0x00010008
 8005824:	00010002 	.word	0x00010002

08005828 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	603b      	str	r3, [r7, #0]
 8005834:	4613      	mov	r3, r2
 8005836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005838:	e048      	b.n	80058cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005840:	d044      	beq.n	80058cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005842:	f7fd fc71 	bl	8003128 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	683a      	ldr	r2, [r7, #0]
 800584e:	429a      	cmp	r2, r3
 8005850:	d302      	bcc.n	8005858 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d139      	bne.n	80058cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	0c1b      	lsrs	r3, r3, #16
 800585c:	b2db      	uxtb	r3, r3
 800585e:	2b01      	cmp	r3, #1
 8005860:	d10d      	bne.n	800587e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	695b      	ldr	r3, [r3, #20]
 8005868:	43da      	mvns	r2, r3
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	4013      	ands	r3, r2
 800586e:	b29b      	uxth	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	bf0c      	ite	eq
 8005874:	2301      	moveq	r3, #1
 8005876:	2300      	movne	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	461a      	mov	r2, r3
 800587c:	e00c      	b.n	8005898 <I2C_WaitOnFlagUntilTimeout+0x70>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	43da      	mvns	r2, r3
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	4013      	ands	r3, r2
 800588a:	b29b      	uxth	r3, r3
 800588c:	2b00      	cmp	r3, #0
 800588e:	bf0c      	ite	eq
 8005890:	2301      	moveq	r3, #1
 8005892:	2300      	movne	r3, #0
 8005894:	b2db      	uxtb	r3, r3
 8005896:	461a      	mov	r2, r3
 8005898:	79fb      	ldrb	r3, [r7, #7]
 800589a:	429a      	cmp	r2, r3
 800589c:	d116      	bne.n	80058cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b8:	f043 0220 	orr.w	r2, r3, #32
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e023      	b.n	8005914 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	0c1b      	lsrs	r3, r3, #16
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d10d      	bne.n	80058f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	43da      	mvns	r2, r3
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	4013      	ands	r3, r2
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	bf0c      	ite	eq
 80058e8:	2301      	moveq	r3, #1
 80058ea:	2300      	movne	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	461a      	mov	r2, r3
 80058f0:	e00c      	b.n	800590c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	43da      	mvns	r2, r3
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	4013      	ands	r3, r2
 80058fe:	b29b      	uxth	r3, r3
 8005900:	2b00      	cmp	r3, #0
 8005902:	bf0c      	ite	eq
 8005904:	2301      	moveq	r3, #1
 8005906:	2300      	movne	r3, #0
 8005908:	b2db      	uxtb	r3, r3
 800590a:	461a      	mov	r2, r3
 800590c:	79fb      	ldrb	r3, [r7, #7]
 800590e:	429a      	cmp	r2, r3
 8005910:	d093      	beq.n	800583a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
 8005928:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800592a:	e071      	b.n	8005a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800593a:	d123      	bne.n	8005984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800594a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005954:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005970:	f043 0204 	orr.w	r2, r3, #4
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e067      	b.n	8005a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800598a:	d041      	beq.n	8005a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800598c:	f7fd fbcc 	bl	8003128 <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	429a      	cmp	r2, r3
 800599a:	d302      	bcc.n	80059a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d136      	bne.n	8005a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	0c1b      	lsrs	r3, r3, #16
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d10c      	bne.n	80059c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	43da      	mvns	r2, r3
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	4013      	ands	r3, r2
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	bf14      	ite	ne
 80059be:	2301      	movne	r3, #1
 80059c0:	2300      	moveq	r3, #0
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	e00b      	b.n	80059de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	43da      	mvns	r2, r3
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	4013      	ands	r3, r2
 80059d2:	b29b      	uxth	r3, r3
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	bf14      	ite	ne
 80059d8:	2301      	movne	r3, #1
 80059da:	2300      	moveq	r3, #0
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d016      	beq.n	8005a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fc:	f043 0220 	orr.w	r2, r3, #32
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e021      	b.n	8005a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	0c1b      	lsrs	r3, r3, #16
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d10c      	bne.n	8005a34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	695b      	ldr	r3, [r3, #20]
 8005a20:	43da      	mvns	r2, r3
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	4013      	ands	r3, r2
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	bf14      	ite	ne
 8005a2c:	2301      	movne	r3, #1
 8005a2e:	2300      	moveq	r3, #0
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	e00b      	b.n	8005a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	43da      	mvns	r2, r3
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	4013      	ands	r3, r2
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	bf14      	ite	ne
 8005a46:	2301      	movne	r3, #1
 8005a48:	2300      	moveq	r3, #0
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	f47f af6d 	bne.w	800592c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a68:	e034      	b.n	8005ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	f000 f8e3 	bl	8005c36 <I2C_IsAcknowledgeFailed>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e034      	b.n	8005ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a80:	d028      	beq.n	8005ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a82:	f7fd fb51 	bl	8003128 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d302      	bcc.n	8005a98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d11d      	bne.n	8005ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa2:	2b80      	cmp	r3, #128	@ 0x80
 8005aa4:	d016      	beq.n	8005ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ac0:	f043 0220 	orr.w	r2, r3, #32
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e007      	b.n	8005ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ade:	2b80      	cmp	r3, #128	@ 0x80
 8005ae0:	d1c3      	bne.n	8005a6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005af8:	e034      	b.n	8005b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 f89b 	bl	8005c36 <I2C_IsAcknowledgeFailed>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e034      	b.n	8005b74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b10:	d028      	beq.n	8005b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b12:	f7fd fb09 	bl	8003128 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d302      	bcc.n	8005b28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d11d      	bne.n	8005b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	695b      	ldr	r3, [r3, #20]
 8005b2e:	f003 0304 	and.w	r3, r3, #4
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d016      	beq.n	8005b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b50:	f043 0220 	orr.w	r2, r3, #32
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e007      	b.n	8005b74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	f003 0304 	and.w	r3, r3, #4
 8005b6e:	2b04      	cmp	r3, #4
 8005b70:	d1c3      	bne.n	8005afa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3710      	adds	r7, #16
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b88:	e049      	b.n	8005c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	f003 0310 	and.w	r3, r3, #16
 8005b94:	2b10      	cmp	r3, #16
 8005b96:	d119      	bne.n	8005bcc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f06f 0210 	mvn.w	r2, #16
 8005ba0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2220      	movs	r2, #32
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e030      	b.n	8005c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bcc:	f7fd faac 	bl	8003128 <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	68ba      	ldr	r2, [r7, #8]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d302      	bcc.n	8005be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d11d      	bne.n	8005c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bec:	2b40      	cmp	r3, #64	@ 0x40
 8005bee:	d016      	beq.n	8005c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2220      	movs	r2, #32
 8005bfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0a:	f043 0220 	orr.w	r2, r3, #32
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e007      	b.n	8005c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	695b      	ldr	r3, [r3, #20]
 8005c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c28:	2b40      	cmp	r3, #64	@ 0x40
 8005c2a:	d1ae      	bne.n	8005b8a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c36:	b480      	push	{r7}
 8005c38:	b083      	sub	sp, #12
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	695b      	ldr	r3, [r3, #20]
 8005c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c4c:	d11b      	bne.n	8005c86 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005c56:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2220      	movs	r2, #32
 8005c62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c72:	f043 0204 	orr.w	r2, r3, #4
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e000      	b.n	8005c88 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	2b20      	cmp	r3, #32
 8005ca8:	d129      	bne.n	8005cfe <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2224      	movs	r2, #36	@ 0x24
 8005cae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f022 0201 	bic.w	r2, r2, #1
 8005cc0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f022 0210 	bic.w	r2, r2, #16
 8005cd0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	430a      	orrs	r2, r1
 8005ce0:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f042 0201 	orr.w	r2, r2, #1
 8005cf0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2220      	movs	r2, #32
 8005cf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	e000      	b.n	8005d00 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005cfe:	2302      	movs	r3, #2
  }
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b085      	sub	sp, #20
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005d16:	2300      	movs	r3, #0
 8005d18:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b20      	cmp	r3, #32
 8005d24:	d12a      	bne.n	8005d7c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2224      	movs	r2, #36	@ 0x24
 8005d2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f022 0201 	bic.w	r2, r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d44:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005d46:	89fb      	ldrh	r3, [r7, #14]
 8005d48:	f023 030f 	bic.w	r3, r3, #15
 8005d4c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	89fb      	ldrh	r3, [r7, #14]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	89fa      	ldrh	r2, [r7, #14]
 8005d5e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0201 	orr.w	r2, r2, #1
 8005d6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	e000      	b.n	8005d7e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005d7c:	2302      	movs	r3, #2
  }
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3714      	adds	r7, #20
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
	...

08005d8c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005d92:	4b06      	ldr	r3, [pc, #24]	@ (8005dac <HAL_PWR_EnableBkUpAccess+0x20>)
 8005d94:	2201      	movs	r2, #1
 8005d96:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005d98:	4b05      	ldr	r3, [pc, #20]	@ (8005db0 <HAL_PWR_EnableBkUpAccess+0x24>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005d9e:	687b      	ldr	r3, [r7, #4]
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	420e0020 	.word	0x420e0020
 8005db0:	40007000 	.word	0x40007000

08005db4 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8005dba:	4b06      	ldr	r3, [pc, #24]	@ (8005dd4 <HAL_PWR_DisableBkUpAccess+0x20>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005dc0:	4b05      	ldr	r3, [pc, #20]	@ (8005dd8 <HAL_PWR_DisableBkUpAccess+0x24>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005dc6:	687b      	ldr	r3, [r7, #4]
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr
 8005dd4:	420e0020 	.word	0x420e0020
 8005dd8:	40007000 	.word	0x40007000

08005ddc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e267      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d075      	beq.n	8005ee6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dfa:	4b88      	ldr	r3, [pc, #544]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f003 030c 	and.w	r3, r3, #12
 8005e02:	2b04      	cmp	r3, #4
 8005e04:	d00c      	beq.n	8005e20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e06:	4b85      	ldr	r3, [pc, #532]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e0e:	2b08      	cmp	r3, #8
 8005e10:	d112      	bne.n	8005e38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e12:	4b82      	ldr	r3, [pc, #520]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e1e:	d10b      	bne.n	8005e38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e20:	4b7e      	ldr	r3, [pc, #504]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d05b      	beq.n	8005ee4 <HAL_RCC_OscConfig+0x108>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d157      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e242      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e40:	d106      	bne.n	8005e50 <HAL_RCC_OscConfig+0x74>
 8005e42:	4b76      	ldr	r3, [pc, #472]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a75      	ldr	r2, [pc, #468]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e4c:	6013      	str	r3, [r2, #0]
 8005e4e:	e01d      	b.n	8005e8c <HAL_RCC_OscConfig+0xb0>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e58:	d10c      	bne.n	8005e74 <HAL_RCC_OscConfig+0x98>
 8005e5a:	4b70      	ldr	r3, [pc, #448]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a6f      	ldr	r2, [pc, #444]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e64:	6013      	str	r3, [r2, #0]
 8005e66:	4b6d      	ldr	r3, [pc, #436]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a6c      	ldr	r2, [pc, #432]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e70:	6013      	str	r3, [r2, #0]
 8005e72:	e00b      	b.n	8005e8c <HAL_RCC_OscConfig+0xb0>
 8005e74:	4b69      	ldr	r3, [pc, #420]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a68      	ldr	r2, [pc, #416]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	4b66      	ldr	r3, [pc, #408]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a65      	ldr	r2, [pc, #404]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005e86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d013      	beq.n	8005ebc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e94:	f7fd f948 	bl	8003128 <HAL_GetTick>
 8005e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e9a:	e008      	b.n	8005eae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e9c:	f7fd f944 	bl	8003128 <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	2b64      	cmp	r3, #100	@ 0x64
 8005ea8:	d901      	bls.n	8005eae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e207      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eae:	4b5b      	ldr	r3, [pc, #364]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d0f0      	beq.n	8005e9c <HAL_RCC_OscConfig+0xc0>
 8005eba:	e014      	b.n	8005ee6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ebc:	f7fd f934 	bl	8003128 <HAL_GetTick>
 8005ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ec2:	e008      	b.n	8005ed6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ec4:	f7fd f930 	bl	8003128 <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	2b64      	cmp	r3, #100	@ 0x64
 8005ed0:	d901      	bls.n	8005ed6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e1f3      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ed6:	4b51      	ldr	r3, [pc, #324]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1f0      	bne.n	8005ec4 <HAL_RCC_OscConfig+0xe8>
 8005ee2:	e000      	b.n	8005ee6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 0302 	and.w	r3, r3, #2
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d063      	beq.n	8005fba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ef2:	4b4a      	ldr	r3, [pc, #296]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f003 030c 	and.w	r3, r3, #12
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00b      	beq.n	8005f16 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005efe:	4b47      	ldr	r3, [pc, #284]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f06:	2b08      	cmp	r3, #8
 8005f08:	d11c      	bne.n	8005f44 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f0a:	4b44      	ldr	r3, [pc, #272]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d116      	bne.n	8005f44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f16:	4b41      	ldr	r3, [pc, #260]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d005      	beq.n	8005f2e <HAL_RCC_OscConfig+0x152>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d001      	beq.n	8005f2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e1c7      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f2e:	4b3b      	ldr	r3, [pc, #236]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	00db      	lsls	r3, r3, #3
 8005f3c:	4937      	ldr	r1, [pc, #220]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f42:	e03a      	b.n	8005fba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d020      	beq.n	8005f8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f4c:	4b34      	ldr	r3, [pc, #208]	@ (8006020 <HAL_RCC_OscConfig+0x244>)
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f52:	f7fd f8e9 	bl	8003128 <HAL_GetTick>
 8005f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f58:	e008      	b.n	8005f6c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f5a:	f7fd f8e5 	bl	8003128 <HAL_GetTick>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	2b02      	cmp	r3, #2
 8005f66:	d901      	bls.n	8005f6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	e1a8      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 0302 	and.w	r3, r3, #2
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d0f0      	beq.n	8005f5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f78:	4b28      	ldr	r3, [pc, #160]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	4925      	ldr	r1, [pc, #148]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	600b      	str	r3, [r1, #0]
 8005f8c:	e015      	b.n	8005fba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f8e:	4b24      	ldr	r3, [pc, #144]	@ (8006020 <HAL_RCC_OscConfig+0x244>)
 8005f90:	2200      	movs	r2, #0
 8005f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f94:	f7fd f8c8 	bl	8003128 <HAL_GetTick>
 8005f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f9a:	e008      	b.n	8005fae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f9c:	f7fd f8c4 	bl	8003128 <HAL_GetTick>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	1ad3      	subs	r3, r2, r3
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d901      	bls.n	8005fae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e187      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fae:	4b1b      	ldr	r3, [pc, #108]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0302 	and.w	r3, r3, #2
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1f0      	bne.n	8005f9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0308 	and.w	r3, r3, #8
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d036      	beq.n	8006034 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d016      	beq.n	8005ffc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fce:	4b15      	ldr	r3, [pc, #84]	@ (8006024 <HAL_RCC_OscConfig+0x248>)
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fd4:	f7fd f8a8 	bl	8003128 <HAL_GetTick>
 8005fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fda:	e008      	b.n	8005fee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fdc:	f7fd f8a4 	bl	8003128 <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	d901      	bls.n	8005fee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e167      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fee:	4b0b      	ldr	r3, [pc, #44]	@ (800601c <HAL_RCC_OscConfig+0x240>)
 8005ff0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ff2:	f003 0302 	and.w	r3, r3, #2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d0f0      	beq.n	8005fdc <HAL_RCC_OscConfig+0x200>
 8005ffa:	e01b      	b.n	8006034 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ffc:	4b09      	ldr	r3, [pc, #36]	@ (8006024 <HAL_RCC_OscConfig+0x248>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006002:	f7fd f891 	bl	8003128 <HAL_GetTick>
 8006006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006008:	e00e      	b.n	8006028 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800600a:	f7fd f88d 	bl	8003128 <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	2b02      	cmp	r3, #2
 8006016:	d907      	bls.n	8006028 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e150      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
 800601c:	40023800 	.word	0x40023800
 8006020:	42470000 	.word	0x42470000
 8006024:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006028:	4b88      	ldr	r3, [pc, #544]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 800602a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800602c:	f003 0302 	and.w	r3, r3, #2
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1ea      	bne.n	800600a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0304 	and.w	r3, r3, #4
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 8097 	beq.w	8006170 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006042:	2300      	movs	r3, #0
 8006044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006046:	4b81      	ldr	r3, [pc, #516]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 8006048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800604a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10f      	bne.n	8006072 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006052:	2300      	movs	r3, #0
 8006054:	60bb      	str	r3, [r7, #8]
 8006056:	4b7d      	ldr	r3, [pc, #500]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 8006058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605a:	4a7c      	ldr	r2, [pc, #496]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 800605c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006060:	6413      	str	r3, [r2, #64]	@ 0x40
 8006062:	4b7a      	ldr	r3, [pc, #488]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 8006064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800606a:	60bb      	str	r3, [r7, #8]
 800606c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800606e:	2301      	movs	r3, #1
 8006070:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006072:	4b77      	ldr	r3, [pc, #476]	@ (8006250 <HAL_RCC_OscConfig+0x474>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800607a:	2b00      	cmp	r3, #0
 800607c:	d118      	bne.n	80060b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800607e:	4b74      	ldr	r3, [pc, #464]	@ (8006250 <HAL_RCC_OscConfig+0x474>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a73      	ldr	r2, [pc, #460]	@ (8006250 <HAL_RCC_OscConfig+0x474>)
 8006084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800608a:	f7fd f84d 	bl	8003128 <HAL_GetTick>
 800608e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006090:	e008      	b.n	80060a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006092:	f7fd f849 	bl	8003128 <HAL_GetTick>
 8006096:	4602      	mov	r2, r0
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	1ad3      	subs	r3, r2, r3
 800609c:	2b02      	cmp	r3, #2
 800609e:	d901      	bls.n	80060a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80060a0:	2303      	movs	r3, #3
 80060a2:	e10c      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060a4:	4b6a      	ldr	r3, [pc, #424]	@ (8006250 <HAL_RCC_OscConfig+0x474>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d0f0      	beq.n	8006092 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d106      	bne.n	80060c6 <HAL_RCC_OscConfig+0x2ea>
 80060b8:	4b64      	ldr	r3, [pc, #400]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060bc:	4a63      	ldr	r2, [pc, #396]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060be:	f043 0301 	orr.w	r3, r3, #1
 80060c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80060c4:	e01c      	b.n	8006100 <HAL_RCC_OscConfig+0x324>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	2b05      	cmp	r3, #5
 80060cc:	d10c      	bne.n	80060e8 <HAL_RCC_OscConfig+0x30c>
 80060ce:	4b5f      	ldr	r3, [pc, #380]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d2:	4a5e      	ldr	r2, [pc, #376]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060d4:	f043 0304 	orr.w	r3, r3, #4
 80060d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80060da:	4b5c      	ldr	r3, [pc, #368]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060de:	4a5b      	ldr	r2, [pc, #364]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060e0:	f043 0301 	orr.w	r3, r3, #1
 80060e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80060e6:	e00b      	b.n	8006100 <HAL_RCC_OscConfig+0x324>
 80060e8:	4b58      	ldr	r3, [pc, #352]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ec:	4a57      	ldr	r2, [pc, #348]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060ee:	f023 0301 	bic.w	r3, r3, #1
 80060f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80060f4:	4b55      	ldr	r3, [pc, #340]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060f8:	4a54      	ldr	r2, [pc, #336]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80060fa:	f023 0304 	bic.w	r3, r3, #4
 80060fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d015      	beq.n	8006134 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006108:	f7fd f80e 	bl	8003128 <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800610e:	e00a      	b.n	8006126 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006110:	f7fd f80a 	bl	8003128 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800611e:	4293      	cmp	r3, r2
 8006120:	d901      	bls.n	8006126 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e0cb      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006126:	4b49      	ldr	r3, [pc, #292]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 8006128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d0ee      	beq.n	8006110 <HAL_RCC_OscConfig+0x334>
 8006132:	e014      	b.n	800615e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006134:	f7fc fff8 	bl	8003128 <HAL_GetTick>
 8006138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800613a:	e00a      	b.n	8006152 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800613c:	f7fc fff4 	bl	8003128 <HAL_GetTick>
 8006140:	4602      	mov	r2, r0
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800614a:	4293      	cmp	r3, r2
 800614c:	d901      	bls.n	8006152 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	e0b5      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006152:	4b3e      	ldr	r3, [pc, #248]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 8006154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1ee      	bne.n	800613c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800615e:	7dfb      	ldrb	r3, [r7, #23]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d105      	bne.n	8006170 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006164:	4b39      	ldr	r3, [pc, #228]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 8006166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006168:	4a38      	ldr	r2, [pc, #224]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 800616a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800616e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	699b      	ldr	r3, [r3, #24]
 8006174:	2b00      	cmp	r3, #0
 8006176:	f000 80a1 	beq.w	80062bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800617a:	4b34      	ldr	r3, [pc, #208]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f003 030c 	and.w	r3, r3, #12
 8006182:	2b08      	cmp	r3, #8
 8006184:	d05c      	beq.n	8006240 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	2b02      	cmp	r3, #2
 800618c:	d141      	bne.n	8006212 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800618e:	4b31      	ldr	r3, [pc, #196]	@ (8006254 <HAL_RCC_OscConfig+0x478>)
 8006190:	2200      	movs	r2, #0
 8006192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006194:	f7fc ffc8 	bl	8003128 <HAL_GetTick>
 8006198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800619a:	e008      	b.n	80061ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800619c:	f7fc ffc4 	bl	8003128 <HAL_GetTick>
 80061a0:	4602      	mov	r2, r0
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	1ad3      	subs	r3, r2, r3
 80061a6:	2b02      	cmp	r3, #2
 80061a8:	d901      	bls.n	80061ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80061aa:	2303      	movs	r3, #3
 80061ac:	e087      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061ae:	4b27      	ldr	r3, [pc, #156]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d1f0      	bne.n	800619c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	69da      	ldr	r2, [r3, #28]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6a1b      	ldr	r3, [r3, #32]
 80061c2:	431a      	orrs	r2, r3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c8:	019b      	lsls	r3, r3, #6
 80061ca:	431a      	orrs	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d0:	085b      	lsrs	r3, r3, #1
 80061d2:	3b01      	subs	r3, #1
 80061d4:	041b      	lsls	r3, r3, #16
 80061d6:	431a      	orrs	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061dc:	061b      	lsls	r3, r3, #24
 80061de:	491b      	ldr	r1, [pc, #108]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061e4:	4b1b      	ldr	r3, [pc, #108]	@ (8006254 <HAL_RCC_OscConfig+0x478>)
 80061e6:	2201      	movs	r2, #1
 80061e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ea:	f7fc ff9d 	bl	8003128 <HAL_GetTick>
 80061ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061f0:	e008      	b.n	8006204 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061f2:	f7fc ff99 	bl	8003128 <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d901      	bls.n	8006204 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e05c      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006204:	4b11      	ldr	r3, [pc, #68]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d0f0      	beq.n	80061f2 <HAL_RCC_OscConfig+0x416>
 8006210:	e054      	b.n	80062bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006212:	4b10      	ldr	r3, [pc, #64]	@ (8006254 <HAL_RCC_OscConfig+0x478>)
 8006214:	2200      	movs	r2, #0
 8006216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006218:	f7fc ff86 	bl	8003128 <HAL_GetTick>
 800621c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800621e:	e008      	b.n	8006232 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006220:	f7fc ff82 	bl	8003128 <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	2b02      	cmp	r3, #2
 800622c:	d901      	bls.n	8006232 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e045      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006232:	4b06      	ldr	r3, [pc, #24]	@ (800624c <HAL_RCC_OscConfig+0x470>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1f0      	bne.n	8006220 <HAL_RCC_OscConfig+0x444>
 800623e:	e03d      	b.n	80062bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	2b01      	cmp	r3, #1
 8006246:	d107      	bne.n	8006258 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e038      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
 800624c:	40023800 	.word	0x40023800
 8006250:	40007000 	.word	0x40007000
 8006254:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006258:	4b1b      	ldr	r3, [pc, #108]	@ (80062c8 <HAL_RCC_OscConfig+0x4ec>)
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d028      	beq.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006270:	429a      	cmp	r2, r3
 8006272:	d121      	bne.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800627e:	429a      	cmp	r2, r3
 8006280:	d11a      	bne.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006282:	68fa      	ldr	r2, [r7, #12]
 8006284:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006288:	4013      	ands	r3, r2
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800628e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006290:	4293      	cmp	r3, r2
 8006292:	d111      	bne.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800629e:	085b      	lsrs	r3, r3, #1
 80062a0:	3b01      	subs	r3, #1
 80062a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d107      	bne.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d001      	beq.n	80062bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e000      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	40023800 	.word	0x40023800

080062cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d101      	bne.n	80062e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e0cc      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062e0:	4b68      	ldr	r3, [pc, #416]	@ (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 030f 	and.w	r3, r3, #15
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d90c      	bls.n	8006308 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ee:	4b65      	ldr	r3, [pc, #404]	@ (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80062f0:	683a      	ldr	r2, [r7, #0]
 80062f2:	b2d2      	uxtb	r2, r2
 80062f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062f6:	4b63      	ldr	r3, [pc, #396]	@ (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 030f 	and.w	r3, r3, #15
 80062fe:	683a      	ldr	r2, [r7, #0]
 8006300:	429a      	cmp	r2, r3
 8006302:	d001      	beq.n	8006308 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e0b8      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0302 	and.w	r3, r3, #2
 8006310:	2b00      	cmp	r3, #0
 8006312:	d020      	beq.n	8006356 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0304 	and.w	r3, r3, #4
 800631c:	2b00      	cmp	r3, #0
 800631e:	d005      	beq.n	800632c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006320:	4b59      	ldr	r3, [pc, #356]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	4a58      	ldr	r2, [pc, #352]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006326:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800632a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0308 	and.w	r3, r3, #8
 8006334:	2b00      	cmp	r3, #0
 8006336:	d005      	beq.n	8006344 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006338:	4b53      	ldr	r3, [pc, #332]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	4a52      	ldr	r2, [pc, #328]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800633e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006342:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006344:	4b50      	ldr	r3, [pc, #320]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	494d      	ldr	r1, [pc, #308]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006352:	4313      	orrs	r3, r2
 8006354:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b00      	cmp	r3, #0
 8006360:	d044      	beq.n	80063ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	2b01      	cmp	r3, #1
 8006368:	d107      	bne.n	800637a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800636a:	4b47      	ldr	r3, [pc, #284]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d119      	bne.n	80063aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e07f      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	2b02      	cmp	r3, #2
 8006380:	d003      	beq.n	800638a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006386:	2b03      	cmp	r3, #3
 8006388:	d107      	bne.n	800639a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800638a:	4b3f      	ldr	r3, [pc, #252]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006392:	2b00      	cmp	r3, #0
 8006394:	d109      	bne.n	80063aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e06f      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800639a:	4b3b      	ldr	r3, [pc, #236]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0302 	and.w	r3, r3, #2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e067      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063aa:	4b37      	ldr	r3, [pc, #220]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f023 0203 	bic.w	r2, r3, #3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	4934      	ldr	r1, [pc, #208]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063bc:	f7fc feb4 	bl	8003128 <HAL_GetTick>
 80063c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063c2:	e00a      	b.n	80063da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063c4:	f7fc feb0 	bl	8003128 <HAL_GetTick>
 80063c8:	4602      	mov	r2, r0
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d901      	bls.n	80063da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e04f      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063da:	4b2b      	ldr	r3, [pc, #172]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	f003 020c 	and.w	r2, r3, #12
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d1eb      	bne.n	80063c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063ec:	4b25      	ldr	r3, [pc, #148]	@ (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 030f 	and.w	r3, r3, #15
 80063f4:	683a      	ldr	r2, [r7, #0]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d20c      	bcs.n	8006414 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063fa:	4b22      	ldr	r3, [pc, #136]	@ (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	b2d2      	uxtb	r2, r2
 8006400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006402:	4b20      	ldr	r3, [pc, #128]	@ (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 030f 	and.w	r3, r3, #15
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	429a      	cmp	r2, r3
 800640e:	d001      	beq.n	8006414 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e032      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b00      	cmp	r3, #0
 800641e:	d008      	beq.n	8006432 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006420:	4b19      	ldr	r3, [pc, #100]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	4916      	ldr	r1, [pc, #88]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800642e:	4313      	orrs	r3, r2
 8006430:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0308 	and.w	r3, r3, #8
 800643a:	2b00      	cmp	r3, #0
 800643c:	d009      	beq.n	8006452 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800643e:	4b12      	ldr	r3, [pc, #72]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	00db      	lsls	r3, r3, #3
 800644c:	490e      	ldr	r1, [pc, #56]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800644e:	4313      	orrs	r3, r2
 8006450:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006452:	f000 f821 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8006456:	4602      	mov	r2, r0
 8006458:	4b0b      	ldr	r3, [pc, #44]	@ (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	091b      	lsrs	r3, r3, #4
 800645e:	f003 030f 	and.w	r3, r3, #15
 8006462:	490a      	ldr	r1, [pc, #40]	@ (800648c <HAL_RCC_ClockConfig+0x1c0>)
 8006464:	5ccb      	ldrb	r3, [r1, r3]
 8006466:	fa22 f303 	lsr.w	r3, r2, r3
 800646a:	4a09      	ldr	r2, [pc, #36]	@ (8006490 <HAL_RCC_ClockConfig+0x1c4>)
 800646c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800646e:	4b09      	ldr	r3, [pc, #36]	@ (8006494 <HAL_RCC_ClockConfig+0x1c8>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4618      	mov	r0, r3
 8006474:	f7fc fe14 	bl	80030a0 <HAL_InitTick>

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	40023c00 	.word	0x40023c00
 8006488:	40023800 	.word	0x40023800
 800648c:	08009650 	.word	0x08009650
 8006490:	2000001c 	.word	0x2000001c
 8006494:	20000020 	.word	0x20000020

08006498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800649c:	b090      	sub	sp, #64	@ 0x40
 800649e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80064a0:	2300      	movs	r3, #0
 80064a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80064a4:	2300      	movs	r3, #0
 80064a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064a8:	2300      	movs	r3, #0
 80064aa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80064ac:	2300      	movs	r3, #0
 80064ae:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064b0:	4b59      	ldr	r3, [pc, #356]	@ (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f003 030c 	and.w	r3, r3, #12
 80064b8:	2b08      	cmp	r3, #8
 80064ba:	d00d      	beq.n	80064d8 <HAL_RCC_GetSysClockFreq+0x40>
 80064bc:	2b08      	cmp	r3, #8
 80064be:	f200 80a1 	bhi.w	8006604 <HAL_RCC_GetSysClockFreq+0x16c>
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d002      	beq.n	80064cc <HAL_RCC_GetSysClockFreq+0x34>
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d003      	beq.n	80064d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80064ca:	e09b      	b.n	8006604 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064cc:	4b53      	ldr	r3, [pc, #332]	@ (800661c <HAL_RCC_GetSysClockFreq+0x184>)
 80064ce:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80064d0:	e09b      	b.n	800660a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064d2:	4b53      	ldr	r3, [pc, #332]	@ (8006620 <HAL_RCC_GetSysClockFreq+0x188>)
 80064d4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80064d6:	e098      	b.n	800660a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064d8:	4b4f      	ldr	r3, [pc, #316]	@ (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064e0:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064e2:	4b4d      	ldr	r3, [pc, #308]	@ (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d028      	beq.n	8006540 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064ee:	4b4a      	ldr	r3, [pc, #296]	@ (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	099b      	lsrs	r3, r3, #6
 80064f4:	2200      	movs	r2, #0
 80064f6:	623b      	str	r3, [r7, #32]
 80064f8:	627a      	str	r2, [r7, #36]	@ 0x24
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006500:	2100      	movs	r1, #0
 8006502:	4b47      	ldr	r3, [pc, #284]	@ (8006620 <HAL_RCC_GetSysClockFreq+0x188>)
 8006504:	fb03 f201 	mul.w	r2, r3, r1
 8006508:	2300      	movs	r3, #0
 800650a:	fb00 f303 	mul.w	r3, r0, r3
 800650e:	4413      	add	r3, r2
 8006510:	4a43      	ldr	r2, [pc, #268]	@ (8006620 <HAL_RCC_GetSysClockFreq+0x188>)
 8006512:	fba0 1202 	umull	r1, r2, r0, r2
 8006516:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006518:	460a      	mov	r2, r1
 800651a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800651c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800651e:	4413      	add	r3, r2
 8006520:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006524:	2200      	movs	r2, #0
 8006526:	61bb      	str	r3, [r7, #24]
 8006528:	61fa      	str	r2, [r7, #28]
 800652a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800652e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006532:	f7f9 fe63 	bl	80001fc <__aeabi_uldivmod>
 8006536:	4602      	mov	r2, r0
 8006538:	460b      	mov	r3, r1
 800653a:	4613      	mov	r3, r2
 800653c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800653e:	e053      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006540:	4b35      	ldr	r3, [pc, #212]	@ (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	099b      	lsrs	r3, r3, #6
 8006546:	2200      	movs	r2, #0
 8006548:	613b      	str	r3, [r7, #16]
 800654a:	617a      	str	r2, [r7, #20]
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006552:	f04f 0b00 	mov.w	fp, #0
 8006556:	4652      	mov	r2, sl
 8006558:	465b      	mov	r3, fp
 800655a:	f04f 0000 	mov.w	r0, #0
 800655e:	f04f 0100 	mov.w	r1, #0
 8006562:	0159      	lsls	r1, r3, #5
 8006564:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006568:	0150      	lsls	r0, r2, #5
 800656a:	4602      	mov	r2, r0
 800656c:	460b      	mov	r3, r1
 800656e:	ebb2 080a 	subs.w	r8, r2, sl
 8006572:	eb63 090b 	sbc.w	r9, r3, fp
 8006576:	f04f 0200 	mov.w	r2, #0
 800657a:	f04f 0300 	mov.w	r3, #0
 800657e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006582:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006586:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800658a:	ebb2 0408 	subs.w	r4, r2, r8
 800658e:	eb63 0509 	sbc.w	r5, r3, r9
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	00eb      	lsls	r3, r5, #3
 800659c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065a0:	00e2      	lsls	r2, r4, #3
 80065a2:	4614      	mov	r4, r2
 80065a4:	461d      	mov	r5, r3
 80065a6:	eb14 030a 	adds.w	r3, r4, sl
 80065aa:	603b      	str	r3, [r7, #0]
 80065ac:	eb45 030b 	adc.w	r3, r5, fp
 80065b0:	607b      	str	r3, [r7, #4]
 80065b2:	f04f 0200 	mov.w	r2, #0
 80065b6:	f04f 0300 	mov.w	r3, #0
 80065ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80065be:	4629      	mov	r1, r5
 80065c0:	028b      	lsls	r3, r1, #10
 80065c2:	4621      	mov	r1, r4
 80065c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80065c8:	4621      	mov	r1, r4
 80065ca:	028a      	lsls	r2, r1, #10
 80065cc:	4610      	mov	r0, r2
 80065ce:	4619      	mov	r1, r3
 80065d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065d2:	2200      	movs	r2, #0
 80065d4:	60bb      	str	r3, [r7, #8]
 80065d6:	60fa      	str	r2, [r7, #12]
 80065d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80065dc:	f7f9 fe0e 	bl	80001fc <__aeabi_uldivmod>
 80065e0:	4602      	mov	r2, r0
 80065e2:	460b      	mov	r3, r1
 80065e4:	4613      	mov	r3, r2
 80065e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	0c1b      	lsrs	r3, r3, #16
 80065ee:	f003 0303 	and.w	r3, r3, #3
 80065f2:	3301      	adds	r3, #1
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80065f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80065fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006600:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006602:	e002      	b.n	800660a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006604:	4b05      	ldr	r3, [pc, #20]	@ (800661c <HAL_RCC_GetSysClockFreq+0x184>)
 8006606:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006608:	bf00      	nop
    }
  }
  return sysclockfreq;
 800660a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800660c:	4618      	mov	r0, r3
 800660e:	3740      	adds	r7, #64	@ 0x40
 8006610:	46bd      	mov	sp, r7
 8006612:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006616:	bf00      	nop
 8006618:	40023800 	.word	0x40023800
 800661c:	00f42400 	.word	0x00f42400
 8006620:	017d7840 	.word	0x017d7840

08006624 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006624:	b480      	push	{r7}
 8006626:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006628:	4b03      	ldr	r3, [pc, #12]	@ (8006638 <HAL_RCC_GetHCLKFreq+0x14>)
 800662a:	681b      	ldr	r3, [r3, #0]
}
 800662c:	4618      	mov	r0, r3
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	2000001c 	.word	0x2000001c

0800663c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006640:	f7ff fff0 	bl	8006624 <HAL_RCC_GetHCLKFreq>
 8006644:	4602      	mov	r2, r0
 8006646:	4b05      	ldr	r3, [pc, #20]	@ (800665c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	0a9b      	lsrs	r3, r3, #10
 800664c:	f003 0307 	and.w	r3, r3, #7
 8006650:	4903      	ldr	r1, [pc, #12]	@ (8006660 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006652:	5ccb      	ldrb	r3, [r1, r3]
 8006654:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006658:	4618      	mov	r0, r3
 800665a:	bd80      	pop	{r7, pc}
 800665c:	40023800 	.word	0x40023800
 8006660:	08009660 	.word	0x08009660

08006664 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006668:	f7ff ffdc 	bl	8006624 <HAL_RCC_GetHCLKFreq>
 800666c:	4602      	mov	r2, r0
 800666e:	4b05      	ldr	r3, [pc, #20]	@ (8006684 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	0b5b      	lsrs	r3, r3, #13
 8006674:	f003 0307 	and.w	r3, r3, #7
 8006678:	4903      	ldr	r1, [pc, #12]	@ (8006688 <HAL_RCC_GetPCLK2Freq+0x24>)
 800667a:	5ccb      	ldrb	r3, [r1, r3]
 800667c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006680:	4618      	mov	r0, r3
 8006682:	bd80      	pop	{r7, pc}
 8006684:	40023800 	.word	0x40023800
 8006688:	08009660 	.word	0x08009660

0800668c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006694:	2300      	movs	r3, #0
 8006696:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006698:	2300      	movs	r3, #0
 800669a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 0301 	and.w	r3, r3, #1
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d10b      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d105      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d075      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80066c0:	4b91      	ldr	r3, [pc, #580]	@ (8006908 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80066c2:	2200      	movs	r2, #0
 80066c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066c6:	f7fc fd2f 	bl	8003128 <HAL_GetTick>
 80066ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066cc:	e008      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80066ce:	f7fc fd2b 	bl	8003128 <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	2b02      	cmp	r3, #2
 80066da:	d901      	bls.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e189      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066e0:	4b8a      	ldr	r3, [pc, #552]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1f0      	bne.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 0301 	and.w	r3, r3, #1
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d009      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	019a      	lsls	r2, r3, #6
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	071b      	lsls	r3, r3, #28
 8006704:	4981      	ldr	r1, [pc, #516]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006706:	4313      	orrs	r3, r2
 8006708:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0302 	and.w	r3, r3, #2
 8006714:	2b00      	cmp	r3, #0
 8006716:	d01f      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006718:	4b7c      	ldr	r3, [pc, #496]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800671a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800671e:	0f1b      	lsrs	r3, r3, #28
 8006720:	f003 0307 	and.w	r3, r3, #7
 8006724:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	019a      	lsls	r2, r3, #6
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	061b      	lsls	r3, r3, #24
 8006732:	431a      	orrs	r2, r3
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	071b      	lsls	r3, r3, #28
 8006738:	4974      	ldr	r1, [pc, #464]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800673a:	4313      	orrs	r3, r2
 800673c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006740:	4b72      	ldr	r3, [pc, #456]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006742:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006746:	f023 021f 	bic.w	r2, r3, #31
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	69db      	ldr	r3, [r3, #28]
 800674e:	3b01      	subs	r3, #1
 8006750:	496e      	ldr	r1, [pc, #440]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006752:	4313      	orrs	r3, r2
 8006754:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006760:	2b00      	cmp	r3, #0
 8006762:	d00d      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	019a      	lsls	r2, r3, #6
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	061b      	lsls	r3, r3, #24
 8006770:	431a      	orrs	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	071b      	lsls	r3, r3, #28
 8006778:	4964      	ldr	r1, [pc, #400]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800677a:	4313      	orrs	r3, r2
 800677c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006780:	4b61      	ldr	r3, [pc, #388]	@ (8006908 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006782:	2201      	movs	r2, #1
 8006784:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006786:	f7fc fccf 	bl	8003128 <HAL_GetTick>
 800678a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800678c:	e008      	b.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800678e:	f7fc fccb 	bl	8003128 <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	2b02      	cmp	r3, #2
 800679a:	d901      	bls.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e129      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80067a0:	4b5a      	ldr	r3, [pc, #360]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d0f0      	beq.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0304 	and.w	r3, r3, #4
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d105      	bne.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d079      	beq.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80067c4:	4b52      	ldr	r3, [pc, #328]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80067c6:	2200      	movs	r2, #0
 80067c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80067ca:	f7fc fcad 	bl	8003128 <HAL_GetTick>
 80067ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067d0:	e008      	b.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80067d2:	f7fc fca9 	bl	8003128 <HAL_GetTick>
 80067d6:	4602      	mov	r2, r0
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	1ad3      	subs	r3, r2, r3
 80067dc:	2b02      	cmp	r3, #2
 80067de:	d901      	bls.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e107      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067e4:	4b49      	ldr	r3, [pc, #292]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067f0:	d0ef      	beq.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0304 	and.w	r3, r3, #4
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d020      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80067fe:	4b43      	ldr	r3, [pc, #268]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006804:	0f1b      	lsrs	r3, r3, #28
 8006806:	f003 0307 	and.w	r3, r3, #7
 800680a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	691b      	ldr	r3, [r3, #16]
 8006810:	019a      	lsls	r2, r3, #6
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	061b      	lsls	r3, r3, #24
 8006818:	431a      	orrs	r2, r3
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	071b      	lsls	r3, r3, #28
 800681e:	493b      	ldr	r1, [pc, #236]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006820:	4313      	orrs	r3, r2
 8006822:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006826:	4b39      	ldr	r3, [pc, #228]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006828:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800682c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a1b      	ldr	r3, [r3, #32]
 8006834:	3b01      	subs	r3, #1
 8006836:	021b      	lsls	r3, r3, #8
 8006838:	4934      	ldr	r1, [pc, #208]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800683a:	4313      	orrs	r3, r2
 800683c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0308 	and.w	r3, r3, #8
 8006848:	2b00      	cmp	r3, #0
 800684a:	d01e      	beq.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800684c:	4b2f      	ldr	r3, [pc, #188]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800684e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006852:	0e1b      	lsrs	r3, r3, #24
 8006854:	f003 030f 	and.w	r3, r3, #15
 8006858:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	019a      	lsls	r2, r3, #6
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	061b      	lsls	r3, r3, #24
 8006864:	431a      	orrs	r2, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	071b      	lsls	r3, r3, #28
 800686c:	4927      	ldr	r1, [pc, #156]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800686e:	4313      	orrs	r3, r2
 8006870:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006874:	4b25      	ldr	r3, [pc, #148]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006876:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800687a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006882:	4922      	ldr	r1, [pc, #136]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006884:	4313      	orrs	r3, r2
 8006886:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800688a:	4b21      	ldr	r3, [pc, #132]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800688c:	2201      	movs	r2, #1
 800688e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006890:	f7fc fc4a 	bl	8003128 <HAL_GetTick>
 8006894:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006896:	e008      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006898:	f7fc fc46 	bl	8003128 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	d901      	bls.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e0a4      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80068aa:	4b18      	ldr	r3, [pc, #96]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068b6:	d1ef      	bne.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0320 	and.w	r3, r3, #32
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	f000 808b 	beq.w	80069dc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80068c6:	2300      	movs	r3, #0
 80068c8:	60fb      	str	r3, [r7, #12]
 80068ca:	4b10      	ldr	r3, [pc, #64]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ce:	4a0f      	ldr	r2, [pc, #60]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80068d6:	4b0d      	ldr	r3, [pc, #52]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068de:	60fb      	str	r3, [r7, #12]
 80068e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80068e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a0b      	ldr	r2, [pc, #44]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80068e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068ec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80068ee:	f7fc fc1b 	bl	8003128 <HAL_GetTick>
 80068f2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80068f4:	e010      	b.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80068f6:	f7fc fc17 	bl	8003128 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b02      	cmp	r3, #2
 8006902:	d909      	bls.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e075      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006908:	42470068 	.word	0x42470068
 800690c:	40023800 	.word	0x40023800
 8006910:	42470070 	.word	0x42470070
 8006914:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006918:	4b38      	ldr	r3, [pc, #224]	@ (80069fc <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006920:	2b00      	cmp	r3, #0
 8006922:	d0e8      	beq.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006924:	4b36      	ldr	r3, [pc, #216]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006928:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800692c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d02f      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006938:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800693c:	693a      	ldr	r2, [r7, #16]
 800693e:	429a      	cmp	r2, r3
 8006940:	d028      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006942:	4b2f      	ldr	r3, [pc, #188]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006946:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800694a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800694c:	4b2d      	ldr	r3, [pc, #180]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800694e:	2201      	movs	r2, #1
 8006950:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006952:	4b2c      	ldr	r3, [pc, #176]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006954:	2200      	movs	r2, #0
 8006956:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006958:	4a29      	ldr	r2, [pc, #164]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800695e:	4b28      	ldr	r3, [pc, #160]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b01      	cmp	r3, #1
 8006968:	d114      	bne.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800696a:	f7fc fbdd 	bl	8003128 <HAL_GetTick>
 800696e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006970:	e00a      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006972:	f7fc fbd9 	bl	8003128 <HAL_GetTick>
 8006976:	4602      	mov	r2, r0
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006980:	4293      	cmp	r3, r2
 8006982:	d901      	bls.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	e035      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006988:	4b1d      	ldr	r3, [pc, #116]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800698a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800698c:	f003 0302 	and.w	r3, r3, #2
 8006990:	2b00      	cmp	r3, #0
 8006992:	d0ee      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006998:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800699c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069a0:	d10d      	bne.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x332>
 80069a2:	4b17      	ldr	r3, [pc, #92]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80069b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069b6:	4912      	ldr	r1, [pc, #72]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	608b      	str	r3, [r1, #8]
 80069bc:	e005      	b.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80069be:	4b10      	ldr	r3, [pc, #64]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	4a0f      	ldr	r2, [pc, #60]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069c4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80069c8:	6093      	str	r3, [r2, #8]
 80069ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069d6:	490a      	ldr	r1, [pc, #40]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069d8:	4313      	orrs	r3, r2
 80069da:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0310 	and.w	r3, r3, #16
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d004      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80069ee:	4b06      	ldr	r3, [pc, #24]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80069f0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3718      	adds	r7, #24
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	40007000 	.word	0x40007000
 8006a00:	40023800 	.word	0x40023800
 8006a04:	42470e40 	.word	0x42470e40
 8006a08:	424711e0 	.word	0x424711e0

08006a0c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d101      	bne.n	8006a22 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e073      	b.n	8006b0a <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	7f5b      	ldrb	r3, [r3, #29]
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d105      	bne.n	8006a38 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f7fb ffce 	bl	80029d4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f003 0310 	and.w	r3, r3, #16
 8006a48:	2b10      	cmp	r3, #16
 8006a4a:	d055      	beq.n	8006af8 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	22ca      	movs	r2, #202	@ 0xca
 8006a52:	625a      	str	r2, [r3, #36]	@ 0x24
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2253      	movs	r2, #83	@ 0x53
 8006a5a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 fa49 	bl	8006ef4 <RTC_EnterInitMode>
 8006a62:	4603      	mov	r3, r0
 8006a64:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006a66:	7bfb      	ldrb	r3, [r7, #15]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d12c      	bne.n	8006ac6 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	6812      	ldr	r2, [r2, #0]
 8006a76:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006a7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a7e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	6899      	ldr	r1, [r3, #8]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	691b      	ldr	r3, [r3, #16]
 8006a8e:	431a      	orrs	r2, r3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	695b      	ldr	r3, [r3, #20]
 8006a94:	431a      	orrs	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	430a      	orrs	r2, r1
 8006a9c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	68d2      	ldr	r2, [r2, #12]
 8006aa6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	6919      	ldr	r1, [r3, #16]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	041a      	lsls	r2, r3, #16
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	430a      	orrs	r2, r1
 8006aba:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 fa50 	bl	8006f62 <RTC_ExitInitMode>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006ac6:	7bfb      	ldrb	r3, [r7, #15]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d110      	bne.n	8006aee <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006ada:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	699a      	ldr	r2, [r3, #24]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	430a      	orrs	r2, r1
 8006aec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	22ff      	movs	r2, #255	@ 0xff
 8006af4:	625a      	str	r2, [r3, #36]	@ 0x24
 8006af6:	e001      	b.n	8006afc <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006af8:	2300      	movs	r3, #0
 8006afa:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006afc:	7bfb      	ldrb	r3, [r7, #15]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d102      	bne.n	8006b08 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2201      	movs	r2, #1
 8006b06:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006b12:	b590      	push	{r4, r7, lr}
 8006b14:	b087      	sub	sp, #28
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	60f8      	str	r0, [r7, #12]
 8006b1a:	60b9      	str	r1, [r7, #8]
 8006b1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	7f1b      	ldrb	r3, [r3, #28]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d101      	bne.n	8006b2e <HAL_RTC_SetTime+0x1c>
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	e087      	b.n	8006c3e <HAL_RTC_SetTime+0x12c>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2201      	movs	r2, #1
 8006b32:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2202      	movs	r2, #2
 8006b38:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d126      	bne.n	8006b8e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d102      	bne.n	8006b54 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	2200      	movs	r2, #0
 8006b52:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f000 fa27 	bl	8006fac <RTC_ByteToBcd2>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	785b      	ldrb	r3, [r3, #1]
 8006b66:	4618      	mov	r0, r3
 8006b68:	f000 fa20 	bl	8006fac <RTC_ByteToBcd2>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b70:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	789b      	ldrb	r3, [r3, #2]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f000 fa18 	bl	8006fac <RTC_ByteToBcd2>
 8006b7c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b7e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	78db      	ldrb	r3, [r3, #3]
 8006b86:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	617b      	str	r3, [r7, #20]
 8006b8c:	e018      	b.n	8006bc0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d102      	bne.n	8006ba2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	781b      	ldrb	r3, [r3, #0]
 8006ba6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	785b      	ldrb	r3, [r3, #1]
 8006bac:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006bae:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006bb0:	68ba      	ldr	r2, [r7, #8]
 8006bb2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006bb4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	78db      	ldrb	r3, [r3, #3]
 8006bba:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	22ca      	movs	r2, #202	@ 0xca
 8006bc6:	625a      	str	r2, [r3, #36]	@ 0x24
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2253      	movs	r2, #83	@ 0x53
 8006bce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f000 f98f 	bl	8006ef4 <RTC_EnterInitMode>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006bda:	7cfb      	ldrb	r3, [r7, #19]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d120      	bne.n	8006c22 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006bea:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006bee:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	689a      	ldr	r2, [r3, #8]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006bfe:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6899      	ldr	r1, [r3, #8]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	68da      	ldr	r2, [r3, #12]
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	691b      	ldr	r3, [r3, #16]
 8006c0e:	431a      	orrs	r2, r3
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	430a      	orrs	r2, r1
 8006c16:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f000 f9a2 	bl	8006f62 <RTC_ExitInitMode>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006c22:	7cfb      	ldrb	r3, [r7, #19]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d102      	bne.n	8006c2e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	22ff      	movs	r2, #255	@ 0xff
 8006c34:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	771a      	strb	r2, [r3, #28]

  return status;
 8006c3c:	7cfb      	ldrb	r3, [r7, #19]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	371c      	adds	r7, #28
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd90      	pop	{r4, r7, pc}

08006c46 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b086      	sub	sp, #24
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	60f8      	str	r0, [r7, #12]
 8006c4e:	60b9      	str	r1, [r7, #8]
 8006c50:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006c52:	2300      	movs	r3, #0
 8006c54:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	691b      	ldr	r3, [r3, #16]
 8006c66:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006c78:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006c7c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	0c1b      	lsrs	r3, r3, #16
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c88:	b2da      	uxtb	r2, r3
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	0a1b      	lsrs	r3, r3, #8
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c98:	b2da      	uxtb	r2, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ca6:	b2da      	uxtb	r2, r3
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	0d9b      	lsrs	r3, r3, #22
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	b2da      	uxtb	r2, r3
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d11a      	bne.n	8006cf8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f000 f98e 	bl	8006fe8 <RTC_Bcd2ToByte>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	461a      	mov	r2, r3
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	785b      	ldrb	r3, [r3, #1]
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f000 f985 	bl	8006fe8 <RTC_Bcd2ToByte>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	789b      	ldrb	r3, [r3, #2]
 8006cea:	4618      	mov	r0, r3
 8006cec:	f000 f97c 	bl	8006fe8 <RTC_Bcd2ToByte>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3718      	adds	r7, #24
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}

08006d02 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006d02:	b590      	push	{r4, r7, lr}
 8006d04:	b087      	sub	sp, #28
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	60f8      	str	r0, [r7, #12]
 8006d0a:	60b9      	str	r1, [r7, #8]
 8006d0c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	7f1b      	ldrb	r3, [r3, #28]
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d101      	bne.n	8006d1e <HAL_RTC_SetDate+0x1c>
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	e071      	b.n	8006e02 <HAL_RTC_SetDate+0x100>
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2201      	movs	r2, #1
 8006d22:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2202      	movs	r2, #2
 8006d28:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d10e      	bne.n	8006d4e <HAL_RTC_SetDate+0x4c>
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	785b      	ldrb	r3, [r3, #1]
 8006d34:	f003 0310 	and.w	r3, r3, #16
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d008      	beq.n	8006d4e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	785b      	ldrb	r3, [r3, #1]
 8006d40:	f023 0310 	bic.w	r3, r3, #16
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	330a      	adds	r3, #10
 8006d48:	b2da      	uxtb	r2, r3
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d11c      	bne.n	8006d8e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	78db      	ldrb	r3, [r3, #3]
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f000 f927 	bl	8006fac <RTC_ByteToBcd2>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	785b      	ldrb	r3, [r3, #1]
 8006d66:	4618      	mov	r0, r3
 8006d68:	f000 f920 	bl	8006fac <RTC_ByteToBcd2>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d70:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	789b      	ldrb	r3, [r3, #2]
 8006d76:	4618      	mov	r0, r3
 8006d78:	f000 f918 	bl	8006fac <RTC_ByteToBcd2>
 8006d7c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d7e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	781b      	ldrb	r3, [r3, #0]
 8006d86:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	617b      	str	r3, [r7, #20]
 8006d8c:	e00e      	b.n	8006dac <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	78db      	ldrb	r3, [r3, #3]
 8006d92:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	785b      	ldrb	r3, [r3, #1]
 8006d98:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d9a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006d9c:	68ba      	ldr	r2, [r7, #8]
 8006d9e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006da0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	781b      	ldrb	r3, [r3, #0]
 8006da6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006da8:	4313      	orrs	r3, r2
 8006daa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	22ca      	movs	r2, #202	@ 0xca
 8006db2:	625a      	str	r2, [r3, #36]	@ 0x24
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2253      	movs	r2, #83	@ 0x53
 8006dba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f000 f899 	bl	8006ef4 <RTC_EnterInitMode>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006dc6:	7cfb      	ldrb	r3, [r7, #19]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d10c      	bne.n	8006de6 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006dd6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006dda:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f000 f8c0 	bl	8006f62 <RTC_ExitInitMode>
 8006de2:	4603      	mov	r3, r0
 8006de4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006de6:	7cfb      	ldrb	r3, [r7, #19]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d102      	bne.n	8006df2 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2201      	movs	r2, #1
 8006df0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	22ff      	movs	r2, #255	@ 0xff
 8006df8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	771a      	strb	r2, [r3, #28]

  return status;
 8006e00:	7cfb      	ldrb	r3, [r7, #19]
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	371c      	adds	r7, #28
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd90      	pop	{r4, r7, pc}

08006e0a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b086      	sub	sp, #24
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	60f8      	str	r0, [r7, #12]
 8006e12:	60b9      	str	r1, [r7, #8]
 8006e14:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006e24:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006e28:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	0c1b      	lsrs	r3, r3, #16
 8006e2e:	b2da      	uxtb	r2, r3
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	0a1b      	lsrs	r3, r3, #8
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	f003 031f 	and.w	r3, r3, #31
 8006e3e:	b2da      	uxtb	r2, r3
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e4c:	b2da      	uxtb	r2, r3
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	0b5b      	lsrs	r3, r3, #13
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	f003 0307 	and.w	r3, r3, #7
 8006e5c:	b2da      	uxtb	r2, r3
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d11a      	bne.n	8006e9e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	78db      	ldrb	r3, [r3, #3]
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f000 f8bb 	bl	8006fe8 <RTC_Bcd2ToByte>
 8006e72:	4603      	mov	r3, r0
 8006e74:	461a      	mov	r2, r3
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	785b      	ldrb	r3, [r3, #1]
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f000 f8b2 	bl	8006fe8 <RTC_Bcd2ToByte>
 8006e84:	4603      	mov	r3, r0
 8006e86:	461a      	mov	r2, r3
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	789b      	ldrb	r3, [r3, #2]
 8006e90:	4618      	mov	r0, r3
 8006e92:	f000 f8a9 	bl	8006fe8 <RTC_Bcd2ToByte>
 8006e96:	4603      	mov	r3, r0
 8006e98:	461a      	mov	r2, r3
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3718      	adds	r7, #24
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8006ef0 <HAL_RTC_WaitForSynchro+0x48>)
 8006eba:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006ebc:	f7fc f934 	bl	8003128 <HAL_GetTick>
 8006ec0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006ec2:	e009      	b.n	8006ed8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006ec4:	f7fc f930 	bl	8003128 <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006ed2:	d901      	bls.n	8006ed8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	e007      	b.n	8006ee8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	f003 0320 	and.w	r3, r3, #32
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d0ee      	beq.n	8006ec4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	00017f5f 	.word	0x00017f5f

08006ef4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006efc:	2300      	movs	r3, #0
 8006efe:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006f00:	2300      	movs	r3, #0
 8006f02:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d122      	bne.n	8006f58 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68da      	ldr	r2, [r3, #12]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006f20:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f22:	f7fc f901 	bl	8003128 <HAL_GetTick>
 8006f26:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006f28:	e00c      	b.n	8006f44 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006f2a:	f7fc f8fd 	bl	8003128 <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006f38:	d904      	bls.n	8006f44 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2204      	movs	r2, #4
 8006f3e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d102      	bne.n	8006f58 <RTC_EnterInitMode+0x64>
 8006f52:	7bfb      	ldrb	r3, [r7, #15]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d1e8      	bne.n	8006f2a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b084      	sub	sp, #16
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68da      	ldr	r2, [r3, #12]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f7c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f003 0320 	and.w	r3, r3, #32
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d10a      	bne.n	8006fa2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f7ff ff8b 	bl	8006ea8 <HAL_RTC_WaitForSynchro>
 8006f92:	4603      	mov	r3, r0
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d004      	beq.n	8006fa2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2204      	movs	r2, #4
 8006f9c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3710      	adds	r7, #16
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8006fba:	e005      	b.n	8006fc8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006fc2:	79fb      	ldrb	r3, [r7, #7]
 8006fc4:	3b0a      	subs	r3, #10
 8006fc6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006fc8:	79fb      	ldrb	r3, [r7, #7]
 8006fca:	2b09      	cmp	r3, #9
 8006fcc:	d8f6      	bhi.n	8006fbc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	011b      	lsls	r3, r3, #4
 8006fd4:	b2da      	uxtb	r2, r3
 8006fd6:	79fb      	ldrb	r3, [r7, #7]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	b2db      	uxtb	r3, r3
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3714      	adds	r7, #20
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	4603      	mov	r3, r0
 8006ff0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006ff6:	79fb      	ldrb	r3, [r7, #7]
 8006ff8:	091b      	lsrs	r3, r3, #4
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	4613      	mov	r3, r2
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	4413      	add	r3, r2
 8007004:	005b      	lsls	r3, r3, #1
 8007006:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	b2da      	uxtb	r2, r3
 800700c:	79fb      	ldrb	r3, [r7, #7]
 800700e:	f003 030f 	and.w	r3, r3, #15
 8007012:	b2db      	uxtb	r3, r3
 8007014:	4413      	add	r3, r2
 8007016:	b2db      	uxtb	r3, r3
}
 8007018:	4618      	mov	r0, r3
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d101      	bne.n	8007036 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e07b      	b.n	800712e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800703a:	2b00      	cmp	r3, #0
 800703c:	d108      	bne.n	8007050 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007046:	d009      	beq.n	800705c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	61da      	str	r2, [r3, #28]
 800704e:	e005      	b.n	800705c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2200      	movs	r2, #0
 8007054:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007068:	b2db      	uxtb	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d106      	bne.n	800707c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f7fb fcd6 	bl	8002a28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2202      	movs	r2, #2
 8007080:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007092:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80070a4:	431a      	orrs	r2, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070ae:	431a      	orrs	r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	f003 0302 	and.w	r3, r3, #2
 80070b8:	431a      	orrs	r2, r3
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	695b      	ldr	r3, [r3, #20]
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	431a      	orrs	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	699b      	ldr	r3, [r3, #24]
 80070c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070cc:	431a      	orrs	r2, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	69db      	ldr	r3, [r3, #28]
 80070d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070d6:	431a      	orrs	r2, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a1b      	ldr	r3, [r3, #32]
 80070dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070e0:	ea42 0103 	orr.w	r1, r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	430a      	orrs	r2, r1
 80070f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	699b      	ldr	r3, [r3, #24]
 80070f8:	0c1b      	lsrs	r3, r3, #16
 80070fa:	f003 0104 	and.w	r1, r3, #4
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007102:	f003 0210 	and.w	r2, r3, #16
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	430a      	orrs	r2, r1
 800710c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	69da      	ldr	r2, [r3, #28]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800711c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3708      	adds	r7, #8
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b088      	sub	sp, #32
 800713a:	af00      	add	r7, sp, #0
 800713c:	60f8      	str	r0, [r7, #12]
 800713e:	60b9      	str	r1, [r7, #8]
 8007140:	603b      	str	r3, [r7, #0]
 8007142:	4613      	mov	r3, r2
 8007144:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007146:	2300      	movs	r3, #0
 8007148:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007150:	2b01      	cmp	r3, #1
 8007152:	d101      	bne.n	8007158 <HAL_SPI_Transmit+0x22>
 8007154:	2302      	movs	r3, #2
 8007156:	e12d      	b.n	80073b4 <HAL_SPI_Transmit+0x27e>
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007160:	f7fb ffe2 	bl	8003128 <HAL_GetTick>
 8007164:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007166:	88fb      	ldrh	r3, [r7, #6]
 8007168:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007170:	b2db      	uxtb	r3, r3
 8007172:	2b01      	cmp	r3, #1
 8007174:	d002      	beq.n	800717c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007176:	2302      	movs	r3, #2
 8007178:	77fb      	strb	r3, [r7, #31]
    goto error;
 800717a:	e116      	b.n	80073aa <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d002      	beq.n	8007188 <HAL_SPI_Transmit+0x52>
 8007182:	88fb      	ldrh	r3, [r7, #6]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d102      	bne.n	800718e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800718c:	e10d      	b.n	80073aa <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2203      	movs	r2, #3
 8007192:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	68ba      	ldr	r2, [r7, #8]
 80071a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	88fa      	ldrh	r2, [r7, #6]
 80071a6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	88fa      	ldrh	r2, [r7, #6]
 80071ac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2200      	movs	r2, #0
 80071b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2200      	movs	r2, #0
 80071b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2200      	movs	r2, #0
 80071c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2200      	movs	r2, #0
 80071ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071d4:	d10f      	bne.n	80071f6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007200:	2b40      	cmp	r3, #64	@ 0x40
 8007202:	d007      	beq.n	8007214 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007212:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800721c:	d14f      	bne.n	80072be <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d002      	beq.n	800722c <HAL_SPI_Transmit+0xf6>
 8007226:	8afb      	ldrh	r3, [r7, #22]
 8007228:	2b01      	cmp	r3, #1
 800722a:	d142      	bne.n	80072b2 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007230:	881a      	ldrh	r2, [r3, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800723c:	1c9a      	adds	r2, r3, #2
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007246:	b29b      	uxth	r3, r3
 8007248:	3b01      	subs	r3, #1
 800724a:	b29a      	uxth	r2, r3
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007250:	e02f      	b.n	80072b2 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	f003 0302 	and.w	r3, r3, #2
 800725c:	2b02      	cmp	r3, #2
 800725e:	d112      	bne.n	8007286 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007264:	881a      	ldrh	r2, [r3, #0]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007270:	1c9a      	adds	r2, r3, #2
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800727a:	b29b      	uxth	r3, r3
 800727c:	3b01      	subs	r3, #1
 800727e:	b29a      	uxth	r2, r3
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007284:	e015      	b.n	80072b2 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007286:	f7fb ff4f 	bl	8003128 <HAL_GetTick>
 800728a:	4602      	mov	r2, r0
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	683a      	ldr	r2, [r7, #0]
 8007292:	429a      	cmp	r2, r3
 8007294:	d803      	bhi.n	800729e <HAL_SPI_Transmit+0x168>
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800729c:	d102      	bne.n	80072a4 <HAL_SPI_Transmit+0x16e>
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d106      	bne.n	80072b2 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80072a4:	2303      	movs	r3, #3
 80072a6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2201      	movs	r2, #1
 80072ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80072b0:	e07b      	b.n	80073aa <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d1ca      	bne.n	8007252 <HAL_SPI_Transmit+0x11c>
 80072bc:	e050      	b.n	8007360 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d002      	beq.n	80072cc <HAL_SPI_Transmit+0x196>
 80072c6:	8afb      	ldrh	r3, [r7, #22]
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d144      	bne.n	8007356 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	330c      	adds	r3, #12
 80072d6:	7812      	ldrb	r2, [r2, #0]
 80072d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072de:	1c5a      	adds	r2, r3, #1
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	3b01      	subs	r3, #1
 80072ec:	b29a      	uxth	r2, r3
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80072f2:	e030      	b.n	8007356 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f003 0302 	and.w	r3, r3, #2
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d113      	bne.n	800732a <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	330c      	adds	r3, #12
 800730c:	7812      	ldrb	r2, [r2, #0]
 800730e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007314:	1c5a      	adds	r2, r3, #1
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800731e:	b29b      	uxth	r3, r3
 8007320:	3b01      	subs	r3, #1
 8007322:	b29a      	uxth	r2, r3
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007328:	e015      	b.n	8007356 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800732a:	f7fb fefd 	bl	8003128 <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	683a      	ldr	r2, [r7, #0]
 8007336:	429a      	cmp	r2, r3
 8007338:	d803      	bhi.n	8007342 <HAL_SPI_Transmit+0x20c>
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007340:	d102      	bne.n	8007348 <HAL_SPI_Transmit+0x212>
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d106      	bne.n	8007356 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8007348:	2303      	movs	r3, #3
 800734a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8007354:	e029      	b.n	80073aa <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800735a:	b29b      	uxth	r3, r3
 800735c:	2b00      	cmp	r3, #0
 800735e:	d1c9      	bne.n	80072f4 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007360:	69ba      	ldr	r2, [r7, #24]
 8007362:	6839      	ldr	r1, [r7, #0]
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f000 fd27 	bl	8007db8 <SPI_EndRxTxTransaction>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d002      	beq.n	8007376 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2220      	movs	r2, #32
 8007374:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10a      	bne.n	8007394 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800737e:	2300      	movs	r3, #0
 8007380:	613b      	str	r3, [r7, #16]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	613b      	str	r3, [r7, #16]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	613b      	str	r3, [r7, #16]
 8007392:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007398:	2b00      	cmp	r3, #0
 800739a:	d002      	beq.n	80073a2 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	77fb      	strb	r3, [r7, #31]
 80073a0:	e003      	b.n	80073aa <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2201      	movs	r2, #1
 80073a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80073b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3720      	adds	r7, #32
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b088      	sub	sp, #32
 80073c0:	af02      	add	r7, sp, #8
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	603b      	str	r3, [r7, #0]
 80073c8:	4613      	mov	r3, r2
 80073ca:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80073cc:	2300      	movs	r3, #0
 80073ce:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d002      	beq.n	80073e2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80073dc:	2302      	movs	r3, #2
 80073de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073e0:	e0fb      	b.n	80075da <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073ea:	d112      	bne.n	8007412 <HAL_SPI_Receive+0x56>
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10e      	bne.n	8007412 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2204      	movs	r2, #4
 80073f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80073fc:	88fa      	ldrh	r2, [r7, #6]
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	9300      	str	r3, [sp, #0]
 8007402:	4613      	mov	r3, r2
 8007404:	68ba      	ldr	r2, [r7, #8]
 8007406:	68b9      	ldr	r1, [r7, #8]
 8007408:	68f8      	ldr	r0, [r7, #12]
 800740a:	f000 f8ef 	bl	80075ec <HAL_SPI_TransmitReceive>
 800740e:	4603      	mov	r3, r0
 8007410:	e0e8      	b.n	80075e4 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007418:	2b01      	cmp	r3, #1
 800741a:	d101      	bne.n	8007420 <HAL_SPI_Receive+0x64>
 800741c:	2302      	movs	r3, #2
 800741e:	e0e1      	b.n	80075e4 <HAL_SPI_Receive+0x228>
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007428:	f7fb fe7e 	bl	8003128 <HAL_GetTick>
 800742c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d002      	beq.n	800743a <HAL_SPI_Receive+0x7e>
 8007434:	88fb      	ldrh	r3, [r7, #6]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d102      	bne.n	8007440 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800743e:	e0cc      	b.n	80075da <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2204      	movs	r2, #4
 8007444:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2200      	movs	r2, #0
 800744c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	68ba      	ldr	r2, [r7, #8]
 8007452:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	88fa      	ldrh	r2, [r7, #6]
 8007458:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	88fa      	ldrh	r2, [r7, #6]
 800745e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2200      	movs	r2, #0
 8007464:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2200      	movs	r2, #0
 800746a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2200      	movs	r2, #0
 8007476:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007486:	d10f      	bne.n	80074a8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007496:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80074a6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074b2:	2b40      	cmp	r3, #64	@ 0x40
 80074b4:	d007      	beq.n	80074c6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	681a      	ldr	r2, [r3, #0]
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d16a      	bne.n	80075a4 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80074ce:	e032      	b.n	8007536 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d115      	bne.n	800750a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f103 020c 	add.w	r2, r3, #12
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ea:	7812      	ldrb	r2, [r2, #0]
 80074ec:	b2d2      	uxtb	r2, r2
 80074ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f4:	1c5a      	adds	r2, r3, #1
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074fe:	b29b      	uxth	r3, r3
 8007500:	3b01      	subs	r3, #1
 8007502:	b29a      	uxth	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007508:	e015      	b.n	8007536 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800750a:	f7fb fe0d 	bl	8003128 <HAL_GetTick>
 800750e:	4602      	mov	r2, r0
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	1ad3      	subs	r3, r2, r3
 8007514:	683a      	ldr	r2, [r7, #0]
 8007516:	429a      	cmp	r2, r3
 8007518:	d803      	bhi.n	8007522 <HAL_SPI_Receive+0x166>
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007520:	d102      	bne.n	8007528 <HAL_SPI_Receive+0x16c>
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d106      	bne.n	8007536 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8007534:	e051      	b.n	80075da <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800753a:	b29b      	uxth	r3, r3
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1c7      	bne.n	80074d0 <HAL_SPI_Receive+0x114>
 8007540:	e035      	b.n	80075ae <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	f003 0301 	and.w	r3, r3, #1
 800754c:	2b01      	cmp	r3, #1
 800754e:	d113      	bne.n	8007578 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68da      	ldr	r2, [r3, #12]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800755a:	b292      	uxth	r2, r2
 800755c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007562:	1c9a      	adds	r2, r3, #2
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800756c:	b29b      	uxth	r3, r3
 800756e:	3b01      	subs	r3, #1
 8007570:	b29a      	uxth	r2, r3
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007576:	e015      	b.n	80075a4 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007578:	f7fb fdd6 	bl	8003128 <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	683a      	ldr	r2, [r7, #0]
 8007584:	429a      	cmp	r2, r3
 8007586:	d803      	bhi.n	8007590 <HAL_SPI_Receive+0x1d4>
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800758e:	d102      	bne.n	8007596 <HAL_SPI_Receive+0x1da>
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d106      	bne.n	80075a4 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80075a2:	e01a      	b.n	80075da <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075a8:	b29b      	uxth	r3, r3
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1c9      	bne.n	8007542 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80075ae:	693a      	ldr	r2, [r7, #16]
 80075b0:	6839      	ldr	r1, [r7, #0]
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f000 fb9a 	bl	8007cec <SPI_EndRxTransaction>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d002      	beq.n	80075c4 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2220      	movs	r2, #32
 80075c2:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d002      	beq.n	80075d2 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	75fb      	strb	r3, [r7, #23]
 80075d0:	e003      	b.n	80075da <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2200      	movs	r2, #0
 80075de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80075e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3718      	adds	r7, #24
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b08c      	sub	sp, #48	@ 0x30
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
 80075f8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80075fa:	2301      	movs	r3, #1
 80075fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80075fe:	2300      	movs	r3, #0
 8007600:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800760a:	2b01      	cmp	r3, #1
 800760c:	d101      	bne.n	8007612 <HAL_SPI_TransmitReceive+0x26>
 800760e:	2302      	movs	r3, #2
 8007610:	e198      	b.n	8007944 <HAL_SPI_TransmitReceive+0x358>
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2201      	movs	r2, #1
 8007616:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800761a:	f7fb fd85 	bl	8003128 <HAL_GetTick>
 800761e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007626:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007630:	887b      	ldrh	r3, [r7, #2]
 8007632:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007634:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007638:	2b01      	cmp	r3, #1
 800763a:	d00f      	beq.n	800765c <HAL_SPI_TransmitReceive+0x70>
 800763c:	69fb      	ldr	r3, [r7, #28]
 800763e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007642:	d107      	bne.n	8007654 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d103      	bne.n	8007654 <HAL_SPI_TransmitReceive+0x68>
 800764c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007650:	2b04      	cmp	r3, #4
 8007652:	d003      	beq.n	800765c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007654:	2302      	movs	r3, #2
 8007656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800765a:	e16d      	b.n	8007938 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d005      	beq.n	800766e <HAL_SPI_TransmitReceive+0x82>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d002      	beq.n	800766e <HAL_SPI_TransmitReceive+0x82>
 8007668:	887b      	ldrh	r3, [r7, #2]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d103      	bne.n	8007676 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007674:	e160      	b.n	8007938 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800767c:	b2db      	uxtb	r3, r3
 800767e:	2b04      	cmp	r3, #4
 8007680:	d003      	beq.n	800768a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2205      	movs	r2, #5
 8007686:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2200      	movs	r2, #0
 800768e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	887a      	ldrh	r2, [r7, #2]
 800769a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	887a      	ldrh	r2, [r7, #2]
 80076a0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	887a      	ldrh	r2, [r7, #2]
 80076ac:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	887a      	ldrh	r2, [r7, #2]
 80076b2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2200      	movs	r2, #0
 80076b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2200      	movs	r2, #0
 80076be:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076ca:	2b40      	cmp	r3, #64	@ 0x40
 80076cc:	d007      	beq.n	80076de <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076e6:	d17c      	bne.n	80077e2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d002      	beq.n	80076f6 <HAL_SPI_TransmitReceive+0x10a>
 80076f0:	8b7b      	ldrh	r3, [r7, #26]
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d16a      	bne.n	80077cc <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fa:	881a      	ldrh	r2, [r3, #0]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007706:	1c9a      	adds	r2, r3, #2
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007710:	b29b      	uxth	r3, r3
 8007712:	3b01      	subs	r3, #1
 8007714:	b29a      	uxth	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800771a:	e057      	b.n	80077cc <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	f003 0302 	and.w	r3, r3, #2
 8007726:	2b02      	cmp	r3, #2
 8007728:	d11b      	bne.n	8007762 <HAL_SPI_TransmitReceive+0x176>
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800772e:	b29b      	uxth	r3, r3
 8007730:	2b00      	cmp	r3, #0
 8007732:	d016      	beq.n	8007762 <HAL_SPI_TransmitReceive+0x176>
 8007734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007736:	2b01      	cmp	r3, #1
 8007738:	d113      	bne.n	8007762 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800773e:	881a      	ldrh	r2, [r3, #0]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800774a:	1c9a      	adds	r2, r3, #2
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007754:	b29b      	uxth	r3, r3
 8007756:	3b01      	subs	r3, #1
 8007758:	b29a      	uxth	r2, r3
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800775e:	2300      	movs	r3, #0
 8007760:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f003 0301 	and.w	r3, r3, #1
 800776c:	2b01      	cmp	r3, #1
 800776e:	d119      	bne.n	80077a4 <HAL_SPI_TransmitReceive+0x1b8>
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007774:	b29b      	uxth	r3, r3
 8007776:	2b00      	cmp	r3, #0
 8007778:	d014      	beq.n	80077a4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	68da      	ldr	r2, [r3, #12]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007784:	b292      	uxth	r2, r2
 8007786:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778c:	1c9a      	adds	r2, r3, #2
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007796:	b29b      	uxth	r3, r3
 8007798:	3b01      	subs	r3, #1
 800779a:	b29a      	uxth	r2, r3
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80077a0:	2301      	movs	r3, #1
 80077a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80077a4:	f7fb fcc0 	bl	8003128 <HAL_GetTick>
 80077a8:	4602      	mov	r2, r0
 80077aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ac:	1ad3      	subs	r3, r2, r3
 80077ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d80b      	bhi.n	80077cc <HAL_SPI_TransmitReceive+0x1e0>
 80077b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077ba:	d007      	beq.n	80077cc <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80077bc:	2303      	movs	r3, #3
 80077be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2201      	movs	r2, #1
 80077c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80077ca:	e0b5      	b.n	8007938 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1a2      	bne.n	800771c <HAL_SPI_TransmitReceive+0x130>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077da:	b29b      	uxth	r3, r3
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d19d      	bne.n	800771c <HAL_SPI_TransmitReceive+0x130>
 80077e0:	e080      	b.n	80078e4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d002      	beq.n	80077f0 <HAL_SPI_TransmitReceive+0x204>
 80077ea:	8b7b      	ldrh	r3, [r7, #26]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d16f      	bne.n	80078d0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	330c      	adds	r3, #12
 80077fa:	7812      	ldrb	r2, [r2, #0]
 80077fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007802:	1c5a      	adds	r2, r3, #1
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800780c:	b29b      	uxth	r3, r3
 800780e:	3b01      	subs	r3, #1
 8007810:	b29a      	uxth	r2, r3
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007816:	e05b      	b.n	80078d0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	f003 0302 	and.w	r3, r3, #2
 8007822:	2b02      	cmp	r3, #2
 8007824:	d11c      	bne.n	8007860 <HAL_SPI_TransmitReceive+0x274>
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800782a:	b29b      	uxth	r3, r3
 800782c:	2b00      	cmp	r3, #0
 800782e:	d017      	beq.n	8007860 <HAL_SPI_TransmitReceive+0x274>
 8007830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007832:	2b01      	cmp	r3, #1
 8007834:	d114      	bne.n	8007860 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	330c      	adds	r3, #12
 8007840:	7812      	ldrb	r2, [r2, #0]
 8007842:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007848:	1c5a      	adds	r2, r3, #1
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007852:	b29b      	uxth	r3, r3
 8007854:	3b01      	subs	r3, #1
 8007856:	b29a      	uxth	r2, r3
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800785c:	2300      	movs	r3, #0
 800785e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	f003 0301 	and.w	r3, r3, #1
 800786a:	2b01      	cmp	r3, #1
 800786c:	d119      	bne.n	80078a2 <HAL_SPI_TransmitReceive+0x2b6>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007872:	b29b      	uxth	r3, r3
 8007874:	2b00      	cmp	r3, #0
 8007876:	d014      	beq.n	80078a2 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	68da      	ldr	r2, [r3, #12]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007882:	b2d2      	uxtb	r2, r2
 8007884:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788a:	1c5a      	adds	r2, r3, #1
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007894:	b29b      	uxth	r3, r3
 8007896:	3b01      	subs	r3, #1
 8007898:	b29a      	uxth	r2, r3
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800789e:	2301      	movs	r3, #1
 80078a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80078a2:	f7fb fc41 	bl	8003128 <HAL_GetTick>
 80078a6:	4602      	mov	r2, r0
 80078a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d803      	bhi.n	80078ba <HAL_SPI_TransmitReceive+0x2ce>
 80078b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078b8:	d102      	bne.n	80078c0 <HAL_SPI_TransmitReceive+0x2d4>
 80078ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d107      	bne.n	80078d0 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2201      	movs	r2, #1
 80078ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80078ce:	e033      	b.n	8007938 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d19e      	bne.n	8007818 <HAL_SPI_TransmitReceive+0x22c>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078de:	b29b      	uxth	r3, r3
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d199      	bne.n	8007818 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80078e8:	68f8      	ldr	r0, [r7, #12]
 80078ea:	f000 fa65 	bl	8007db8 <SPI_EndRxTxTransaction>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d006      	beq.n	8007902 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2220      	movs	r2, #32
 80078fe:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8007900:	e01a      	b.n	8007938 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d10a      	bne.n	8007920 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800790a:	2300      	movs	r3, #0
 800790c:	617b      	str	r3, [r7, #20]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	617b      	str	r3, [r7, #20]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	617b      	str	r3, [r7, #20]
 800791e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007924:	2b00      	cmp	r3, #0
 8007926:	d003      	beq.n	8007930 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800792e:	e003      	b.n	8007938 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007940:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8007944:	4618      	mov	r0, r3
 8007946:	3730      	adds	r7, #48	@ 0x30
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}

0800794c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b086      	sub	sp, #24
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	4613      	mov	r3, r2
 8007958:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800795a:	2300      	movs	r3, #0
 800795c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007964:	2b01      	cmp	r3, #1
 8007966:	d101      	bne.n	800796c <HAL_SPI_Transmit_DMA+0x20>
 8007968:	2302      	movs	r3, #2
 800796a:	e097      	b.n	8007a9c <HAL_SPI_Transmit_DMA+0x150>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2201      	movs	r2, #1
 8007970:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800797a:	b2db      	uxtb	r3, r3
 800797c:	2b01      	cmp	r3, #1
 800797e:	d002      	beq.n	8007986 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8007980:	2302      	movs	r3, #2
 8007982:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007984:	e085      	b.n	8007a92 <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d002      	beq.n	8007992 <HAL_SPI_Transmit_DMA+0x46>
 800798c:	88fb      	ldrh	r3, [r7, #6]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d102      	bne.n	8007998 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007996:	e07c      	b.n	8007a92 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2203      	movs	r2, #3
 800799c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	68ba      	ldr	r2, [r7, #8]
 80079aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	88fa      	ldrh	r2, [r7, #6]
 80079b0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	88fa      	ldrh	r2, [r7, #6]
 80079b6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2200      	movs	r2, #0
 80079c2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2200      	movs	r2, #0
 80079c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2200      	movs	r2, #0
 80079ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2200      	movs	r2, #0
 80079d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079de:	d10f      	bne.n	8007a00 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079fe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a04:	4a27      	ldr	r2, [pc, #156]	@ (8007aa4 <HAL_SPI_Transmit_DMA+0x158>)
 8007a06:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a0c:	4a26      	ldr	r2, [pc, #152]	@ (8007aa8 <HAL_SPI_Transmit_DMA+0x15c>)
 8007a0e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a14:	4a25      	ldr	r2, [pc, #148]	@ (8007aac <HAL_SPI_Transmit_DMA+0x160>)
 8007a16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a28:	4619      	mov	r1, r3
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	330c      	adds	r3, #12
 8007a30:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a36:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007a38:	f7fc fbce 	bl	80041d8 <HAL_DMA_Start_IT>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d008      	beq.n	8007a54 <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a46:	f043 0210 	orr.w	r2, r3, #16
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	75fb      	strb	r3, [r7, #23]

    goto error;
 8007a52:	e01e      	b.n	8007a92 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a5e:	2b40      	cmp	r3, #64	@ 0x40
 8007a60:	d007      	beq.n	8007a72 <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a70:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	685a      	ldr	r2, [r3, #4]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f042 0220 	orr.w	r2, r2, #32
 8007a80:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	685a      	ldr	r2, [r3, #4]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f042 0202 	orr.w	r2, r2, #2
 8007a90:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007a9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3718      	adds	r7, #24
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	08007b81 	.word	0x08007b81
 8007aa8:	08007ad9 	.word	0x08007ad9
 8007aac:	08007b9d 	.word	0x08007b9d

08007ab0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007ab8:	bf00      	nop
 8007aba:	370c      	adds	r7, #12
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b086      	sub	sp, #24
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ae4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ae6:	f7fb fb1f 	bl	8003128 <HAL_GetTick>
 8007aea:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007af6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007afa:	d03b      	beq.n	8007b74 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	685a      	ldr	r2, [r3, #4]
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f022 0220 	bic.w	r2, r2, #32
 8007b0a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	685a      	ldr	r2, [r3, #4]
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f022 0202 	bic.w	r2, r2, #2
 8007b1a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	2164      	movs	r1, #100	@ 0x64
 8007b20:	6978      	ldr	r0, [r7, #20]
 8007b22:	f000 f949 	bl	8007db8 <SPI_EndRxTxTransaction>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d005      	beq.n	8007b38 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b30:	f043 0220 	orr.w	r2, r3, #32
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10a      	bne.n	8007b56 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b40:	2300      	movs	r3, #0
 8007b42:	60fb      	str	r3, [r7, #12]
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	60fb      	str	r3, [r7, #12]
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	60fb      	str	r3, [r7, #12]
 8007b54:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d003      	beq.n	8007b74 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007b6c:	6978      	ldr	r0, [r7, #20]
 8007b6e:	f7ff ffa9 	bl	8007ac4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007b72:	e002      	b.n	8007b7a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007b74:	6978      	ldr	r0, [r7, #20]
 8007b76:	f7fb f9a1 	bl	8002ebc <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b7a:	3718      	adds	r7, #24
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b8c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f7ff ff8e 	bl	8007ab0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b94:	bf00      	nop
 8007b96:	3710      	adds	r7, #16
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	685a      	ldr	r2, [r3, #4]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f022 0203 	bic.w	r2, r2, #3
 8007bb8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bbe:	f043 0210 	orr.w	r2, r3, #16
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f7ff ff78 	bl	8007ac4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007bd4:	bf00      	nop
 8007bd6:	3710      	adds	r7, #16
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b088      	sub	sp, #32
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	603b      	str	r3, [r7, #0]
 8007be8:	4613      	mov	r3, r2
 8007bea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007bec:	f7fb fa9c 	bl	8003128 <HAL_GetTick>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf4:	1a9b      	subs	r3, r3, r2
 8007bf6:	683a      	ldr	r2, [r7, #0]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007bfc:	f7fb fa94 	bl	8003128 <HAL_GetTick>
 8007c00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007c02:	4b39      	ldr	r3, [pc, #228]	@ (8007ce8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	015b      	lsls	r3, r3, #5
 8007c08:	0d1b      	lsrs	r3, r3, #20
 8007c0a:	69fa      	ldr	r2, [r7, #28]
 8007c0c:	fb02 f303 	mul.w	r3, r2, r3
 8007c10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c12:	e054      	b.n	8007cbe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c1a:	d050      	beq.n	8007cbe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007c1c:	f7fb fa84 	bl	8003128 <HAL_GetTick>
 8007c20:	4602      	mov	r2, r0
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	1ad3      	subs	r3, r2, r3
 8007c26:	69fa      	ldr	r2, [r7, #28]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d902      	bls.n	8007c32 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d13d      	bne.n	8007cae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	685a      	ldr	r2, [r3, #4]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007c40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c4a:	d111      	bne.n	8007c70 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c54:	d004      	beq.n	8007c60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c5e:	d107      	bne.n	8007c70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	681a      	ldr	r2, [r3, #0]
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c78:	d10f      	bne.n	8007c9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c88:	601a      	str	r2, [r3, #0]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	e017      	b.n	8007cde <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d101      	bne.n	8007cb8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	689a      	ldr	r2, [r3, #8]
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	bf0c      	ite	eq
 8007cce:	2301      	moveq	r3, #1
 8007cd0:	2300      	movne	r3, #0
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	79fb      	ldrb	r3, [r7, #7]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d19b      	bne.n	8007c14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3720      	adds	r7, #32
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	2000001c 	.word	0x2000001c

08007cec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b086      	sub	sp, #24
 8007cf0:	af02      	add	r7, sp, #8
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d00:	d111      	bne.n	8007d26 <SPI_EndRxTransaction+0x3a>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d0a:	d004      	beq.n	8007d16 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d14:	d107      	bne.n	8007d26 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d24:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d2e:	d12a      	bne.n	8007d86 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d38:	d012      	beq.n	8007d60 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	9300      	str	r3, [sp, #0]
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	2200      	movs	r2, #0
 8007d42:	2180      	movs	r1, #128	@ 0x80
 8007d44:	68f8      	ldr	r0, [r7, #12]
 8007d46:	f7ff ff49 	bl	8007bdc <SPI_WaitFlagStateUntilTimeout>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d02d      	beq.n	8007dac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d54:	f043 0220 	orr.w	r2, r3, #32
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e026      	b.n	8007dae <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	9300      	str	r3, [sp, #0]
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	2200      	movs	r2, #0
 8007d68:	2101      	movs	r1, #1
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f7ff ff36 	bl	8007bdc <SPI_WaitFlagStateUntilTimeout>
 8007d70:	4603      	mov	r3, r0
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d01a      	beq.n	8007dac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d7a:	f043 0220 	orr.w	r2, r3, #32
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007d82:	2303      	movs	r3, #3
 8007d84:	e013      	b.n	8007dae <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	9300      	str	r3, [sp, #0]
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	2101      	movs	r1, #1
 8007d90:	68f8      	ldr	r0, [r7, #12]
 8007d92:	f7ff ff23 	bl	8007bdc <SPI_WaitFlagStateUntilTimeout>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d007      	beq.n	8007dac <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da0:	f043 0220 	orr.w	r2, r3, #32
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007da8:	2303      	movs	r3, #3
 8007daa:	e000      	b.n	8007dae <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
	...

08007db8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b088      	sub	sp, #32
 8007dbc:	af02      	add	r7, sp, #8
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	9300      	str	r3, [sp, #0]
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	2102      	movs	r1, #2
 8007dce:	68f8      	ldr	r0, [r7, #12]
 8007dd0:	f7ff ff04 	bl	8007bdc <SPI_WaitFlagStateUntilTimeout>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d007      	beq.n	8007dea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dde:	f043 0220 	orr.w	r2, r3, #32
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	e032      	b.n	8007e50 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007dea:	4b1b      	ldr	r3, [pc, #108]	@ (8007e58 <SPI_EndRxTxTransaction+0xa0>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a1b      	ldr	r2, [pc, #108]	@ (8007e5c <SPI_EndRxTxTransaction+0xa4>)
 8007df0:	fba2 2303 	umull	r2, r3, r2, r3
 8007df4:	0d5b      	lsrs	r3, r3, #21
 8007df6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007dfa:	fb02 f303 	mul.w	r3, r2, r3
 8007dfe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e08:	d112      	bne.n	8007e30 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	9300      	str	r3, [sp, #0]
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	2200      	movs	r2, #0
 8007e12:	2180      	movs	r1, #128	@ 0x80
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f7ff fee1 	bl	8007bdc <SPI_WaitFlagStateUntilTimeout>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d016      	beq.n	8007e4e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e24:	f043 0220 	orr.w	r2, r3, #32
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007e2c:	2303      	movs	r3, #3
 8007e2e:	e00f      	b.n	8007e50 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d00a      	beq.n	8007e4c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e46:	2b80      	cmp	r3, #128	@ 0x80
 8007e48:	d0f2      	beq.n	8007e30 <SPI_EndRxTxTransaction+0x78>
 8007e4a:	e000      	b.n	8007e4e <SPI_EndRxTxTransaction+0x96>
        break;
 8007e4c:	bf00      	nop
  }

  return HAL_OK;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3718      	adds	r7, #24
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}
 8007e58:	2000001c 	.word	0x2000001c
 8007e5c:	165e9f81 	.word	0x165e9f81

08007e60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d101      	bne.n	8007e72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e041      	b.n	8007ef6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d106      	bne.n	8007e8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f7fa fed0 	bl	8002c2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2202      	movs	r2, #2
 8007e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	3304      	adds	r3, #4
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	4610      	mov	r0, r2
 8007ea0:	f000 f9c0 	bl	8008224 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ef4:	2300      	movs	r3, #0
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3708      	adds	r7, #8
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
	...

08007f00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f0e:	b2db      	uxtb	r3, r3
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d001      	beq.n	8007f18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007f14:	2301      	movs	r3, #1
 8007f16:	e04e      	b.n	8007fb6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2202      	movs	r2, #2
 8007f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	68da      	ldr	r2, [r3, #12]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f042 0201 	orr.w	r2, r2, #1
 8007f2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a23      	ldr	r2, [pc, #140]	@ (8007fc4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d022      	beq.n	8007f80 <HAL_TIM_Base_Start_IT+0x80>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f42:	d01d      	beq.n	8007f80 <HAL_TIM_Base_Start_IT+0x80>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a1f      	ldr	r2, [pc, #124]	@ (8007fc8 <HAL_TIM_Base_Start_IT+0xc8>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d018      	beq.n	8007f80 <HAL_TIM_Base_Start_IT+0x80>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a1e      	ldr	r2, [pc, #120]	@ (8007fcc <HAL_TIM_Base_Start_IT+0xcc>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d013      	beq.n	8007f80 <HAL_TIM_Base_Start_IT+0x80>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a1c      	ldr	r2, [pc, #112]	@ (8007fd0 <HAL_TIM_Base_Start_IT+0xd0>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d00e      	beq.n	8007f80 <HAL_TIM_Base_Start_IT+0x80>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a1b      	ldr	r2, [pc, #108]	@ (8007fd4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d009      	beq.n	8007f80 <HAL_TIM_Base_Start_IT+0x80>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a19      	ldr	r2, [pc, #100]	@ (8007fd8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d004      	beq.n	8007f80 <HAL_TIM_Base_Start_IT+0x80>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a18      	ldr	r2, [pc, #96]	@ (8007fdc <HAL_TIM_Base_Start_IT+0xdc>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d111      	bne.n	8007fa4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	f003 0307 	and.w	r3, r3, #7
 8007f8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2b06      	cmp	r3, #6
 8007f90:	d010      	beq.n	8007fb4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f042 0201 	orr.w	r2, r2, #1
 8007fa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fa2:	e007      	b.n	8007fb4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	681a      	ldr	r2, [r3, #0]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f042 0201 	orr.w	r2, r2, #1
 8007fb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3714      	adds	r7, #20
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr
 8007fc2:	bf00      	nop
 8007fc4:	40010000 	.word	0x40010000
 8007fc8:	40000400 	.word	0x40000400
 8007fcc:	40000800 	.word	0x40000800
 8007fd0:	40000c00 	.word	0x40000c00
 8007fd4:	40010400 	.word	0x40010400
 8007fd8:	40014000 	.word	0x40014000
 8007fdc:	40001800 	.word	0x40001800

08007fe0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	f003 0302 	and.w	r3, r3, #2
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d020      	beq.n	8008044 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f003 0302 	and.w	r3, r3, #2
 8008008:	2b00      	cmp	r3, #0
 800800a:	d01b      	beq.n	8008044 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f06f 0202 	mvn.w	r2, #2
 8008014:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2201      	movs	r2, #1
 800801a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	699b      	ldr	r3, [r3, #24]
 8008022:	f003 0303 	and.w	r3, r3, #3
 8008026:	2b00      	cmp	r3, #0
 8008028:	d003      	beq.n	8008032 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 f8dc 	bl	80081e8 <HAL_TIM_IC_CaptureCallback>
 8008030:	e005      	b.n	800803e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 f8ce 	bl	80081d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 f8df 	bl	80081fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	f003 0304 	and.w	r3, r3, #4
 800804a:	2b00      	cmp	r3, #0
 800804c:	d020      	beq.n	8008090 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f003 0304 	and.w	r3, r3, #4
 8008054:	2b00      	cmp	r3, #0
 8008056:	d01b      	beq.n	8008090 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f06f 0204 	mvn.w	r2, #4
 8008060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2202      	movs	r2, #2
 8008066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	699b      	ldr	r3, [r3, #24]
 800806e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008072:	2b00      	cmp	r3, #0
 8008074:	d003      	beq.n	800807e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f000 f8b6 	bl	80081e8 <HAL_TIM_IC_CaptureCallback>
 800807c:	e005      	b.n	800808a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 f8a8 	bl	80081d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 f8b9 	bl	80081fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	f003 0308 	and.w	r3, r3, #8
 8008096:	2b00      	cmp	r3, #0
 8008098:	d020      	beq.n	80080dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f003 0308 	and.w	r3, r3, #8
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d01b      	beq.n	80080dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f06f 0208 	mvn.w	r2, #8
 80080ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2204      	movs	r2, #4
 80080b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	69db      	ldr	r3, [r3, #28]
 80080ba:	f003 0303 	and.w	r3, r3, #3
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d003      	beq.n	80080ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 f890 	bl	80081e8 <HAL_TIM_IC_CaptureCallback>
 80080c8:	e005      	b.n	80080d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 f882 	bl	80081d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 f893 	bl	80081fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	f003 0310 	and.w	r3, r3, #16
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d020      	beq.n	8008128 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f003 0310 	and.w	r3, r3, #16
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d01b      	beq.n	8008128 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f06f 0210 	mvn.w	r2, #16
 80080f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2208      	movs	r2, #8
 80080fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	69db      	ldr	r3, [r3, #28]
 8008106:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800810a:	2b00      	cmp	r3, #0
 800810c:	d003      	beq.n	8008116 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 f86a 	bl	80081e8 <HAL_TIM_IC_CaptureCallback>
 8008114:	e005      	b.n	8008122 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 f85c 	bl	80081d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 f86d 	bl	80081fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2200      	movs	r2, #0
 8008126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	f003 0301 	and.w	r3, r3, #1
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00c      	beq.n	800814c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f003 0301 	and.w	r3, r3, #1
 8008138:	2b00      	cmp	r3, #0
 800813a:	d007      	beq.n	800814c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f06f 0201 	mvn.w	r2, #1
 8008144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 f83a 	bl	80081c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00c      	beq.n	8008170 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800815c:	2b00      	cmp	r3, #0
 800815e:	d007      	beq.n	8008170 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 f98c 	bl	8008488 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00c      	beq.n	8008194 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008180:	2b00      	cmp	r3, #0
 8008182:	d007      	beq.n	8008194 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800818c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 f83e 	bl	8008210 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	f003 0320 	and.w	r3, r3, #32
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00c      	beq.n	80081b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f003 0320 	and.w	r3, r3, #32
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d007      	beq.n	80081b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f06f 0220 	mvn.w	r2, #32
 80081b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 f95e 	bl	8008474 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80081b8:	bf00      	nop
 80081ba:	3710      	adds	r7, #16
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}

080081c0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80081c8:	bf00      	nop
 80081ca:	370c      	adds	r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80081dc:	bf00      	nop
 80081de:	370c      	adds	r7, #12
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80081f0:	bf00      	nop
 80081f2:	370c      	adds	r7, #12
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008204:	bf00      	nop
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008218:	bf00      	nop
 800821a:	370c      	adds	r7, #12
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008224:	b480      	push	{r7}
 8008226:	b085      	sub	sp, #20
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a46      	ldr	r2, [pc, #280]	@ (8008350 <TIM_Base_SetConfig+0x12c>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d013      	beq.n	8008264 <TIM_Base_SetConfig+0x40>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008242:	d00f      	beq.n	8008264 <TIM_Base_SetConfig+0x40>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	4a43      	ldr	r2, [pc, #268]	@ (8008354 <TIM_Base_SetConfig+0x130>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d00b      	beq.n	8008264 <TIM_Base_SetConfig+0x40>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	4a42      	ldr	r2, [pc, #264]	@ (8008358 <TIM_Base_SetConfig+0x134>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d007      	beq.n	8008264 <TIM_Base_SetConfig+0x40>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	4a41      	ldr	r2, [pc, #260]	@ (800835c <TIM_Base_SetConfig+0x138>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d003      	beq.n	8008264 <TIM_Base_SetConfig+0x40>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	4a40      	ldr	r2, [pc, #256]	@ (8008360 <TIM_Base_SetConfig+0x13c>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d108      	bne.n	8008276 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800826a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	68fa      	ldr	r2, [r7, #12]
 8008272:	4313      	orrs	r3, r2
 8008274:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a35      	ldr	r2, [pc, #212]	@ (8008350 <TIM_Base_SetConfig+0x12c>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d02b      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008284:	d027      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	4a32      	ldr	r2, [pc, #200]	@ (8008354 <TIM_Base_SetConfig+0x130>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d023      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a31      	ldr	r2, [pc, #196]	@ (8008358 <TIM_Base_SetConfig+0x134>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d01f      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a30      	ldr	r2, [pc, #192]	@ (800835c <TIM_Base_SetConfig+0x138>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d01b      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	4a2f      	ldr	r2, [pc, #188]	@ (8008360 <TIM_Base_SetConfig+0x13c>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d017      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	4a2e      	ldr	r2, [pc, #184]	@ (8008364 <TIM_Base_SetConfig+0x140>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d013      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	4a2d      	ldr	r2, [pc, #180]	@ (8008368 <TIM_Base_SetConfig+0x144>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d00f      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4a2c      	ldr	r2, [pc, #176]	@ (800836c <TIM_Base_SetConfig+0x148>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d00b      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	4a2b      	ldr	r2, [pc, #172]	@ (8008370 <TIM_Base_SetConfig+0x14c>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d007      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a2a      	ldr	r2, [pc, #168]	@ (8008374 <TIM_Base_SetConfig+0x150>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d003      	beq.n	80082d6 <TIM_Base_SetConfig+0xb2>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	4a29      	ldr	r2, [pc, #164]	@ (8008378 <TIM_Base_SetConfig+0x154>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d108      	bne.n	80082e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	68fa      	ldr	r2, [r7, #12]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	689a      	ldr	r2, [r3, #8]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4a10      	ldr	r2, [pc, #64]	@ (8008350 <TIM_Base_SetConfig+0x12c>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d003      	beq.n	800831c <TIM_Base_SetConfig+0xf8>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a12      	ldr	r2, [pc, #72]	@ (8008360 <TIM_Base_SetConfig+0x13c>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d103      	bne.n	8008324 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	691a      	ldr	r2, [r3, #16]
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2201      	movs	r2, #1
 8008328:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	f003 0301 	and.w	r3, r3, #1
 8008332:	2b01      	cmp	r3, #1
 8008334:	d105      	bne.n	8008342 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	691b      	ldr	r3, [r3, #16]
 800833a:	f023 0201 	bic.w	r2, r3, #1
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	611a      	str	r2, [r3, #16]
  }
}
 8008342:	bf00      	nop
 8008344:	3714      	adds	r7, #20
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr
 800834e:	bf00      	nop
 8008350:	40010000 	.word	0x40010000
 8008354:	40000400 	.word	0x40000400
 8008358:	40000800 	.word	0x40000800
 800835c:	40000c00 	.word	0x40000c00
 8008360:	40010400 	.word	0x40010400
 8008364:	40014000 	.word	0x40014000
 8008368:	40014400 	.word	0x40014400
 800836c:	40014800 	.word	0x40014800
 8008370:	40001800 	.word	0x40001800
 8008374:	40001c00 	.word	0x40001c00
 8008378:	40002000 	.word	0x40002000

0800837c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800838c:	2b01      	cmp	r3, #1
 800838e:	d101      	bne.n	8008394 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008390:	2302      	movs	r3, #2
 8008392:	e05a      	b.n	800844a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2202      	movs	r2, #2
 80083a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a21      	ldr	r2, [pc, #132]	@ (8008458 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d022      	beq.n	800841e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083e0:	d01d      	beq.n	800841e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a1d      	ldr	r2, [pc, #116]	@ (800845c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d018      	beq.n	800841e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a1b      	ldr	r2, [pc, #108]	@ (8008460 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d013      	beq.n	800841e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a1a      	ldr	r2, [pc, #104]	@ (8008464 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d00e      	beq.n	800841e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a18      	ldr	r2, [pc, #96]	@ (8008468 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d009      	beq.n	800841e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a17      	ldr	r2, [pc, #92]	@ (800846c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d004      	beq.n	800841e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a15      	ldr	r2, [pc, #84]	@ (8008470 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d10c      	bne.n	8008438 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008424:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	68ba      	ldr	r2, [r7, #8]
 800842c:	4313      	orrs	r3, r2
 800842e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	68ba      	ldr	r2, [r7, #8]
 8008436:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2200      	movs	r2, #0
 8008444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008448:	2300      	movs	r3, #0
}
 800844a:	4618      	mov	r0, r3
 800844c:	3714      	adds	r7, #20
 800844e:	46bd      	mov	sp, r7
 8008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008454:	4770      	bx	lr
 8008456:	bf00      	nop
 8008458:	40010000 	.word	0x40010000
 800845c:	40000400 	.word	0x40000400
 8008460:	40000800 	.word	0x40000800
 8008464:	40000c00 	.word	0x40000c00
 8008468:	40010400 	.word	0x40010400
 800846c:	40014000 	.word	0x40014000
 8008470:	40001800 	.word	0x40001800

08008474 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800847c:	bf00      	nop
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008490:	bf00      	nop
 8008492:	370c      	adds	r7, #12
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr

0800849c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d101      	bne.n	80084ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e042      	b.n	8008534 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d106      	bne.n	80084c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f7fa fbf8 	bl	8002cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2224      	movs	r2, #36	@ 0x24
 80084cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	68da      	ldr	r2, [r3, #12]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80084de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 fdbd 	bl	8009060 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	691a      	ldr	r2, [r3, #16]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80084f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	695a      	ldr	r2, [r3, #20]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008504:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	68da      	ldr	r2, [r3, #12]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008514:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2220      	movs	r2, #32
 8008520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2220      	movs	r2, #32
 8008528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2200      	movs	r2, #0
 8008530:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008532:	2300      	movs	r3, #0
}
 8008534:	4618      	mov	r0, r3
 8008536:	3708      	adds	r7, #8
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b08a      	sub	sp, #40	@ 0x28
 8008540:	af02      	add	r7, sp, #8
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	603b      	str	r3, [r7, #0]
 8008548:	4613      	mov	r3, r2
 800854a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800854c:	2300      	movs	r3, #0
 800854e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008556:	b2db      	uxtb	r3, r3
 8008558:	2b20      	cmp	r3, #32
 800855a:	d175      	bne.n	8008648 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d002      	beq.n	8008568 <HAL_UART_Transmit+0x2c>
 8008562:	88fb      	ldrh	r3, [r7, #6]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d101      	bne.n	800856c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008568:	2301      	movs	r3, #1
 800856a:	e06e      	b.n	800864a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2200      	movs	r2, #0
 8008570:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2221      	movs	r2, #33	@ 0x21
 8008576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800857a:	f7fa fdd5 	bl	8003128 <HAL_GetTick>
 800857e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	88fa      	ldrh	r2, [r7, #6]
 8008584:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	88fa      	ldrh	r2, [r7, #6]
 800858a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008594:	d108      	bne.n	80085a8 <HAL_UART_Transmit+0x6c>
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d104      	bne.n	80085a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800859e:	2300      	movs	r3, #0
 80085a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	61bb      	str	r3, [r7, #24]
 80085a6:	e003      	b.n	80085b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085ac:	2300      	movs	r3, #0
 80085ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80085b0:	e02e      	b.n	8008610 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	9300      	str	r3, [sp, #0]
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	2200      	movs	r2, #0
 80085ba:	2180      	movs	r1, #128	@ 0x80
 80085bc:	68f8      	ldr	r0, [r7, #12]
 80085be:	f000 fb1f 	bl	8008c00 <UART_WaitOnFlagUntilTimeout>
 80085c2:	4603      	mov	r3, r0
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d005      	beq.n	80085d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2220      	movs	r2, #32
 80085cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80085d0:	2303      	movs	r3, #3
 80085d2:	e03a      	b.n	800864a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10b      	bne.n	80085f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80085da:	69bb      	ldr	r3, [r7, #24]
 80085dc:	881b      	ldrh	r3, [r3, #0]
 80085de:	461a      	mov	r2, r3
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	3302      	adds	r3, #2
 80085ee:	61bb      	str	r3, [r7, #24]
 80085f0:	e007      	b.n	8008602 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80085f2:	69fb      	ldr	r3, [r7, #28]
 80085f4:	781a      	ldrb	r2, [r3, #0]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	3301      	adds	r3, #1
 8008600:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008606:	b29b      	uxth	r3, r3
 8008608:	3b01      	subs	r3, #1
 800860a:	b29a      	uxth	r2, r3
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008614:	b29b      	uxth	r3, r3
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1cb      	bne.n	80085b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	9300      	str	r3, [sp, #0]
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	2200      	movs	r2, #0
 8008622:	2140      	movs	r1, #64	@ 0x40
 8008624:	68f8      	ldr	r0, [r7, #12]
 8008626:	f000 faeb 	bl	8008c00 <UART_WaitOnFlagUntilTimeout>
 800862a:	4603      	mov	r3, r0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d005      	beq.n	800863c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2220      	movs	r2, #32
 8008634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008638:	2303      	movs	r3, #3
 800863a:	e006      	b.n	800864a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2220      	movs	r2, #32
 8008640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008644:	2300      	movs	r3, #0
 8008646:	e000      	b.n	800864a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008648:	2302      	movs	r3, #2
  }
}
 800864a:	4618      	mov	r0, r3
 800864c:	3720      	adds	r7, #32
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b084      	sub	sp, #16
 8008656:	af00      	add	r7, sp, #0
 8008658:	60f8      	str	r0, [r7, #12]
 800865a:	60b9      	str	r1, [r7, #8]
 800865c:	4613      	mov	r3, r2
 800865e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008666:	b2db      	uxtb	r3, r3
 8008668:	2b20      	cmp	r3, #32
 800866a:	d112      	bne.n	8008692 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d002      	beq.n	8008678 <HAL_UART_Receive_IT+0x26>
 8008672:	88fb      	ldrh	r3, [r7, #6]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d101      	bne.n	800867c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	e00b      	b.n	8008694 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2200      	movs	r2, #0
 8008680:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008682:	88fb      	ldrh	r3, [r7, #6]
 8008684:	461a      	mov	r2, r3
 8008686:	68b9      	ldr	r1, [r7, #8]
 8008688:	68f8      	ldr	r0, [r7, #12]
 800868a:	f000 fb12 	bl	8008cb2 <UART_Start_Receive_IT>
 800868e:	4603      	mov	r3, r0
 8008690:	e000      	b.n	8008694 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008692:	2302      	movs	r3, #2
  }
}
 8008694:	4618      	mov	r0, r3
 8008696:	3710      	adds	r7, #16
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b0ba      	sub	sp, #232	@ 0xe8
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	695b      	ldr	r3, [r3, #20]
 80086be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80086c2:	2300      	movs	r3, #0
 80086c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80086c8:	2300      	movs	r3, #0
 80086ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80086ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086d2:	f003 030f 	and.w	r3, r3, #15
 80086d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80086da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d10f      	bne.n	8008702 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80086e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086e6:	f003 0320 	and.w	r3, r3, #32
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d009      	beq.n	8008702 <HAL_UART_IRQHandler+0x66>
 80086ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086f2:	f003 0320 	and.w	r3, r3, #32
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d003      	beq.n	8008702 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 fbf2 	bl	8008ee4 <UART_Receive_IT>
      return;
 8008700:	e25b      	b.n	8008bba <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008702:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008706:	2b00      	cmp	r3, #0
 8008708:	f000 80de 	beq.w	80088c8 <HAL_UART_IRQHandler+0x22c>
 800870c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008710:	f003 0301 	and.w	r3, r3, #1
 8008714:	2b00      	cmp	r3, #0
 8008716:	d106      	bne.n	8008726 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800871c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008720:	2b00      	cmp	r3, #0
 8008722:	f000 80d1 	beq.w	80088c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800872a:	f003 0301 	and.w	r3, r3, #1
 800872e:	2b00      	cmp	r3, #0
 8008730:	d00b      	beq.n	800874a <HAL_UART_IRQHandler+0xae>
 8008732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800873a:	2b00      	cmp	r3, #0
 800873c:	d005      	beq.n	800874a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008742:	f043 0201 	orr.w	r2, r3, #1
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800874a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800874e:	f003 0304 	and.w	r3, r3, #4
 8008752:	2b00      	cmp	r3, #0
 8008754:	d00b      	beq.n	800876e <HAL_UART_IRQHandler+0xd2>
 8008756:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	2b00      	cmp	r3, #0
 8008760:	d005      	beq.n	800876e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008766:	f043 0202 	orr.w	r2, r3, #2
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800876e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008772:	f003 0302 	and.w	r3, r3, #2
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00b      	beq.n	8008792 <HAL_UART_IRQHandler+0xf6>
 800877a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800877e:	f003 0301 	and.w	r3, r3, #1
 8008782:	2b00      	cmp	r3, #0
 8008784:	d005      	beq.n	8008792 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800878a:	f043 0204 	orr.w	r2, r3, #4
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008796:	f003 0308 	and.w	r3, r3, #8
 800879a:	2b00      	cmp	r3, #0
 800879c:	d011      	beq.n	80087c2 <HAL_UART_IRQHandler+0x126>
 800879e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087a2:	f003 0320 	and.w	r3, r3, #32
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d105      	bne.n	80087b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80087aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087ae:	f003 0301 	and.w	r3, r3, #1
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d005      	beq.n	80087c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ba:	f043 0208 	orr.w	r2, r3, #8
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	f000 81f2 	beq.w	8008bb0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087d0:	f003 0320 	and.w	r3, r3, #32
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d008      	beq.n	80087ea <HAL_UART_IRQHandler+0x14e>
 80087d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087dc:	f003 0320 	and.w	r3, r3, #32
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d002      	beq.n	80087ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f000 fb7d 	bl	8008ee4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	695b      	ldr	r3, [r3, #20]
 80087f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087f4:	2b40      	cmp	r3, #64	@ 0x40
 80087f6:	bf0c      	ite	eq
 80087f8:	2301      	moveq	r3, #1
 80087fa:	2300      	movne	r3, #0
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008806:	f003 0308 	and.w	r3, r3, #8
 800880a:	2b00      	cmp	r3, #0
 800880c:	d103      	bne.n	8008816 <HAL_UART_IRQHandler+0x17a>
 800880e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008812:	2b00      	cmp	r3, #0
 8008814:	d04f      	beq.n	80088b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 fa85 	bl	8008d26 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	695b      	ldr	r3, [r3, #20]
 8008822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008826:	2b40      	cmp	r3, #64	@ 0x40
 8008828:	d141      	bne.n	80088ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	3314      	adds	r3, #20
 8008830:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008834:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008838:	e853 3f00 	ldrex	r3, [r3]
 800883c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008840:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008844:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008848:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	3314      	adds	r3, #20
 8008852:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008856:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800885a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008862:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008866:	e841 2300 	strex	r3, r2, [r1]
 800886a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800886e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1d9      	bne.n	800882a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800887a:	2b00      	cmp	r3, #0
 800887c:	d013      	beq.n	80088a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008882:	4a7e      	ldr	r2, [pc, #504]	@ (8008a7c <HAL_UART_IRQHandler+0x3e0>)
 8008884:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800888a:	4618      	mov	r0, r3
 800888c:	f7fb fd6c 	bl	8004368 <HAL_DMA_Abort_IT>
 8008890:	4603      	mov	r3, r0
 8008892:	2b00      	cmp	r3, #0
 8008894:	d016      	beq.n	80088c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800889a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80088a0:	4610      	mov	r0, r2
 80088a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088a4:	e00e      	b.n	80088c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 f994 	bl	8008bd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ac:	e00a      	b.n	80088c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 f990 	bl	8008bd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088b4:	e006      	b.n	80088c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 f98c 	bl	8008bd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80088c2:	e175      	b.n	8008bb0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c4:	bf00      	nop
    return;
 80088c6:	e173      	b.n	8008bb0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	f040 814f 	bne.w	8008b70 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80088d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088d6:	f003 0310 	and.w	r3, r3, #16
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f000 8148 	beq.w	8008b70 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80088e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088e4:	f003 0310 	and.w	r3, r3, #16
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f000 8141 	beq.w	8008b70 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088ee:	2300      	movs	r3, #0
 80088f0:	60bb      	str	r3, [r7, #8]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	60bb      	str	r3, [r7, #8]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	60bb      	str	r3, [r7, #8]
 8008902:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	695b      	ldr	r3, [r3, #20]
 800890a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800890e:	2b40      	cmp	r3, #64	@ 0x40
 8008910:	f040 80b6 	bne.w	8008a80 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008920:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008924:	2b00      	cmp	r3, #0
 8008926:	f000 8145 	beq.w	8008bb4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800892e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008932:	429a      	cmp	r2, r3
 8008934:	f080 813e 	bcs.w	8008bb4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800893e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008944:	69db      	ldr	r3, [r3, #28]
 8008946:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800894a:	f000 8088 	beq.w	8008a5e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	330c      	adds	r3, #12
 8008954:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008958:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800895c:	e853 3f00 	ldrex	r3, [r3]
 8008960:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008964:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008968:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800896c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	330c      	adds	r3, #12
 8008976:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800897a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800897e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008982:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008986:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800898a:	e841 2300 	strex	r3, r2, [r1]
 800898e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008992:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1d9      	bne.n	800894e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	3314      	adds	r3, #20
 80089a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80089a4:	e853 3f00 	ldrex	r3, [r3]
 80089a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80089aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80089ac:	f023 0301 	bic.w	r3, r3, #1
 80089b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	3314      	adds	r3, #20
 80089ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80089be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80089c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80089c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80089ca:	e841 2300 	strex	r3, r2, [r1]
 80089ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80089d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1e1      	bne.n	800899a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	3314      	adds	r3, #20
 80089dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089e0:	e853 3f00 	ldrex	r3, [r3]
 80089e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	3314      	adds	r3, #20
 80089f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80089fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008a00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008a02:	e841 2300 	strex	r3, r2, [r1]
 8008a06:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008a08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d1e3      	bne.n	80089d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2220      	movs	r2, #32
 8008a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	330c      	adds	r3, #12
 8008a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a26:	e853 3f00 	ldrex	r3, [r3]
 8008a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008a2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a2e:	f023 0310 	bic.w	r3, r3, #16
 8008a32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	330c      	adds	r3, #12
 8008a3c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008a40:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008a42:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a48:	e841 2300 	strex	r3, r2, [r1]
 8008a4c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1e3      	bne.n	8008a1c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f7fb fc15 	bl	8004288 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2202      	movs	r2, #2
 8008a62:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	1ad3      	subs	r3, r2, r3
 8008a70:	b29b      	uxth	r3, r3
 8008a72:	4619      	mov	r1, r3
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 f8b7 	bl	8008be8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a7a:	e09b      	b.n	8008bb4 <HAL_UART_IRQHandler+0x518>
 8008a7c:	08008ded 	.word	0x08008ded
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	1ad3      	subs	r3, r2, r3
 8008a8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a94:	b29b      	uxth	r3, r3
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f000 808e 	beq.w	8008bb8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008a9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f000 8089 	beq.w	8008bb8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	330c      	adds	r3, #12
 8008aac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab0:	e853 3f00 	ldrex	r3, [r3]
 8008ab4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ab8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008abc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	330c      	adds	r3, #12
 8008ac6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008aca:	647a      	str	r2, [r7, #68]	@ 0x44
 8008acc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ace:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ad0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ad2:	e841 2300 	strex	r3, r2, [r1]
 8008ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d1e3      	bne.n	8008aa6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	3314      	adds	r3, #20
 8008ae4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae8:	e853 3f00 	ldrex	r3, [r3]
 8008aec:	623b      	str	r3, [r7, #32]
   return(result);
 8008aee:	6a3b      	ldr	r3, [r7, #32]
 8008af0:	f023 0301 	bic.w	r3, r3, #1
 8008af4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	3314      	adds	r3, #20
 8008afe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008b02:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b0a:	e841 2300 	strex	r3, r2, [r1]
 8008b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d1e3      	bne.n	8008ade <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2220      	movs	r2, #32
 8008b1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2200      	movs	r2, #0
 8008b22:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	330c      	adds	r3, #12
 8008b2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	e853 3f00 	ldrex	r3, [r3]
 8008b32:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f023 0310 	bic.w	r3, r3, #16
 8008b3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	330c      	adds	r3, #12
 8008b44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008b48:	61fa      	str	r2, [r7, #28]
 8008b4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b4c:	69b9      	ldr	r1, [r7, #24]
 8008b4e:	69fa      	ldr	r2, [r7, #28]
 8008b50:	e841 2300 	strex	r3, r2, [r1]
 8008b54:	617b      	str	r3, [r7, #20]
   return(result);
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d1e3      	bne.n	8008b24 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2202      	movs	r2, #2
 8008b60:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b66:	4619      	mov	r1, r3
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 f83d 	bl	8008be8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b6e:	e023      	b.n	8008bb8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d009      	beq.n	8008b90 <HAL_UART_IRQHandler+0x4f4>
 8008b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d003      	beq.n	8008b90 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008b88:	6878      	ldr	r0, [r7, #4]
 8008b8a:	f000 f943 	bl	8008e14 <UART_Transmit_IT>
    return;
 8008b8e:	e014      	b.n	8008bba <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d00e      	beq.n	8008bba <HAL_UART_IRQHandler+0x51e>
 8008b9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d008      	beq.n	8008bba <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f000 f983 	bl	8008eb4 <UART_EndTransmit_IT>
    return;
 8008bae:	e004      	b.n	8008bba <HAL_UART_IRQHandler+0x51e>
    return;
 8008bb0:	bf00      	nop
 8008bb2:	e002      	b.n	8008bba <HAL_UART_IRQHandler+0x51e>
      return;
 8008bb4:	bf00      	nop
 8008bb6:	e000      	b.n	8008bba <HAL_UART_IRQHandler+0x51e>
      return;
 8008bb8:	bf00      	nop
  }
}
 8008bba:	37e8      	adds	r7, #232	@ 0xe8
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008bc8:	bf00      	nop
 8008bca:	370c      	adds	r7, #12
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd2:	4770      	bx	lr

08008bd4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b083      	sub	sp, #12
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008bdc:	bf00      	nop
 8008bde:	370c      	adds	r7, #12
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr

08008be8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b083      	sub	sp, #12
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008bf4:	bf00      	nop
 8008bf6:	370c      	adds	r7, #12
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfe:	4770      	bx	lr

08008c00 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b086      	sub	sp, #24
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	60f8      	str	r0, [r7, #12]
 8008c08:	60b9      	str	r1, [r7, #8]
 8008c0a:	603b      	str	r3, [r7, #0]
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c10:	e03b      	b.n	8008c8a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c12:	6a3b      	ldr	r3, [r7, #32]
 8008c14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c18:	d037      	beq.n	8008c8a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c1a:	f7fa fa85 	bl	8003128 <HAL_GetTick>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	1ad3      	subs	r3, r2, r3
 8008c24:	6a3a      	ldr	r2, [r7, #32]
 8008c26:	429a      	cmp	r2, r3
 8008c28:	d302      	bcc.n	8008c30 <UART_WaitOnFlagUntilTimeout+0x30>
 8008c2a:	6a3b      	ldr	r3, [r7, #32]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d101      	bne.n	8008c34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008c30:	2303      	movs	r3, #3
 8008c32:	e03a      	b.n	8008caa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	f003 0304 	and.w	r3, r3, #4
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d023      	beq.n	8008c8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	2b80      	cmp	r3, #128	@ 0x80
 8008c46:	d020      	beq.n	8008c8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	2b40      	cmp	r3, #64	@ 0x40
 8008c4c:	d01d      	beq.n	8008c8a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f003 0308 	and.w	r3, r3, #8
 8008c58:	2b08      	cmp	r3, #8
 8008c5a:	d116      	bne.n	8008c8a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	617b      	str	r3, [r7, #20]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	617b      	str	r3, [r7, #20]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	617b      	str	r3, [r7, #20]
 8008c70:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c72:	68f8      	ldr	r0, [r7, #12]
 8008c74:	f000 f857 	bl	8008d26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2208      	movs	r2, #8
 8008c7c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2200      	movs	r2, #0
 8008c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	e00f      	b.n	8008caa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	4013      	ands	r3, r2
 8008c94:	68ba      	ldr	r2, [r7, #8]
 8008c96:	429a      	cmp	r2, r3
 8008c98:	bf0c      	ite	eq
 8008c9a:	2301      	moveq	r3, #1
 8008c9c:	2300      	movne	r3, #0
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	79fb      	ldrb	r3, [r7, #7]
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d0b4      	beq.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ca8:	2300      	movs	r3, #0
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3718      	adds	r7, #24
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}

08008cb2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cb2:	b480      	push	{r7}
 8008cb4:	b085      	sub	sp, #20
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	60f8      	str	r0, [r7, #12]
 8008cba:	60b9      	str	r1, [r7, #8]
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	68ba      	ldr	r2, [r7, #8]
 8008cc4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	88fa      	ldrh	r2, [r7, #6]
 8008cca:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	88fa      	ldrh	r2, [r7, #6]
 8008cd0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2222      	movs	r2, #34	@ 0x22
 8008cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	691b      	ldr	r3, [r3, #16]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d007      	beq.n	8008cf8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	68da      	ldr	r2, [r3, #12]
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008cf6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	695a      	ldr	r2, [r3, #20]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f042 0201 	orr.w	r2, r2, #1
 8008d06:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	68da      	ldr	r2, [r3, #12]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f042 0220 	orr.w	r2, r2, #32
 8008d16:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008d18:	2300      	movs	r3, #0
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3714      	adds	r7, #20
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr

08008d26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d26:	b480      	push	{r7}
 8008d28:	b095      	sub	sp, #84	@ 0x54
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	330c      	adds	r3, #12
 8008d34:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d38:	e853 3f00 	ldrex	r3, [r3]
 8008d3c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	330c      	adds	r3, #12
 8008d4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008d4e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d52:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d54:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d56:	e841 2300 	strex	r3, r2, [r1]
 8008d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1e5      	bne.n	8008d2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	3314      	adds	r3, #20
 8008d68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d6a:	6a3b      	ldr	r3, [r7, #32]
 8008d6c:	e853 3f00 	ldrex	r3, [r3]
 8008d70:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d72:	69fb      	ldr	r3, [r7, #28]
 8008d74:	f023 0301 	bic.w	r3, r3, #1
 8008d78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	3314      	adds	r3, #20
 8008d80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d84:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d8a:	e841 2300 	strex	r3, r2, [r1]
 8008d8e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1e5      	bne.n	8008d62 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d119      	bne.n	8008dd2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	330c      	adds	r3, #12
 8008da4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	e853 3f00 	ldrex	r3, [r3]
 8008dac:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	f023 0310 	bic.w	r3, r3, #16
 8008db4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	330c      	adds	r3, #12
 8008dbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008dbe:	61ba      	str	r2, [r7, #24]
 8008dc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc2:	6979      	ldr	r1, [r7, #20]
 8008dc4:	69ba      	ldr	r2, [r7, #24]
 8008dc6:	e841 2300 	strex	r3, r2, [r1]
 8008dca:	613b      	str	r3, [r7, #16]
   return(result);
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1e5      	bne.n	8008d9e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2220      	movs	r2, #32
 8008dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008de0:	bf00      	nop
 8008de2:	3754      	adds	r7, #84	@ 0x54
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b084      	sub	sp, #16
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008df8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e06:	68f8      	ldr	r0, [r7, #12]
 8008e08:	f7ff fee4 	bl	8008bd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e0c:	bf00      	nop
 8008e0e:	3710      	adds	r7, #16
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e22:	b2db      	uxtb	r3, r3
 8008e24:	2b21      	cmp	r3, #33	@ 0x21
 8008e26:	d13e      	bne.n	8008ea6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e30:	d114      	bne.n	8008e5c <UART_Transmit_IT+0x48>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	691b      	ldr	r3, [r3, #16]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d110      	bne.n	8008e5c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a1b      	ldr	r3, [r3, #32]
 8008e3e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	881b      	ldrh	r3, [r3, #0]
 8008e44:	461a      	mov	r2, r3
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e4e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6a1b      	ldr	r3, [r3, #32]
 8008e54:	1c9a      	adds	r2, r3, #2
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	621a      	str	r2, [r3, #32]
 8008e5a:	e008      	b.n	8008e6e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a1b      	ldr	r3, [r3, #32]
 8008e60:	1c59      	adds	r1, r3, #1
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	6211      	str	r1, [r2, #32]
 8008e66:	781a      	ldrb	r2, [r3, #0]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	3b01      	subs	r3, #1
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	4619      	mov	r1, r3
 8008e7c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d10f      	bne.n	8008ea2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	68da      	ldr	r2, [r3, #12]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008e90:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	68da      	ldr	r2, [r3, #12]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ea0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	e000      	b.n	8008ea8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008ea6:	2302      	movs	r3, #2
  }
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3714      	adds	r7, #20
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	68da      	ldr	r2, [r3, #12]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008eca:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2220      	movs	r2, #32
 8008ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f7ff fe73 	bl	8008bc0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008eda:	2300      	movs	r3, #0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b08c      	sub	sp, #48	@ 0x30
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008ef2:	b2db      	uxtb	r3, r3
 8008ef4:	2b22      	cmp	r3, #34	@ 0x22
 8008ef6:	f040 80ae 	bne.w	8009056 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f02:	d117      	bne.n	8008f34 <UART_Receive_IT+0x50>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d113      	bne.n	8008f34 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f14:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f22:	b29a      	uxth	r2, r3
 8008f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f26:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f2c:	1c9a      	adds	r2, r3, #2
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	629a      	str	r2, [r3, #40]	@ 0x28
 8008f32:	e026      	b.n	8008f82 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	689b      	ldr	r3, [r3, #8]
 8008f42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f46:	d007      	beq.n	8008f58 <UART_Receive_IT+0x74>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d10a      	bne.n	8008f66 <UART_Receive_IT+0x82>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	691b      	ldr	r3, [r3, #16]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d106      	bne.n	8008f66 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	685b      	ldr	r3, [r3, #4]
 8008f5e:	b2da      	uxtb	r2, r3
 8008f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f62:	701a      	strb	r2, [r3, #0]
 8008f64:	e008      	b.n	8008f78 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f72:	b2da      	uxtb	r2, r3
 8008f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f76:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f7c:	1c5a      	adds	r2, r3, #1
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008f86:	b29b      	uxth	r3, r3
 8008f88:	3b01      	subs	r3, #1
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	687a      	ldr	r2, [r7, #4]
 8008f8e:	4619      	mov	r1, r3
 8008f90:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d15d      	bne.n	8009052 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	68da      	ldr	r2, [r3, #12]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f022 0220 	bic.w	r2, r2, #32
 8008fa4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	68da      	ldr	r2, [r3, #12]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008fb4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	695a      	ldr	r2, [r3, #20]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f022 0201 	bic.w	r2, r2, #1
 8008fc4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2220      	movs	r2, #32
 8008fca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d135      	bne.n	8009048 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	330c      	adds	r3, #12
 8008fe8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	e853 3f00 	ldrex	r3, [r3]
 8008ff0:	613b      	str	r3, [r7, #16]
   return(result);
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	f023 0310 	bic.w	r3, r3, #16
 8008ff8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	330c      	adds	r3, #12
 8009000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009002:	623a      	str	r2, [r7, #32]
 8009004:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009006:	69f9      	ldr	r1, [r7, #28]
 8009008:	6a3a      	ldr	r2, [r7, #32]
 800900a:	e841 2300 	strex	r3, r2, [r1]
 800900e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d1e5      	bne.n	8008fe2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f003 0310 	and.w	r3, r3, #16
 8009020:	2b10      	cmp	r3, #16
 8009022:	d10a      	bne.n	800903a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009024:	2300      	movs	r3, #0
 8009026:	60fb      	str	r3, [r7, #12]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	60fb      	str	r3, [r7, #12]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	60fb      	str	r3, [r7, #12]
 8009038:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800903e:	4619      	mov	r1, r3
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f7ff fdd1 	bl	8008be8 <HAL_UARTEx_RxEventCallback>
 8009046:	e002      	b.n	800904e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f7f9 ff7b 	bl	8002f44 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800904e:	2300      	movs	r3, #0
 8009050:	e002      	b.n	8009058 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009052:	2300      	movs	r3, #0
 8009054:	e000      	b.n	8009058 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009056:	2302      	movs	r3, #2
  }
}
 8009058:	4618      	mov	r0, r3
 800905a:	3730      	adds	r7, #48	@ 0x30
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009064:	b0c0      	sub	sp, #256	@ 0x100
 8009066:	af00      	add	r7, sp, #0
 8009068:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800906c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	691b      	ldr	r3, [r3, #16]
 8009074:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800907c:	68d9      	ldr	r1, [r3, #12]
 800907e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009082:	681a      	ldr	r2, [r3, #0]
 8009084:	ea40 0301 	orr.w	r3, r0, r1
 8009088:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800908a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800908e:	689a      	ldr	r2, [r3, #8]
 8009090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009094:	691b      	ldr	r3, [r3, #16]
 8009096:	431a      	orrs	r2, r3
 8009098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800909c:	695b      	ldr	r3, [r3, #20]
 800909e:	431a      	orrs	r2, r3
 80090a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090a4:	69db      	ldr	r3, [r3, #28]
 80090a6:	4313      	orrs	r3, r2
 80090a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80090ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80090b8:	f021 010c 	bic.w	r1, r1, #12
 80090bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090c0:	681a      	ldr	r2, [r3, #0]
 80090c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80090c6:	430b      	orrs	r3, r1
 80090c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80090ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	695b      	ldr	r3, [r3, #20]
 80090d2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80090d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090da:	6999      	ldr	r1, [r3, #24]
 80090dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	ea40 0301 	orr.w	r3, r0, r1
 80090e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80090e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	4b8f      	ldr	r3, [pc, #572]	@ (800932c <UART_SetConfig+0x2cc>)
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d005      	beq.n	8009100 <UART_SetConfig+0xa0>
 80090f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	4b8d      	ldr	r3, [pc, #564]	@ (8009330 <UART_SetConfig+0x2d0>)
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d104      	bne.n	800910a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009100:	f7fd fab0 	bl	8006664 <HAL_RCC_GetPCLK2Freq>
 8009104:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009108:	e003      	b.n	8009112 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800910a:	f7fd fa97 	bl	800663c <HAL_RCC_GetPCLK1Freq>
 800910e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009116:	69db      	ldr	r3, [r3, #28]
 8009118:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800911c:	f040 810c 	bne.w	8009338 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009120:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009124:	2200      	movs	r2, #0
 8009126:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800912a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800912e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009132:	4622      	mov	r2, r4
 8009134:	462b      	mov	r3, r5
 8009136:	1891      	adds	r1, r2, r2
 8009138:	65b9      	str	r1, [r7, #88]	@ 0x58
 800913a:	415b      	adcs	r3, r3
 800913c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800913e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009142:	4621      	mov	r1, r4
 8009144:	eb12 0801 	adds.w	r8, r2, r1
 8009148:	4629      	mov	r1, r5
 800914a:	eb43 0901 	adc.w	r9, r3, r1
 800914e:	f04f 0200 	mov.w	r2, #0
 8009152:	f04f 0300 	mov.w	r3, #0
 8009156:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800915a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800915e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009162:	4690      	mov	r8, r2
 8009164:	4699      	mov	r9, r3
 8009166:	4623      	mov	r3, r4
 8009168:	eb18 0303 	adds.w	r3, r8, r3
 800916c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009170:	462b      	mov	r3, r5
 8009172:	eb49 0303 	adc.w	r3, r9, r3
 8009176:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800917a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009186:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800918a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800918e:	460b      	mov	r3, r1
 8009190:	18db      	adds	r3, r3, r3
 8009192:	653b      	str	r3, [r7, #80]	@ 0x50
 8009194:	4613      	mov	r3, r2
 8009196:	eb42 0303 	adc.w	r3, r2, r3
 800919a:	657b      	str	r3, [r7, #84]	@ 0x54
 800919c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80091a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80091a4:	f7f7 f82a 	bl	80001fc <__aeabi_uldivmod>
 80091a8:	4602      	mov	r2, r0
 80091aa:	460b      	mov	r3, r1
 80091ac:	4b61      	ldr	r3, [pc, #388]	@ (8009334 <UART_SetConfig+0x2d4>)
 80091ae:	fba3 2302 	umull	r2, r3, r3, r2
 80091b2:	095b      	lsrs	r3, r3, #5
 80091b4:	011c      	lsls	r4, r3, #4
 80091b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091ba:	2200      	movs	r2, #0
 80091bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80091c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80091c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80091c8:	4642      	mov	r2, r8
 80091ca:	464b      	mov	r3, r9
 80091cc:	1891      	adds	r1, r2, r2
 80091ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 80091d0:	415b      	adcs	r3, r3
 80091d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80091d8:	4641      	mov	r1, r8
 80091da:	eb12 0a01 	adds.w	sl, r2, r1
 80091de:	4649      	mov	r1, r9
 80091e0:	eb43 0b01 	adc.w	fp, r3, r1
 80091e4:	f04f 0200 	mov.w	r2, #0
 80091e8:	f04f 0300 	mov.w	r3, #0
 80091ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80091f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80091f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091f8:	4692      	mov	sl, r2
 80091fa:	469b      	mov	fp, r3
 80091fc:	4643      	mov	r3, r8
 80091fe:	eb1a 0303 	adds.w	r3, sl, r3
 8009202:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009206:	464b      	mov	r3, r9
 8009208:	eb4b 0303 	adc.w	r3, fp, r3
 800920c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800921c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009220:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009224:	460b      	mov	r3, r1
 8009226:	18db      	adds	r3, r3, r3
 8009228:	643b      	str	r3, [r7, #64]	@ 0x40
 800922a:	4613      	mov	r3, r2
 800922c:	eb42 0303 	adc.w	r3, r2, r3
 8009230:	647b      	str	r3, [r7, #68]	@ 0x44
 8009232:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009236:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800923a:	f7f6 ffdf 	bl	80001fc <__aeabi_uldivmod>
 800923e:	4602      	mov	r2, r0
 8009240:	460b      	mov	r3, r1
 8009242:	4611      	mov	r1, r2
 8009244:	4b3b      	ldr	r3, [pc, #236]	@ (8009334 <UART_SetConfig+0x2d4>)
 8009246:	fba3 2301 	umull	r2, r3, r3, r1
 800924a:	095b      	lsrs	r3, r3, #5
 800924c:	2264      	movs	r2, #100	@ 0x64
 800924e:	fb02 f303 	mul.w	r3, r2, r3
 8009252:	1acb      	subs	r3, r1, r3
 8009254:	00db      	lsls	r3, r3, #3
 8009256:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800925a:	4b36      	ldr	r3, [pc, #216]	@ (8009334 <UART_SetConfig+0x2d4>)
 800925c:	fba3 2302 	umull	r2, r3, r3, r2
 8009260:	095b      	lsrs	r3, r3, #5
 8009262:	005b      	lsls	r3, r3, #1
 8009264:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009268:	441c      	add	r4, r3
 800926a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800926e:	2200      	movs	r2, #0
 8009270:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009274:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009278:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800927c:	4642      	mov	r2, r8
 800927e:	464b      	mov	r3, r9
 8009280:	1891      	adds	r1, r2, r2
 8009282:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009284:	415b      	adcs	r3, r3
 8009286:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009288:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800928c:	4641      	mov	r1, r8
 800928e:	1851      	adds	r1, r2, r1
 8009290:	6339      	str	r1, [r7, #48]	@ 0x30
 8009292:	4649      	mov	r1, r9
 8009294:	414b      	adcs	r3, r1
 8009296:	637b      	str	r3, [r7, #52]	@ 0x34
 8009298:	f04f 0200 	mov.w	r2, #0
 800929c:	f04f 0300 	mov.w	r3, #0
 80092a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80092a4:	4659      	mov	r1, fp
 80092a6:	00cb      	lsls	r3, r1, #3
 80092a8:	4651      	mov	r1, sl
 80092aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092ae:	4651      	mov	r1, sl
 80092b0:	00ca      	lsls	r2, r1, #3
 80092b2:	4610      	mov	r0, r2
 80092b4:	4619      	mov	r1, r3
 80092b6:	4603      	mov	r3, r0
 80092b8:	4642      	mov	r2, r8
 80092ba:	189b      	adds	r3, r3, r2
 80092bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80092c0:	464b      	mov	r3, r9
 80092c2:	460a      	mov	r2, r1
 80092c4:	eb42 0303 	adc.w	r3, r2, r3
 80092c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80092cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80092d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80092dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80092e0:	460b      	mov	r3, r1
 80092e2:	18db      	adds	r3, r3, r3
 80092e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80092e6:	4613      	mov	r3, r2
 80092e8:	eb42 0303 	adc.w	r3, r2, r3
 80092ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80092ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80092f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80092f6:	f7f6 ff81 	bl	80001fc <__aeabi_uldivmod>
 80092fa:	4602      	mov	r2, r0
 80092fc:	460b      	mov	r3, r1
 80092fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009334 <UART_SetConfig+0x2d4>)
 8009300:	fba3 1302 	umull	r1, r3, r3, r2
 8009304:	095b      	lsrs	r3, r3, #5
 8009306:	2164      	movs	r1, #100	@ 0x64
 8009308:	fb01 f303 	mul.w	r3, r1, r3
 800930c:	1ad3      	subs	r3, r2, r3
 800930e:	00db      	lsls	r3, r3, #3
 8009310:	3332      	adds	r3, #50	@ 0x32
 8009312:	4a08      	ldr	r2, [pc, #32]	@ (8009334 <UART_SetConfig+0x2d4>)
 8009314:	fba2 2303 	umull	r2, r3, r2, r3
 8009318:	095b      	lsrs	r3, r3, #5
 800931a:	f003 0207 	and.w	r2, r3, #7
 800931e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4422      	add	r2, r4
 8009326:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009328:	e106      	b.n	8009538 <UART_SetConfig+0x4d8>
 800932a:	bf00      	nop
 800932c:	40011000 	.word	0x40011000
 8009330:	40011400 	.word	0x40011400
 8009334:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009338:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800933c:	2200      	movs	r2, #0
 800933e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009342:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009346:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800934a:	4642      	mov	r2, r8
 800934c:	464b      	mov	r3, r9
 800934e:	1891      	adds	r1, r2, r2
 8009350:	6239      	str	r1, [r7, #32]
 8009352:	415b      	adcs	r3, r3
 8009354:	627b      	str	r3, [r7, #36]	@ 0x24
 8009356:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800935a:	4641      	mov	r1, r8
 800935c:	1854      	adds	r4, r2, r1
 800935e:	4649      	mov	r1, r9
 8009360:	eb43 0501 	adc.w	r5, r3, r1
 8009364:	f04f 0200 	mov.w	r2, #0
 8009368:	f04f 0300 	mov.w	r3, #0
 800936c:	00eb      	lsls	r3, r5, #3
 800936e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009372:	00e2      	lsls	r2, r4, #3
 8009374:	4614      	mov	r4, r2
 8009376:	461d      	mov	r5, r3
 8009378:	4643      	mov	r3, r8
 800937a:	18e3      	adds	r3, r4, r3
 800937c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009380:	464b      	mov	r3, r9
 8009382:	eb45 0303 	adc.w	r3, r5, r3
 8009386:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800938a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009396:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800939a:	f04f 0200 	mov.w	r2, #0
 800939e:	f04f 0300 	mov.w	r3, #0
 80093a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80093a6:	4629      	mov	r1, r5
 80093a8:	008b      	lsls	r3, r1, #2
 80093aa:	4621      	mov	r1, r4
 80093ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093b0:	4621      	mov	r1, r4
 80093b2:	008a      	lsls	r2, r1, #2
 80093b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80093b8:	f7f6 ff20 	bl	80001fc <__aeabi_uldivmod>
 80093bc:	4602      	mov	r2, r0
 80093be:	460b      	mov	r3, r1
 80093c0:	4b60      	ldr	r3, [pc, #384]	@ (8009544 <UART_SetConfig+0x4e4>)
 80093c2:	fba3 2302 	umull	r2, r3, r3, r2
 80093c6:	095b      	lsrs	r3, r3, #5
 80093c8:	011c      	lsls	r4, r3, #4
 80093ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093ce:	2200      	movs	r2, #0
 80093d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80093d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80093d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80093dc:	4642      	mov	r2, r8
 80093de:	464b      	mov	r3, r9
 80093e0:	1891      	adds	r1, r2, r2
 80093e2:	61b9      	str	r1, [r7, #24]
 80093e4:	415b      	adcs	r3, r3
 80093e6:	61fb      	str	r3, [r7, #28]
 80093e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80093ec:	4641      	mov	r1, r8
 80093ee:	1851      	adds	r1, r2, r1
 80093f0:	6139      	str	r1, [r7, #16]
 80093f2:	4649      	mov	r1, r9
 80093f4:	414b      	adcs	r3, r1
 80093f6:	617b      	str	r3, [r7, #20]
 80093f8:	f04f 0200 	mov.w	r2, #0
 80093fc:	f04f 0300 	mov.w	r3, #0
 8009400:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009404:	4659      	mov	r1, fp
 8009406:	00cb      	lsls	r3, r1, #3
 8009408:	4651      	mov	r1, sl
 800940a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800940e:	4651      	mov	r1, sl
 8009410:	00ca      	lsls	r2, r1, #3
 8009412:	4610      	mov	r0, r2
 8009414:	4619      	mov	r1, r3
 8009416:	4603      	mov	r3, r0
 8009418:	4642      	mov	r2, r8
 800941a:	189b      	adds	r3, r3, r2
 800941c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009420:	464b      	mov	r3, r9
 8009422:	460a      	mov	r2, r1
 8009424:	eb42 0303 	adc.w	r3, r2, r3
 8009428:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800942c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	2200      	movs	r2, #0
 8009434:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009436:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009438:	f04f 0200 	mov.w	r2, #0
 800943c:	f04f 0300 	mov.w	r3, #0
 8009440:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009444:	4649      	mov	r1, r9
 8009446:	008b      	lsls	r3, r1, #2
 8009448:	4641      	mov	r1, r8
 800944a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800944e:	4641      	mov	r1, r8
 8009450:	008a      	lsls	r2, r1, #2
 8009452:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009456:	f7f6 fed1 	bl	80001fc <__aeabi_uldivmod>
 800945a:	4602      	mov	r2, r0
 800945c:	460b      	mov	r3, r1
 800945e:	4611      	mov	r1, r2
 8009460:	4b38      	ldr	r3, [pc, #224]	@ (8009544 <UART_SetConfig+0x4e4>)
 8009462:	fba3 2301 	umull	r2, r3, r3, r1
 8009466:	095b      	lsrs	r3, r3, #5
 8009468:	2264      	movs	r2, #100	@ 0x64
 800946a:	fb02 f303 	mul.w	r3, r2, r3
 800946e:	1acb      	subs	r3, r1, r3
 8009470:	011b      	lsls	r3, r3, #4
 8009472:	3332      	adds	r3, #50	@ 0x32
 8009474:	4a33      	ldr	r2, [pc, #204]	@ (8009544 <UART_SetConfig+0x4e4>)
 8009476:	fba2 2303 	umull	r2, r3, r2, r3
 800947a:	095b      	lsrs	r3, r3, #5
 800947c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009480:	441c      	add	r4, r3
 8009482:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009486:	2200      	movs	r2, #0
 8009488:	673b      	str	r3, [r7, #112]	@ 0x70
 800948a:	677a      	str	r2, [r7, #116]	@ 0x74
 800948c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009490:	4642      	mov	r2, r8
 8009492:	464b      	mov	r3, r9
 8009494:	1891      	adds	r1, r2, r2
 8009496:	60b9      	str	r1, [r7, #8]
 8009498:	415b      	adcs	r3, r3
 800949a:	60fb      	str	r3, [r7, #12]
 800949c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80094a0:	4641      	mov	r1, r8
 80094a2:	1851      	adds	r1, r2, r1
 80094a4:	6039      	str	r1, [r7, #0]
 80094a6:	4649      	mov	r1, r9
 80094a8:	414b      	adcs	r3, r1
 80094aa:	607b      	str	r3, [r7, #4]
 80094ac:	f04f 0200 	mov.w	r2, #0
 80094b0:	f04f 0300 	mov.w	r3, #0
 80094b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80094b8:	4659      	mov	r1, fp
 80094ba:	00cb      	lsls	r3, r1, #3
 80094bc:	4651      	mov	r1, sl
 80094be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094c2:	4651      	mov	r1, sl
 80094c4:	00ca      	lsls	r2, r1, #3
 80094c6:	4610      	mov	r0, r2
 80094c8:	4619      	mov	r1, r3
 80094ca:	4603      	mov	r3, r0
 80094cc:	4642      	mov	r2, r8
 80094ce:	189b      	adds	r3, r3, r2
 80094d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094d2:	464b      	mov	r3, r9
 80094d4:	460a      	mov	r2, r1
 80094d6:	eb42 0303 	adc.w	r3, r2, r3
 80094da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80094dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	2200      	movs	r2, #0
 80094e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80094e6:	667a      	str	r2, [r7, #100]	@ 0x64
 80094e8:	f04f 0200 	mov.w	r2, #0
 80094ec:	f04f 0300 	mov.w	r3, #0
 80094f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80094f4:	4649      	mov	r1, r9
 80094f6:	008b      	lsls	r3, r1, #2
 80094f8:	4641      	mov	r1, r8
 80094fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094fe:	4641      	mov	r1, r8
 8009500:	008a      	lsls	r2, r1, #2
 8009502:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009506:	f7f6 fe79 	bl	80001fc <__aeabi_uldivmod>
 800950a:	4602      	mov	r2, r0
 800950c:	460b      	mov	r3, r1
 800950e:	4b0d      	ldr	r3, [pc, #52]	@ (8009544 <UART_SetConfig+0x4e4>)
 8009510:	fba3 1302 	umull	r1, r3, r3, r2
 8009514:	095b      	lsrs	r3, r3, #5
 8009516:	2164      	movs	r1, #100	@ 0x64
 8009518:	fb01 f303 	mul.w	r3, r1, r3
 800951c:	1ad3      	subs	r3, r2, r3
 800951e:	011b      	lsls	r3, r3, #4
 8009520:	3332      	adds	r3, #50	@ 0x32
 8009522:	4a08      	ldr	r2, [pc, #32]	@ (8009544 <UART_SetConfig+0x4e4>)
 8009524:	fba2 2303 	umull	r2, r3, r2, r3
 8009528:	095b      	lsrs	r3, r3, #5
 800952a:	f003 020f 	and.w	r2, r3, #15
 800952e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4422      	add	r2, r4
 8009536:	609a      	str	r2, [r3, #8]
}
 8009538:	bf00      	nop
 800953a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800953e:	46bd      	mov	sp, r7
 8009540:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009544:	51eb851f 	.word	0x51eb851f

08009548 <memset>:
 8009548:	4402      	add	r2, r0
 800954a:	4603      	mov	r3, r0
 800954c:	4293      	cmp	r3, r2
 800954e:	d100      	bne.n	8009552 <memset+0xa>
 8009550:	4770      	bx	lr
 8009552:	f803 1b01 	strb.w	r1, [r3], #1
 8009556:	e7f9      	b.n	800954c <memset+0x4>

08009558 <__libc_init_array>:
 8009558:	b570      	push	{r4, r5, r6, lr}
 800955a:	4d0d      	ldr	r5, [pc, #52]	@ (8009590 <__libc_init_array+0x38>)
 800955c:	4c0d      	ldr	r4, [pc, #52]	@ (8009594 <__libc_init_array+0x3c>)
 800955e:	1b64      	subs	r4, r4, r5
 8009560:	10a4      	asrs	r4, r4, #2
 8009562:	2600      	movs	r6, #0
 8009564:	42a6      	cmp	r6, r4
 8009566:	d109      	bne.n	800957c <__libc_init_array+0x24>
 8009568:	4d0b      	ldr	r5, [pc, #44]	@ (8009598 <__libc_init_array+0x40>)
 800956a:	4c0c      	ldr	r4, [pc, #48]	@ (800959c <__libc_init_array+0x44>)
 800956c:	f000 f818 	bl	80095a0 <_init>
 8009570:	1b64      	subs	r4, r4, r5
 8009572:	10a4      	asrs	r4, r4, #2
 8009574:	2600      	movs	r6, #0
 8009576:	42a6      	cmp	r6, r4
 8009578:	d105      	bne.n	8009586 <__libc_init_array+0x2e>
 800957a:	bd70      	pop	{r4, r5, r6, pc}
 800957c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009580:	4798      	blx	r3
 8009582:	3601      	adds	r6, #1
 8009584:	e7ee      	b.n	8009564 <__libc_init_array+0xc>
 8009586:	f855 3b04 	ldr.w	r3, [r5], #4
 800958a:	4798      	blx	r3
 800958c:	3601      	adds	r6, #1
 800958e:	e7f2      	b.n	8009576 <__libc_init_array+0x1e>
 8009590:	08009678 	.word	0x08009678
 8009594:	08009678 	.word	0x08009678
 8009598:	08009678 	.word	0x08009678
 800959c:	0800967c 	.word	0x0800967c

080095a0 <_init>:
 80095a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095a2:	bf00      	nop
 80095a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095a6:	bc08      	pop	{r3}
 80095a8:	469e      	mov	lr, r3
 80095aa:	4770      	bx	lr

080095ac <_fini>:
 80095ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ae:	bf00      	nop
 80095b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095b2:	bc08      	pop	{r3}
 80095b4:	469e      	mov	lr, r3
 80095b6:	4770      	bx	lr
