static T_1 F_1 ( T_1 V_1 )\r\n{\r\nT_1 V_2 ;\r\nV_3 . V_4 -> V_5 ( 8 ) ;\r\nV_3 . V_4 -> V_6 ( & V_1 , 1 ) ;\r\nV_3 . V_4 -> V_7 ( & V_2 , 1 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic void F_2 ( T_1 V_1 , T_1 V_8 )\r\n{\r\nV_3 . V_4 -> V_5 ( 8 ) ;\r\nV_3 . V_4 -> V_6 ( & V_1 , 1 ) ;\r\nV_3 . V_4 -> V_9 ( & V_8 , 1 ) ;\r\n}\r\nstatic void F_3 ( void )\r\n{\r\nunsigned long V_10 ;\r\nF_2 ( V_11 , 0 ) ;\r\nF_4 ( 50 ) ;\r\nF_2 ( V_11 , 1 ) ;\r\nV_10 = V_12 + F_5 ( 200 ) ;\r\nwhile ( ! ( F_1 ( V_13 ) & 0x01 ) ) {\r\nif ( F_6 ( V_12 , V_10 ) ) {\r\nF_7 ( V_3 . V_14 -> V_15 ,\r\nL_1 ) ;\r\nbreak;\r\n}\r\nF_8 ( 1 ) ;\r\n}\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nF_2 ( V_11 , 0 ) ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nunsigned long V_10 = V_12 + F_5 ( 30 ) ;\r\nwhile ( F_1 ( V_16 ) & ( 1 << 7 ) ) {\r\nif ( F_6 ( V_12 , V_10 ) ) {\r\nif ( F_11 () )\r\nF_7 ( V_3 . V_14 -> V_15 ,\r\nL_2 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nunsigned long V_10 = V_12 + F_5 ( 30 ) ;\r\nwhile ( F_1 ( V_16 ) & ( 1 << 4 ) ) {\r\nif ( F_6 ( V_12 , V_10 ) ) {\r\nif ( F_11 () )\r\nF_7 ( V_3 . V_14 -> V_15 ,\r\nL_3 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nF_2 ( V_17 ,\r\nV_18 ) ;\r\n}\r\nstatic void F_14 ( int V_19 , int V_20 , int V_21 , int V_22 ,\r\nint V_23 , int V_24 ,\r\nint V_25 , int V_26 , int V_27 ,\r\nint V_28 , int V_29 )\r\n{\r\nT_1 V_30 [ 18 ] ;\r\nT_1 V_31 ;\r\nV_21 -- ;\r\nV_22 -- ;\r\nV_30 [ 0 ] = V_19 ;\r\nV_30 [ 1 ] = V_19 >> 8 ;\r\nV_30 [ 2 ] = V_20 ;\r\nV_30 [ 3 ] = V_20 >> 8 ;\r\nV_30 [ 4 ] = V_21 ;\r\nV_30 [ 5 ] = V_21 >> 8 ;\r\nV_30 [ 6 ] = V_22 ;\r\nV_30 [ 7 ] = V_22 >> 8 ;\r\nV_25 -- ;\r\nV_26 -- ;\r\nV_30 [ 8 ] = V_23 ;\r\nV_30 [ 9 ] = V_23 >> 8 ;\r\nV_30 [ 10 ] = V_24 ;\r\nV_30 [ 11 ] = V_24 >> 8 ;\r\nV_30 [ 12 ] = V_25 ;\r\nV_30 [ 13 ] = V_25 >> 8 ;\r\nV_30 [ 14 ] = V_26 ;\r\nV_30 [ 15 ] = V_26 >> 8 ;\r\nV_30 [ 16 ] = V_27 ;\r\nif ( V_28 && V_3 . V_32 == V_33 )\r\nV_30 [ 17 ] = V_34 ;\r\nelse if ( V_29 & V_35 )\r\nV_30 [ 17 ] = V_36 ;\r\nelse\r\nV_30 [ 17 ] = V_3 . V_32 == V_37 ?\r\nV_38 :\r\nV_39 ;\r\nV_3 . V_4 -> V_5 ( 8 ) ;\r\nV_31 = V_40 ;\r\nV_3 . V_4 -> V_6 ( & V_31 , 1 ) ;\r\nV_3 . V_4 -> V_9 ( V_30 , 18 ) ;\r\n}\r\nstatic void F_15 ( int V_41 , int V_42 , int V_43 , int V_44 ,\r\nint V_45 , int V_46 )\r\n{\r\nT_1 V_47 ;\r\nV_47 = F_1 ( V_16 ) ;\r\nV_47 |= 1 << 3 ;\r\nF_2 ( V_16 , V_47 ) ;\r\nif ( F_16 ( V_3 . V_48 || V_46 ) ) {\r\nV_3 . V_4 -> F_15 ( 1 , 0 ) ;\r\nreturn;\r\n}\r\nif ( V_42 * V_3 . V_49 < V_3 . V_50 ) {\r\nV_3 . V_4 -> F_15 ( 1 , 0 ) ;\r\nreturn;\r\n}\r\nif ( ( V_42 * V_3 . V_49 / 1000 ) * V_43 <\r\n( V_41 + V_45 ) * ( V_3 . V_50 / 1000 ) ) {\r\nV_3 . V_4 -> F_15 ( 1 , 0 ) ;\r\nreturn;\r\n}\r\nV_3 . V_4 -> F_15 ( 1 , V_41 + 1 ) ;\r\n}\r\nstatic void F_17 ( void )\r\n{\r\nT_1 V_47 ;\r\nV_3 . V_4 -> F_15 ( 0 , 0 ) ;\r\nV_47 = F_1 ( V_16 ) ;\r\nV_47 &= ~ ( 1 << 3 ) ;\r\nF_2 ( V_16 , V_47 ) ;\r\nV_47 = F_1 ( V_16 ) ;\r\n}\r\nstatic inline struct V_51 * F_18 ( void )\r\n{\r\nunsigned long V_29 ;\r\nstruct V_51 * V_52 ;\r\nint V_53 = 0 ;\r\nif ( ! F_19 () )\r\nF_20 ( & V_3 . V_54 ) ;\r\nelse\r\nV_53 = V_55 ;\r\nF_21 ( & V_3 . V_56 , V_29 ) ;\r\nF_22 ( F_23 ( & V_3 . V_57 ) ) ;\r\nV_52 = F_24 ( V_3 . V_57 . V_58 ,\r\nstruct V_51 , V_59 ) ;\r\nF_25 ( & V_52 -> V_59 ) ;\r\nF_26 ( & V_3 . V_56 , V_29 ) ;\r\nF_27 ( & V_52 -> V_59 ) ;\r\nV_52 -> V_29 = V_53 ;\r\nreturn V_52 ;\r\n}\r\nstatic inline void F_28 ( struct V_51 * V_52 )\r\n{\r\nunsigned long V_29 ;\r\nF_21 ( & V_3 . V_56 , V_29 ) ;\r\nF_29 ( & V_52 -> V_59 , & V_3 . V_57 ) ;\r\nif ( ! ( V_52 -> V_29 & V_55 ) )\r\nF_30 ( & V_3 . V_54 ) ;\r\nF_26 ( & V_3 . V_56 , V_29 ) ;\r\n}\r\nstatic void F_31 ( void )\r\n{\r\nunsigned long V_29 ;\r\nF_21 ( & V_3 . V_56 , V_29 ) ;\r\nwhile ( ! F_23 ( & V_3 . V_60 ) ) {\r\nstruct V_51 * V_52 ;\r\nvoid (* F_32)( void * );\r\nvoid * V_61 ;\r\nV_52 = F_24 ( V_3 . V_60 . V_58 ,\r\nstruct V_51 , V_59 ) ;\r\nF_26 ( & V_3 . V_56 , V_29 ) ;\r\nif ( V_52 -> V_62 ( V_52 ) == V_63 )\r\nreturn;\r\nF_32 = V_52 -> F_32 ;\r\nV_61 = V_52 -> V_61 ;\r\nF_28 ( V_52 ) ;\r\nif ( F_32 )\r\nF_32 ( V_61 ) ;\r\nF_21 ( & V_3 . V_56 , V_29 ) ;\r\n}\r\nF_26 ( & V_3 . V_56 , V_29 ) ;\r\n}\r\nstatic void F_33 ( struct V_64 * V_65 )\r\n{\r\nunsigned long V_29 ;\r\nint V_66 = 1 ;\r\nF_21 ( & V_3 . V_56 , V_29 ) ;\r\nif ( F_16 ( ! F_23 ( & V_3 . V_60 ) ) )\r\nV_66 = 0 ;\r\nF_34 ( V_65 , V_3 . V_60 . V_67 ) ;\r\nF_26 ( & V_3 . V_56 , V_29 ) ;\r\nif ( V_66 )\r\nF_31 () ;\r\n}\r\nstatic void F_35 ( void * V_2 )\r\n{\r\nstruct V_51 * V_52 = (struct V_51 * ) V_2 ;\r\nvoid (* F_32)( void * );\r\nvoid * V_61 ;\r\nF_32 = V_52 -> F_32 ;\r\nV_61 = V_52 -> V_61 ;\r\nF_28 ( V_52 ) ;\r\nif ( F_32 )\r\nF_32 ( V_61 ) ;\r\nF_31 () ;\r\n}\r\nstatic int F_36 ( struct V_51 * V_52 )\r\n{\r\nint V_68 ;\r\nint V_29 ;\r\nfor ( V_68 = 0 ; V_68 < 3 ; V_68 ++ ) {\r\nstruct V_69 * V_70 = & V_3 . V_71 [ V_68 ] ;\r\nif ( ! ( V_3 . V_72 & ( 1 << V_68 ) ) ) {\r\nV_3 . V_73 -> V_74 ( V_68 , 0 ) ;\r\ncontinue;\r\n}\r\nF_37 ( V_3 . V_14 -> V_15 , L_4 ,\r\nV_70 -> V_42 , V_70 -> V_43 ) ;\r\nV_3 . V_73 -> V_75 ( V_68 ,\r\nV_76 , V_70 -> V_77 ,\r\nV_70 -> V_78 , V_70 -> V_79 , V_70 -> V_80 ,\r\nV_70 -> V_42 , V_70 -> V_43 ,\r\nV_70 -> V_27 ) ;\r\nV_3 . V_73 -> V_74 ( V_68 , 1 ) ;\r\n}\r\nF_37 ( V_3 . V_14 -> V_15 , L_5 ,\r\nV_3 . V_81 , V_3 . V_44 ) ;\r\nF_10 () ;\r\nV_29 = V_52 -> V_82 . V_83 . V_29 ;\r\nif ( V_29 & V_84 )\r\nF_15 ( 0 , V_3 . V_81 ,\r\nV_3 . V_44 ,\r\nV_3 . V_44 ,\r\nV_3 . V_44 ,\r\nV_29 & V_85 ) ;\r\nelse\r\nF_17 () ;\r\nF_14 ( 0 , 0 , V_3 . V_81 , V_3 . V_44 ,\r\n0 , 0 , V_3 . V_81 , V_3 . V_44 ,\r\nV_86 , V_3 . V_87 , V_29 ) ;\r\nV_3 . V_87 = 0 ;\r\nV_3 . V_4 -> V_5 ( 16 ) ;\r\nV_3 . V_4 -> V_88 ( V_3 . V_81 ,\r\nV_3 . V_44 ,\r\nF_35 , V_52 ) ;\r\nreturn V_63 ;\r\n}\r\nstatic int F_38 ( int V_89 , int V_90 , int V_91 , int V_92 )\r\n{\r\nif ( V_90 <= V_91 || V_92 <= V_89 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_39 ( struct V_51 * V_52 , int V_71 ,\r\nint V_93 , int V_41 , int V_94 , int V_95 ,\r\nint V_96 , int V_97 , int V_98 , int V_99 ,\r\nint V_100 , int V_101 )\r\n{\r\nint V_68 ;\r\nint V_102 , V_103 , V_104 , V_105 ;\r\nint V_106 , V_107 , V_108 , V_109 ;\r\nint V_27 ;\r\nint V_29 ;\r\nint V_28 ;\r\nint V_110 = 0 ;\r\nV_102 = V_93 + V_3 . V_71 [ V_71 ] . V_79 ;\r\nV_103 = V_41 + V_3 . V_71 [ V_71 ] . V_80 ;\r\nV_104 = V_102 + V_94 ;\r\nV_105 = V_103 + V_95 ;\r\nV_29 = V_52 -> V_82 . V_83 . V_29 ;\r\nif ( V_29 & V_111 ) {\r\nV_106 = V_102 ;\r\nV_107 = V_103 ;\r\nV_108 = V_102 + V_94 * 2 ;\r\nV_109 = V_103 + V_95 * 2 ;\r\n} else {\r\nV_106 = V_96 + V_3 . V_71 [ V_71 ] . V_79 ;\r\nV_107 = V_97 + V_3 . V_71 [ V_71 ] . V_80 ;\r\nV_108 = V_106 + V_98 ;\r\nV_109 = V_107 + V_99 ;\r\n}\r\nfor ( V_68 = 0 ; V_68 < V_112 ; V_68 ++ ) {\r\nstruct V_69 * V_70 = & V_3 . V_71 [ V_68 ] ;\r\nint V_113 , V_114 ;\r\nint V_115 , V_116 ;\r\nint V_117 , V_118 ;\r\nint V_119 , V_120 ;\r\nunsigned long V_77 ;\r\nif ( ! ( V_3 . V_72 & ( 1 << V_68 ) ) ||\r\n( V_100 && V_68 != V_71 ) ) {\r\nV_3 . V_73 -> V_74 ( V_68 , 0 ) ;\r\ncontinue;\r\n}\r\nif ( V_68 == V_71 ) {\r\nV_113 = V_93 ;\r\nV_114 = V_41 ;\r\nV_115 = V_93 + V_94 ;\r\nV_116 = V_41 + V_95 ;\r\nV_119 = 0 ;\r\nV_120 = 0 ;\r\n} else {\r\nV_113 = V_102 - V_70 -> V_79 ;\r\nV_114 = V_103 - V_70 -> V_80 ;\r\nV_115 = V_104 - V_70 -> V_79 ;\r\nV_116 = V_105 - V_70 -> V_80 ;\r\nif ( V_113 >= V_70 -> V_42 || V_114 >= V_70 -> V_43 ||\r\nV_115 <= 0 || V_116 <= 0 ) {\r\nV_3 . V_73 -> V_74 ( V_68 , 0 ) ;\r\ncontinue;\r\n}\r\nV_119 = - V_113 ;\r\nV_120 = - V_114 ;\r\nif ( V_113 < 0 )\r\nV_113 = 0 ;\r\nif ( V_114 < 0 )\r\nV_114 = 0 ;\r\nif ( V_115 > V_70 -> V_42 )\r\nV_115 = V_70 -> V_42 ;\r\nif ( V_116 > V_70 -> V_43 )\r\nV_116 = V_70 -> V_43 ;\r\nif ( V_119 < 0 )\r\nV_119 = 0 ;\r\nif ( V_120 < 0 )\r\nV_120 = 0 ;\r\n}\r\nV_117 = V_115 - V_113 ;\r\nV_118 = V_116 - V_114 ;\r\nV_77 = V_70 -> V_77 + ( V_70 -> V_78 * V_114 + V_113 ) * V_70 -> V_101 / 8 ;\r\nif ( V_100 )\r\nV_117 = ( V_117 + 1 ) * V_101 / V_70 -> V_101 ;\r\n#ifdef F_40\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_6\r\nL_7 ,\r\nV_68 , V_77 , V_119 , V_120 , V_113 , V_114 , V_117 , V_118 ) ;\r\n#endif\r\nV_3 . V_73 -> V_75 ( V_68 ,\r\nV_76 , V_77 ,\r\nV_70 -> V_78 ,\r\nV_119 , V_120 , V_117 , V_118 ,\r\nV_70 -> V_27 ) ;\r\nV_3 . V_73 -> V_74 ( V_68 , 1 ) ;\r\n}\r\nswitch ( V_100 ) {\r\ncase V_121 :\r\nV_27 = V_122 ;\r\nV_94 = ( V_94 + 1 ) * 3 / 4 ;\r\nbreak;\r\ndefault:\r\nV_27 = V_86 ;\r\nbreak;\r\n}\r\nF_10 () ;\r\nif ( V_3 . V_123 == V_122 )\r\nF_12 () ;\r\nV_3 . V_123 = V_27 ;\r\nif ( V_29 & V_84 )\r\nF_15 ( V_103 , V_94 , V_95 ,\r\nV_3 . V_44 ,\r\nV_99 ,\r\nV_29 & V_85 ) ;\r\nelse\r\nF_17 () ;\r\nif ( ( V_108 - V_106 ) != ( V_104 - V_102 ) ||\r\n( V_109 - V_107 ) != ( V_105 - V_103 ) )\r\nV_110 = 1 ;\r\nV_28 = V_3 . V_87 && ! V_110 &&\r\n( V_106 == 0 ) && ( V_108 == V_3 . V_81 ) &&\r\n( V_107 == 0 ) && ( V_109 == V_3 . V_44 ) &&\r\n( V_102 == 0 ) && ( V_103 == 0 ) ;\r\nif ( V_3 . V_87 && ! V_110 && ! V_28 &&\r\nF_38 ( V_3 . V_124 , V_3 . V_125 ,\r\nV_106 , V_108 ) &&\r\nF_38 ( V_3 . V_126 , V_3 . V_127 ,\r\nV_107 , V_109 ) ) {\r\nF_14 ( 0 , 0 , V_3 . V_81 ,\r\nV_3 . V_44 ,\r\n0 , 0 , V_3 . V_81 ,\r\nV_3 . V_44 ,\r\nV_86 , 1 , V_29 ) ;\r\nV_3 . V_87 = 0 ;\r\n}\r\nif ( V_110 ) {\r\nV_3 . V_87 = 1 ;\r\nV_3 . V_124 = V_106 ;\r\nV_3 . V_125 = V_108 ;\r\nV_3 . V_126 = V_107 ;\r\nV_3 . V_127 = V_109 ;\r\n}\r\nF_14 ( V_102 , V_103 , V_104 , V_105 , V_106 , V_107 , V_108 , V_109 ,\r\nV_27 , V_28 , V_29 ) ;\r\nif ( V_28 )\r\nV_3 . V_87 = 0 ;\r\nV_3 . V_4 -> V_5 ( 16 ) ;\r\nV_3 . V_4 -> V_88 ( V_94 , V_95 , F_35 , V_52 ) ;\r\nreturn V_63 ;\r\n}\r\nstatic int F_41 ( struct V_51 * V_52 )\r\n{\r\nstruct V_128 * V_82 = & V_52 -> V_82 . V_83 ;\r\nint V_71 = V_82 -> V_71 ;\r\n#ifdef F_40\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_8\r\nL_9\r\nL_10 ,\r\nV_82 -> V_93 , V_82 -> V_41 , V_82 -> V_42 , V_82 -> V_43 ,\r\nV_82 -> V_129 , V_82 -> V_130 , V_82 -> V_131 , V_82 -> V_45 ,\r\nV_82 -> V_27 , V_82 -> V_29 , V_3 . V_72 ) ;\r\n#endif\r\nif ( V_82 -> V_29 & V_132 )\r\nF_13 () ;\r\nif ( ( V_3 . V_72 & V_3 . V_133 ) ||\r\n( V_3 . V_72 & V_3 . V_134 ) )\r\nreturn F_36 ( V_52 ) ;\r\nreturn F_39 ( V_52 , V_71 , V_82 -> V_93 , V_82 -> V_41 ,\r\nV_82 -> V_42 , V_82 -> V_43 ,\r\nV_82 -> V_129 , V_82 -> V_130 ,\r\nV_82 -> V_131 , V_82 -> V_45 ,\r\nV_82 -> V_27 , V_82 -> V_101 ) ;\r\n}\r\nstatic void F_42 ( void * V_2 )\r\n{\r\n}\r\nstatic void F_43 ( int V_135 ,\r\nstruct V_136 * V_137 ,\r\nstruct V_64 * V_138 )\r\n{\r\nstruct V_51 * V_52 ;\r\nint V_93 = V_137 -> V_93 ;\r\nint V_41 = V_137 -> V_41 ;\r\nint V_42 = V_137 -> V_42 ;\r\nint V_43 = V_137 -> V_43 ;\r\nint V_96 = V_137 -> V_129 ;\r\nint V_97 = V_137 -> V_130 ;\r\nint V_139 = V_137 -> V_131 ;\r\nint V_140 = V_137 -> V_45 ;\r\nint V_27 ;\r\nint V_101 ;\r\nint V_29 ;\r\nunsigned int V_141 = V_41 ;\r\nunsigned int V_142 = V_43 ;\r\nunsigned int V_143 = V_97 ;\r\nunsigned int V_144 = V_140 ;\r\nV_29 = V_137 -> V_145 & ~ V_146 ;\r\nV_27 = V_137 -> V_145 & V_146 ;\r\nswitch ( V_27 ) {\r\ncase V_121 :\r\nV_101 = 12 ;\r\nV_93 &= ~ 1 ;\r\nV_41 &= ~ 1 ;\r\nV_43 = V_142 = V_43 & ~ 1 ;\r\nV_42 = V_42 & ~ 3 ;\r\nbreak;\r\ndefault:\r\nV_101 = V_3 . V_71 [ V_135 ] . V_101 ;\r\nbreak;\r\n}\r\nif ( V_42 * V_43 * V_101 / 8 > V_3 . V_147 ) {\r\nV_142 = V_3 . V_147 / ( V_42 * V_101 / 8 ) ;\r\nV_144 = V_142 * V_140 / V_43 ;\r\nF_44 ( V_93 , V_141 , V_42 , V_142 , V_96 , V_143 ,\r\nV_139 , V_144 ) ;\r\nV_141 += V_142 ;\r\nV_143 += V_144 ;\r\nV_142 = V_43 - V_142 ;\r\nV_144 = V_140 - V_144 ;\r\nV_29 &= ~ V_84 ;\r\n}\r\nF_44 ( V_93 , V_141 , V_42 , V_142 , V_96 , V_143 ,\r\nV_139 , V_144 ) ;\r\n}\r\nstatic void F_45 ( void * V_2 )\r\n{\r\nif ( ! V_3 . V_148 )\r\nF_46 ( & V_3 . V_149 ,\r\nV_12 + V_150 ) ;\r\n}\r\nstatic void F_47 ( unsigned long V_151 )\r\n{\r\nF_48 ( V_152 ) ;\r\nstruct V_51 * V_153 ;\r\nstruct V_154 * V_71 ;\r\nV_71 = V_3 . V_14 -> V_155 [ 0 ] -> V_82 ;\r\nF_43 ( V_71 -> V_156 ,\r\n& V_3 . V_157 , & V_152 ) ;\r\nV_153 = F_24 ( V_152 . V_67 , struct V_51 , V_59 ) ;\r\nV_153 -> F_32 = F_45 ;\r\nV_153 -> V_61 = NULL ;\r\nF_33 ( & V_152 ) ;\r\n}\r\nint F_49 ( struct V_155 * V_158 ,\r\nstruct V_136 * V_137 ,\r\nvoid (* F_50)( void * V_151 ) ,\r\nvoid * V_159 )\r\n{\r\nF_48 ( V_152 ) ;\r\nstruct V_51 * V_153 ;\r\nstruct V_154 * V_71 = V_158 -> V_82 ;\r\nif ( F_51 ( V_3 . V_160 != V_161 ) )\r\nreturn - V_162 ;\r\nif ( F_51 ( ! V_3 . V_163 &&\r\n( V_137 -> V_145 & V_84 ) ) )\r\nreturn - V_162 ;\r\nF_43 ( V_71 -> V_156 , V_137 , & V_152 ) ;\r\nV_153 = F_24 ( V_152 . V_67 , struct V_51 , V_59 ) ;\r\nV_153 -> F_32 = F_50 ;\r\nV_153 -> V_61 = ( void * ) V_159 ;\r\nF_33 ( & V_152 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_52 ( void )\r\n{\r\nreturn F_49 ( V_3 . V_14 -> V_155 [ 0 ] ,\r\n& V_3 . V_157 , NULL , NULL ) ;\r\n}\r\nstatic int F_53 ( int V_71 , int V_164 ,\r\nunsigned long V_77 , int V_81 ,\r\nint V_79 , int V_80 , int V_42 , int V_43 ,\r\nint V_27 )\r\n{\r\nstruct V_69 * V_70 ;\r\n#ifdef F_40\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_11\r\nL_12 ,\r\nV_71 , V_164 , V_77 , V_81 ,\r\nV_79 , V_80 , V_42 , V_43 , V_27 ) ;\r\n#endif\r\nif ( ( unsigned ) V_71 > V_112 )\r\nreturn - V_162 ;\r\nV_70 = & V_3 . V_71 [ V_71 ] ;\r\nswitch ( V_27 ) {\r\ncase V_165 :\r\ncase V_166 :\r\nV_70 -> V_101 = 16 ;\r\nV_3 . V_133 &= ~ ( 1 << V_71 ) ;\r\nbreak;\r\ncase V_121 :\r\nV_70 -> V_101 = 12 ;\r\nV_3 . V_133 |= 1 << V_71 ;\r\nbreak;\r\ncase V_167 :\r\nV_70 -> V_101 = 16 ;\r\nV_3 . V_133 &= ~ ( 1 << V_71 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_162 ;\r\n}\r\nV_70 -> V_77 = V_77 ;\r\nV_70 -> V_79 = V_79 ;\r\nV_70 -> V_80 = V_80 ;\r\nV_70 -> V_42 = V_42 ;\r\nV_70 -> V_43 = V_43 ;\r\nV_70 -> V_78 = V_81 ;\r\nif ( ! V_70 -> V_131 )\r\nV_70 -> V_131 = V_42 ;\r\nif ( ! V_70 -> V_45 )\r\nV_70 -> V_45 = V_43 ;\r\nV_70 -> V_27 = V_27 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_54 ( int V_71 , int V_168 , int V_169 ,\r\nint V_170 , int V_171 )\r\n{\r\nstruct V_69 * V_70 = & V_3 . V_71 [ V_71 ] ;\r\nint V_172 ;\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_13 ,\r\nV_71 , V_168 , V_169 , V_170 , V_171 ) ;\r\nif ( ( unsigned ) V_71 > V_112 )\r\nreturn - V_173 ;\r\nV_172 = V_3 . V_73 -> V_174 ( V_71 , V_168 , V_169 , V_170 , V_171 ) ;\r\nif ( V_172 < 0 )\r\nreturn V_172 ;\r\nV_70 -> V_42 = V_168 ;\r\nV_70 -> V_43 = V_169 ;\r\nV_70 -> V_131 = V_170 ;\r\nV_70 -> V_45 = V_171 ;\r\nif ( V_168 == V_170 && V_169 == V_171 )\r\nV_3 . V_134 &= ~ ( 1 << V_71 ) ;\r\nelse\r\nV_3 . V_134 |= 1 << V_71 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_55 ( int V_175 )\r\n{\r\nT_2 V_176 ;\r\nV_176 = F_1 ( V_177 ) ;\r\nV_176 &= ~ 0x03 ;\r\nswitch ( V_175 ) {\r\ncase 0 :\r\nV_176 = V_176 | 0x00 ;\r\nbreak;\r\ncase 90 :\r\nV_176 = V_176 | 0x03 ;\r\nbreak;\r\ncase 180 :\r\nV_176 = V_176 | 0x02 ;\r\nbreak;\r\ncase 270 :\r\nV_176 = V_176 | 0x01 ;\r\nbreak;\r\ndefault:\r\nreturn - V_162 ;\r\n}\r\nF_2 ( V_177 , V_176 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_56 ( int V_71 , int V_178 )\r\n{\r\nif ( V_178 )\r\nV_3 . V_72 |= 1 << V_71 ;\r\nelse\r\nV_3 . V_72 &= ~ ( 1 << V_71 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_57 ( struct V_51 * V_52 )\r\n{\r\nF_32 ( V_52 -> V_82 . V_179 ) ;\r\nreturn V_180 ;\r\n}\r\nstatic void F_58 ( void )\r\n{\r\nF_48 ( V_152 ) ;\r\nstruct V_51 * V_52 ;\r\nstruct V_181 V_182 ;\r\nV_52 = F_18 () ;\r\nV_52 -> V_62 = F_57 ;\r\nV_52 -> F_32 = NULL ;\r\nF_59 ( & V_182 ) ;\r\nV_52 -> V_82 . V_179 = & V_182 ;\r\nF_60 ( & V_52 -> V_59 , & V_152 ) ;\r\nF_33 ( & V_152 ) ;\r\nF_61 ( & V_182 ) ;\r\n}\r\nstatic void F_62 ( struct V_183 * V_184 )\r\n{\r\nif ( V_3 . V_160 == V_161 ) {\r\nF_63 ( V_3 . V_14 , V_185 ) ;\r\n}\r\n}\r\nstatic int F_64 ( enum V_186 V_187 )\r\n{\r\nif ( F_51 ( V_187 != V_161 &&\r\nV_187 != V_188 &&\r\nV_187 != V_189 ) )\r\nreturn - V_162 ;\r\nif ( V_187 == V_3 . V_160 )\r\nreturn 0 ;\r\nF_65 ( V_3 . V_14 -> V_15 , L_14 ,\r\nV_187 == V_189 ? L_15 :\r\n( V_187 == V_188 ? L_16 : L_17 ) ) ;\r\nswitch ( V_3 . V_160 ) {\r\ncase V_161 :\r\nF_63 ( V_3 . V_14 , V_190 ) ;\r\nbreak;\r\ncase V_188 :\r\nV_3 . V_148 = 1 ;\r\nF_66 ( & V_3 . V_149 ) ;\r\nbreak;\r\ncase V_189 :\r\nbreak;\r\n}\r\nV_3 . V_160 = V_187 ;\r\nF_58 () ;\r\nV_3 . V_148 = 0 ;\r\nswitch ( V_187 ) {\r\ncase V_161 :\r\nF_63 ( V_3 . V_14 , V_185 ) ;\r\nbreak;\r\ncase V_188 :\r\nF_47 ( 0 ) ;\r\nbreak;\r\ncase V_189 :\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic enum V_186 F_67 ( void )\r\n{\r\nreturn V_3 . V_160 ;\r\n}\r\nstatic inline void F_68 ( const struct V_191 * V_192 )\r\n{\r\nV_3 . V_4 -> V_193 ( V_192 ) ;\r\n}\r\nstatic inline unsigned long F_69 ( unsigned long V_194 , int div )\r\n{\r\nint V_195 = V_3 . V_196 * div ;\r\nreturn ( V_194 + V_195 - 1 ) / V_195 * V_195 ;\r\n}\r\nstatic int F_70 ( unsigned long V_197 , int div )\r\n{\r\nstruct V_191 * V_192 ;\r\nunsigned long V_198 ;\r\nV_198 = 1000000000 / ( V_197 / 1000 ) ;\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_18 ,\r\nV_198 , V_3 . V_196 , div ) ;\r\nV_192 = & V_3 . V_199 ;\r\nmemset ( V_192 , 0 , sizeof( * V_192 ) ) ;\r\nV_192 -> V_200 = div ;\r\nV_192 -> V_201 = 0 ;\r\nV_192 -> V_202 = F_69 ( V_192 -> V_201 + 2000 , div ) ;\r\nV_192 -> V_203 = F_69 ( V_192 -> V_201 + 2000 , div ) ;\r\nV_192 -> V_204 = F_69 ( V_192 -> V_203 + 12200 , div ) ;\r\nV_192 -> V_205 = F_69 ( V_192 -> V_202 + 1000 , div ) ;\r\nV_192 -> V_206 = F_69 ( V_192 -> V_203 + 13000 , div ) ;\r\nV_192 -> V_207 = F_69 ( V_192 -> V_206 + 1000 , div ) ;\r\nV_192 -> V_208 = F_69 ( 2 * V_198 + 2000 , div ) ;\r\nif ( V_192 -> V_208 < V_192 -> V_205 )\r\nV_192 -> V_208 = V_192 -> V_205 ;\r\nV_192 -> V_209 = F_69 ( 2 * V_198 + 2000 , div ) ;\r\nif ( V_192 -> V_209 < V_192 -> V_206 )\r\nV_192 -> V_209 = V_192 -> V_206 ;\r\nV_192 -> V_210 = 0 ;\r\nF_37 ( V_3 . V_14 -> V_15 , L_19 ,\r\nV_192 -> V_201 , V_192 -> V_207 , V_192 -> V_203 , V_192 -> V_206 ) ;\r\nF_37 ( V_3 . V_14 -> V_15 , L_20 ,\r\nV_192 -> V_202 , V_192 -> V_205 , V_192 -> V_209 ,\r\nV_192 -> V_208 ) ;\r\nF_37 ( V_3 . V_14 -> V_15 , L_21 ,\r\nV_192 -> V_204 , V_192 -> V_210 ) ;\r\nreturn V_3 . V_4 -> V_211 ( V_192 ) ;\r\n}\r\nstatic int F_71 ( unsigned long V_197 , int div )\r\n{\r\nstruct V_191 * V_192 ;\r\nunsigned long V_198 ;\r\nV_198 = 1000000000 / ( V_197 / 1000 ) ;\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_18 ,\r\nV_198 , V_3 . V_196 , div ) ;\r\nV_192 = & V_3 . V_212 ;\r\nmemset ( V_192 , 0 , sizeof( * V_192 ) ) ;\r\nV_192 -> V_200 = div ;\r\nV_192 -> V_201 = 0 ;\r\nV_192 -> V_202 = F_69 ( V_192 -> V_201 + 2000 , div ) ;\r\nV_192 -> V_203 = F_69 ( V_192 -> V_201 + 2000 , div ) ;\r\nV_192 -> V_204 = F_69 ( V_192 -> V_203 + 4 * V_198 +\r\n26000 , div ) ;\r\nV_192 -> V_205 = F_69 ( V_192 -> V_202 + 1000 , div ) ;\r\nV_192 -> V_206 = F_69 ( V_192 -> V_203 + 4 * V_198 +\r\n26000 , div ) ;\r\nV_192 -> V_207 = F_69 ( V_192 -> V_206 + 1000 , div ) ;\r\nV_192 -> V_208 = F_69 ( 2 * V_198 + 2000 , div ) ;\r\nif ( V_192 -> V_208 < V_192 -> V_205 )\r\nV_192 -> V_208 = V_192 -> V_205 ;\r\nV_192 -> V_209 = F_69 ( 2000 + 4 * V_198 + 26000 , div ) ;\r\nif ( V_192 -> V_209 < V_192 -> V_206 )\r\nV_192 -> V_209 = V_192 -> V_206 ;\r\nV_192 -> V_210 = 0 ;\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_22 ,\r\nV_192 -> V_201 , V_192 -> V_207 , V_192 -> V_203 , V_192 -> V_206 ) ;\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_23 ,\r\nV_192 -> V_202 , V_192 -> V_205 , V_192 -> V_209 ,\r\nV_192 -> V_208 ) ;\r\nF_37 ( V_3 . V_14 -> V_15 , L_24 ,\r\nV_192 -> V_204 , V_192 -> V_210 ) ;\r\nreturn V_3 . V_4 -> V_211 ( V_192 ) ;\r\n}\r\nstatic int F_72 ( unsigned long V_197 , int * V_213 )\r\n{\r\nint V_214 ;\r\nint div ;\r\nV_3 . V_4 -> V_215 ( & V_3 . V_196 , & V_214 ) ;\r\nfor ( div = 1 ; div <= V_214 ; div ++ ) {\r\nif ( F_70 ( V_197 , div ) == 0 )\r\nbreak;\r\n}\r\nif ( div > V_214 ) {\r\nF_37 ( V_3 . V_14 -> V_15 , L_25 ) ;\r\ngoto V_216;\r\n}\r\n* V_213 = div ;\r\nfor ( div = 1 ; div <= V_214 ; div ++ ) {\r\nif ( F_71 ( V_197 , div ) == 0 )\r\nbreak;\r\n}\r\nif ( div > V_214 )\r\ngoto V_216;\r\nV_3 . V_217 = div ;\r\nreturn 0 ;\r\nV_216:\r\nF_7 ( V_3 . V_14 -> V_15 , L_26 ) ;\r\nreturn - 1 ;\r\n}\r\nstatic void F_73 ( unsigned long V_218 ,\r\nunsigned long * V_219 , unsigned long * V_220 )\r\n{\r\nint V_221 ;\r\nint V_222 = 0 , V_223 = 0 ;\r\nint V_224 ;\r\nV_221 = F_1 ( V_225 ) ;\r\nV_224 = ( ( V_221 >> 3 ) & 0x1f ) + 1 ;\r\nif ( ( V_221 & ( 0x3 << 1 ) ) == 0 ) {\r\nV_222 = ( F_1 ( V_226 ) & 0x3f ) + 1 ;\r\nV_223 = F_1 ( V_227 ) ;\r\nV_223 |= ( ( F_1 ( V_228 )\r\n& 0x0f ) << 11 ) ;\r\n* V_219 = V_218 * V_223 / V_222 ;\r\n} else\r\n* V_219 = V_218 ;\r\n* V_220 = * V_219 / V_224 ;\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_27 ,\r\nV_218 , V_221 & ( 0x3 << 1 ) , V_224 , V_222 , V_223 ) ;\r\nF_37 ( V_3 . V_14 -> V_15 , L_28 ,\r\n* V_219 , * V_220 ) ;\r\n}\r\nstatic int F_74 ( unsigned long V_220 , int V_229 )\r\n{\r\nint V_230 , V_231 ;\r\nint V_232 , V_233 ;\r\nint V_234 , V_235 ;\r\nint V_236 , V_237 ;\r\nint V_238 , V_239 ;\r\nint V_240 , V_241 ;\r\nT_1 V_47 ;\r\nV_234 = F_1 ( V_242 ) ;\r\nV_235 = F_1 ( V_243 ) ;\r\nV_238 = ! ( V_234 & 0x80 ) ;\r\nV_239 = ! ( V_235 & 0x80 ) ;\r\nV_234 = V_234 & 0x7f ;\r\nV_235 = V_235 & 0x3f ;\r\nV_230 = F_1 ( V_244 ) * 8 ;\r\nV_231 = F_1 ( V_245 ) +\r\n( ( F_1 ( V_246 ) & 0x3 ) << 8 ) ;\r\nV_232 = F_1 ( V_247 ) & 0x3f ;\r\nV_233 = F_1 ( V_248 ) ;\r\nV_3 . V_49 = V_3 . V_199 . V_208 ;\r\nif ( V_3 . V_4 -> V_249 != NULL ) {\r\nunsigned long V_250 ;\r\nunsigned long V_251 = V_3 . V_4 -> V_249 () ;\r\nF_37 ( V_3 . V_14 -> V_15 , L_29 ,\r\nV_251 ) ;\r\nV_250 = 1000000000 / ( V_251 / 1000 ) ;\r\nif ( V_3 . V_49 < V_250 )\r\nV_3 . V_49 = V_250 ;\r\n}\r\nV_3 . V_50 = ( V_230 + V_232 ) * 1000000 / ( V_220 / 1000 ) ;\r\nV_3 . V_50 *= 1000 ;\r\nif ( V_230 * V_3 . V_49 > V_3 . V_50 )\r\nV_240 = 1 ;\r\nelse\r\nV_240 = 0 ;\r\nif ( V_240 && ( V_238 || V_239 ) ) {\r\nV_241 = 1 ;\r\nV_238 = 0 ;\r\nV_239 = 0 ;\r\nV_236 = V_232 ;\r\nV_237 = V_233 ;\r\n} else {\r\nV_241 = 0 ;\r\nV_236 = V_234 ;\r\nV_237 = V_235 ;\r\nif ( ! V_240 ) {\r\nV_238 = 0 ;\r\nV_239 = 0 ;\r\n}\r\n}\r\nV_236 = V_236 * 1000000 / ( V_220 / 1000 ) ;\r\nV_236 *= 1000 ;\r\nV_237 = V_237 * ( V_230 + V_232 ) * 1000000 / ( V_220 / 1000 ) ;\r\nV_237 *= 1000 ;\r\nif ( V_237 <= V_236 )\r\nreturn - V_252 ;\r\nV_237 = V_236 * 12 / 10 ;\r\nif ( V_236 > 10000 )\r\nV_236 = 10000 ;\r\nV_47 = F_1 ( V_16 ) ;\r\nV_47 &= ~ 0x3 ;\r\nV_47 |= V_240 ? 1 : 0 ;\r\nV_47 |= ( V_241 && V_240 ) ? 0 : 2 ;\r\nF_2 ( V_16 , V_47 ) ;\r\nV_3 . V_48 = ! V_240 ;\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_30 ,\r\nV_220 , V_3 . V_49 , V_3 . V_50 ) ;\r\nF_37 ( V_3 . V_14 -> V_15 ,\r\nL_31 ,\r\nV_236 , V_237 , V_47 & 0x3 , ! V_240 ) ;\r\nreturn V_3 . V_4 -> F_74 ( 1 , V_236 , V_237 ,\r\nV_238 , V_239 ,\r\nV_229 ) ;\r\n}\r\nstatic void F_75 ( int V_71 , struct V_253 * V_254 )\r\n{\r\nV_3 . V_73 -> V_255 ( V_71 , V_254 ) ;\r\nV_254 -> V_256 |= V_257 |\r\nV_258 |\r\nV_259 |\r\nV_260 |\r\nV_261 ;\r\nif ( V_3 . V_163 )\r\nV_254 -> V_256 |= V_262 ;\r\nV_254 -> V_263 |= ( 1 << V_167 ) |\r\n( 1 << V_121 ) ;\r\n}\r\nstatic void F_76 ( const struct V_264 * V_265 , int V_266 )\r\n{\r\nint V_68 ;\r\nfor ( V_68 = 0 ; V_68 < V_266 ; V_68 ++ , V_265 ++ ) {\r\nint V_1 ;\r\nfor ( V_1 = V_265 -> V_267 ; V_1 <= V_265 -> V_268 ; V_1 += 2 )\r\nV_269 [ V_1 / 2 ] = F_1 ( V_1 ) ;\r\n}\r\n}\r\nstatic void F_77 ( const struct V_264 * V_265 , int V_266 )\r\n{\r\nint V_68 ;\r\nfor ( V_68 = 0 ; V_68 < V_266 ; V_68 ++ , V_265 ++ ) {\r\nint V_1 ;\r\nfor ( V_1 = V_265 -> V_267 ; V_1 <= V_265 -> V_268 ; V_1 += 2 )\r\nF_2 ( V_1 , V_269 [ V_1 / 2 ] ) ;\r\n}\r\n}\r\nstatic void F_78 ( void )\r\n{\r\nF_76 ( V_270 , F_79 ( V_270 ) ) ;\r\nF_76 ( V_271 , F_79 ( V_271 ) ) ;\r\n}\r\nstatic void F_80 ( void )\r\n{\r\nF_77 ( V_270 , F_79 ( V_270 ) ) ;\r\n}\r\nstatic void F_81 ( void )\r\n{\r\nF_77 ( V_271 , F_79 ( V_271 ) ) ;\r\n}\r\nstatic void F_82 ( void )\r\n{\r\nT_2 V_176 ;\r\nunsigned long V_10 ;\r\nif ( V_3 . V_123 ) {\r\nF_52 () ;\r\nF_58 () ;\r\n}\r\nV_3 . V_272 = V_3 . V_160 ;\r\nF_64 ( V_189 ) ;\r\nF_78 () ;\r\nF_9 () ;\r\nV_176 = F_1 ( V_273 ) ;\r\nV_176 |= 0x03 ;\r\nF_2 ( V_273 , V_176 ) ;\r\nV_10 = V_12 + F_5 ( 100 ) ;\r\nwhile ( ! ( F_1 ( V_274 ) & ( 1 << 1 ) ) ) {\r\nif ( F_6 ( V_12 , V_10 ) ) {\r\nF_7 ( V_3 . V_14 -> V_15 ,\r\nL_32 ) ;\r\nV_176 = F_1 ( V_274 ) ;\r\nV_176 &= ~ 0x03 ;\r\nV_176 |= 0x2 ;\r\nF_2 ( V_274 , V_176 ) ;\r\nbreak;\r\n}\r\nF_8 ( 1 ) ;\r\n}\r\nif ( V_3 . V_275 != NULL )\r\nV_3 . V_275 ( V_3 . V_14 -> V_15 ) ;\r\n}\r\nstatic void F_83 ( void )\r\n{\r\nT_2 V_176 ;\r\nif ( V_3 . V_276 != NULL )\r\nV_3 . V_276 ( V_3 . V_14 -> V_15 ) ;\r\nV_176 = F_1 ( V_273 ) ;\r\nV_176 &= ~ 0x03 ;\r\nF_2 ( V_273 , V_176 ) ;\r\nF_80 () ;\r\nV_176 = F_1 ( V_274 ) ;\r\nV_176 &= ~ 0x03 ;\r\nV_176 |= 0x1 ;\r\nF_2 ( V_274 , V_176 ) ;\r\nwhile ( ! ( F_1 ( V_226 ) & ( 1 << 7 ) ) )\r\nF_8 ( 1 ) ;\r\nF_3 () ;\r\nF_81 () ;\r\nF_2 ( V_277 , 0x01 ) ;\r\nF_64 ( V_3 . V_272 ) ;\r\nV_3 . V_87 = 1 ;\r\nF_52 () ;\r\nF_58 () ;\r\n}\r\nstatic int F_84 ( struct V_278 * V_14 , int V_279 ,\r\nstruct V_280 * V_281 )\r\n{\r\nint V_172 = 0 , V_68 ;\r\nT_1 V_282 , V_283 ;\r\nunsigned long V_218 ;\r\nint V_229 ;\r\nunsigned long V_219 , V_220 ;\r\nstruct V_284 * V_285 ;\r\nstruct V_286 * V_287 ;\r\nV_3 . V_14 = V_14 ;\r\nF_22 ( ! V_14 -> V_288 || ! V_14 -> V_73 ) ;\r\nV_3 . V_14 = V_14 ;\r\nV_3 . V_4 = V_14 -> V_288 ;\r\nV_3 . V_73 = V_14 -> V_73 ;\r\nV_285 = V_14 -> V_15 -> V_289 ;\r\nV_287 = V_285 -> V_290 ;\r\nif ( V_287 == NULL || V_287 -> V_291 == NULL ) {\r\nF_7 ( V_14 -> V_15 , L_33 ) ;\r\nV_172 = - V_292 ;\r\ngoto V_293;\r\n}\r\nV_3 . V_275 = V_287 -> V_275 ;\r\nV_3 . V_276 = V_287 -> V_276 ;\r\nF_85 ( & V_3 . V_56 ) ;\r\nif ( ( V_172 = V_3 . V_73 -> V_294 ( V_14 , 1 , V_281 ) ) < 0 )\r\ngoto V_293;\r\nif ( ( V_172 = V_3 . V_4 -> V_294 ( V_14 ) ) < 0 )\r\ngoto V_295;\r\nV_296 . V_297 = V_3 . V_73 -> V_297 ;\r\nV_296 . V_298 = V_3 . V_73 -> V_298 ;\r\nV_296 . V_299 = V_3 . V_73 -> V_299 ;\r\nV_296 . V_300 = V_3 . V_73 -> V_300 ;\r\nV_218 = V_287 -> V_291 ( V_14 -> V_15 ) ;\r\nif ( ( V_172 = F_72 ( V_218 , & V_229 ) ) < 0 )\r\ngoto V_301;\r\nF_68 ( & V_3 . V_199 ) ;\r\nif ( V_3 . V_276 != NULL )\r\nV_3 . V_276 ( V_14 -> V_15 ) ;\r\nF_73 ( V_218 , & V_219 , & V_220 ) ;\r\nif ( ( V_172 = F_72 ( V_219 , & V_229 ) ) < 0 )\r\ngoto V_301;\r\nF_68 ( & V_3 . V_199 ) ;\r\nif ( ! ( F_1 ( V_226 ) & 0x80 ) ) {\r\nF_7 ( V_14 -> V_15 ,\r\nL_34 ) ;\r\nV_172 = - V_173 ;\r\ngoto V_301;\r\n}\r\nif ( V_287 -> V_163 ) {\r\nif ( ( V_172 = F_74 ( V_220 , V_229 ) ) < 0 )\r\ngoto V_301;\r\nV_3 . V_163 = 1 ;\r\n}\r\nV_282 = F_1 ( V_302 ) ;\r\nV_283 = F_1 ( V_303 ) ;\r\nswitch ( V_282 & 0xfc ) {\r\ncase 0x9c :\r\nV_3 . V_32 = V_37 ;\r\nF_86 ( L_35\r\nL_36 , V_282 & 0x03 , V_283 & 0x07 ) ;\r\nbreak;\r\ncase 0xa4 :\r\nV_3 . V_32 = V_33 ;\r\nF_86 ( L_37\r\nL_36 , V_282 & 0x03 , V_283 & 0x07 ) ;\r\nbreak;\r\ndefault:\r\nF_7 ( V_14 -> V_15 , L_38 ,\r\nV_282 ) ;\r\nV_172 = - V_173 ;\r\ngoto V_301;\r\n}\r\nV_3 . V_147 = V_3 . V_4 -> V_147 ;\r\nV_3 . V_160 = V_189 ;\r\nV_3 . V_157 . V_93 = 0 ;\r\nV_3 . V_157 . V_41 = 0 ;\r\nV_3 . V_157 . V_42 = V_14 -> V_304 -> V_305 ;\r\nV_3 . V_157 . V_43 = V_14 -> V_304 -> V_306 ;\r\nV_3 . V_157 . V_129 = 0 ;\r\nV_3 . V_157 . V_130 = 0 ;\r\nV_3 . V_157 . V_131 = V_14 -> V_304 -> V_305 ;\r\nV_3 . V_157 . V_45 = V_14 -> V_304 -> V_306 ;\r\nV_3 . V_157 . V_145 = 0 ;\r\nV_3 . V_81 = V_14 -> V_304 -> V_305 ;\r\nV_3 . V_44 = V_14 -> V_304 -> V_306 ;\r\nF_87 ( & V_3 . V_149 ) ;\r\nV_3 . V_149 . V_307 = F_47 ;\r\nV_3 . V_149 . V_2 = 0 ;\r\nF_27 ( & V_3 . V_57 ) ;\r\nF_27 ( & V_3 . V_60 ) ;\r\nfor ( V_68 = 0 ; V_68 < F_79 ( V_3 . V_308 ) ; V_68 ++ )\r\nF_60 ( & V_3 . V_308 [ V_68 ] . V_59 , & V_3 . V_57 ) ;\r\nF_22 ( V_68 <= V_309 ) ;\r\nF_88 ( & V_3 . V_54 , V_68 - V_309 ) ;\r\nreturn 0 ;\r\nV_301:\r\nif ( V_3 . V_275 != NULL )\r\nV_3 . V_275 ( V_14 -> V_15 ) ;\r\nV_3 . V_4 -> V_310 () ;\r\nV_295:\r\nV_3 . V_73 -> V_310 () ;\r\nV_293:\r\nreturn V_172 ;\r\n}\r\nstatic void F_89 ( void )\r\n{\r\nF_64 ( V_189 ) ;\r\nV_3 . V_4 -> V_310 () ;\r\nV_3 . V_73 -> V_310 () ;\r\nif ( V_3 . V_275 != NULL )\r\nV_3 . V_275 ( V_3 . V_14 -> V_15 ) ;\r\n}
