[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of C1210C226K3PACTU production of KEMET ELECTRONICS from the text:1 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nBuilt Into TomorrowBenefits\n•\t −55°C\tto\t+85°C\toperating \ttemperature \trange\n• Lead (\nPb)-free, RoHS and REACH compliant\n• Temp\nerature stable dielectric\n• EIA 02\n01, 0402, 0603, 0805, 1206, 1210, and 1812 \ncase sizes\n•\t DC\tvol\ntage\trat\nings\tof\t4\tV,\t6.3\tV,\t10\tV,\t16\tV,\t25\tV,\t35\tV, \nan\nd\t50\tV\n•\t Ca\npacitance \toff\nerings\tran\nging\tfrom\t0.0\n1\tμF\tto\t100\tμF\n• Avai\nlable capacitance tolerances of ±10% and ±20%\n•\t Non-polar \tdev\nice,\tmini\nmizing\tins\ntallation\tcon\ncerns\n•\t 100%\tpur\ne\tmat\nte\ttin\n-plated\tter\nmination \tfini\nsh\tall\nowing \nfor excellent solderabilityApplications\nTypical\tapplications \tinclude\tdecoupling, \tbypass,\tand\t\nfiltering.Overview\nKEMET’s \tX5R\tdielectric \tfeatures\tan\t85°C\tmaximum \t\noperating \ttemperature \tand\tis\tconsidered \t“semi-s\ntable.”\t\nThe\tElectronics \tComponents, \tAssemblies \t&\tMaterials \t\nAssociation \t(EIA)\tcharacterizes \tX5R\tdielectric \tas\ta\tClass\t\nII\tmaterial. \tComponents \tof\tthis\tclassification \tare\tfixed,\t\nceramic dielectric capacitors suited for by\npass and \ndecoupling \tapplications \tor\tfor\tfrequency \tdiscriminating \tcircuits\twhere\tQ\tand\tstability\tof\tcapacitance \tcharacteristics \t\nare\tnot\tcritical.\tX5R\texhibits\ta\tpredictable \tchange\tin\t\ncapacitance \twith\trespect\tto\ttime\tand\tvoltage\tand\tboasts\ta\t\nminimal\tchange\tin\tcapacitance \twith\trefer\nence\tto\tambient\t\ntemperature. \tCapacitance \tchange\tis\tlimited\tto\t±15%\tfrom\t\n−55°C\tto\t+85°C.Surface\tMount\tMultilayer \tCeramic\tChip\tCapacitors \t(SMD\tMLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)\nOrdering Information\nC 1206 C 107 M 9 P A C TU\nCeramicCase Size \n(L" x W")Specification/\nSeriesCapacitance \nCode (pF)Capacitance \nToleranceRated\tVoltage\t\n(VDC)DielectricFailure Rate/\nDesignTermination \tFinish1Packaging/Grade \t\n(C–Spec)\n0201\n0402\n0603\n0805\n1206\n1210C = Standard Two \nsignificant \t\ndigi\nts\tand\t\nnumb\ner of \nzeros.K = ±10%\nM = ±20%7 = 49 = 6.38 = 104 = 163 = 256 = 355 = 50P = X5R A = N/A C = 100% matte Sn See \n"Packaging\n\t\nC-Sp\nec \nOrdering \t\nOpti\nons Table" \n1 Additional termination finish options may be available. Contact KEMET for details.\n\n2 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Packaging C-Spec Ordering Options Table\nPackaging Type1 Packaging/Grade  \nOrdering Code (C-Spec)\nBulk\tBag/Unmarked Not\trequired\t(Blank)\n7" Reel/Unmarked TU\n13" Reel/Unmarked7411 (EIA 0603 and smaller case sizes)\n7210\t(EIA\t0805\tand\tlarger\tcase\tsizes)\n7" Reel/Marked TM\n13" Reel/Marked7040 (EIA 0603)\n7215\t(EIA\t0805\tand\tlarger\tcase\tsizes)\n7"\tReel/Unmarked/2mm\tpitch27081\n13"\tReel/Unmarked/2mm\tpitch27082\n1 Default packaging is "Bulk Bag". An ordering code C-Spec is not required for "Bulk Bag" packaging.\n1 The terms "Marked" and "Unmarked" pertain to laser marking option of capacitors. All packaging options labeled as "Unmarked" will contain capacitors \nthat have not been laser marked. Please contact KEMET if you require a laser marked option. For more information see "Capacitor Marking".\n2 The 2 mm pitch option allows for double the packaging quantity of capacitors on a given reel size. This option is limited to EIA 0603 (1608 metric) case \nsize devices. For more information regarding 2 mm pitch option see "Tape & Reel Packaging Information".\nDimensions – Millimeters (Inches)\n L \n B  W\n ST\nEIA Size \nCodeMetric Size \nCodeL \nLengthW \nWidthT \nThicknessB \nBandwidthS\nSeparation \nMinimumMounting \nTechnique\n0201 06030.60 (0.024)  \n±0.03 (0.001)0.30 (0.012)  \n±0.03 (0.001)\nSee Table 2 for \nThickness0.15 (0.006)  \n±0.05 (0.002)N/ASolder\tReflow\t\nOnly04\n02110051.00 (0.040)  \n±0.05 (0.002)0.50 (0.020)  \n±0.05 (0.002)0.30 (0.012)  \n±0.10 (0.004)0.30 (0.012)\n0603216081.60 (0.063)  \n±0.15 (0.006)0.80 (0.032)  \n±0.15 (0.006)0.35 (0.014)  \n±0.15 (0.006)0.70 (0.028)\nSolder Wave or \nSolder\tRefl\now0805 20122.00 (0.079)  \n±0.20 (0.008)1.25 (0.049)  \n±0.20 (0.008)0.50 (0.02)  \n±0.25 (0.010)0.75 (0.030)\n1206332163.20 (0.126)  \n±0.20 (0.008)1.60 (0.063)  \n±0.20 (0.008)0.50 (0.02)  \n±0.25 (0.010)N/A\n1210432253.20 (0.126)  \n±0.20 (0.008)2.50 (0.098)  \n±0.20 (0.008)0.50 (0.02)  \n±0.25 (0.010)Solder\tReflow\t\nOnly\n1 For capacitance values ≥ 4.7 µF add 0.15 (0.006) to the width and length tolerance dimensions.\n2 For capacitance values ≥ 10 µF add 0.05 (0.002) to the length and width tolerance dimension.\n3 For capacitance values ≥ 22 µF add 0.10 (0.004) to the positive bandwidth tolerance dimension.\n4 For capacitance values ≥ 22 µF add 0.10 (0.004) to the length and width tolerance dimension and add 0.15 (0.006) to the positive bandwidth tolerance dimension. \nFor capacitance value 4.7 µF (≤ 25 V) and 10 µF (50 V and 25 V) add 0.20 (0.008) to length tolerance dimension and 0.10 (0.004) to width tolerance dimension.\n3 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Qualification/Certification\nCommercial \tGrade\tproducts \tare\tsubject\tto\tinternal\tqualification. \tDetails\tregarding \ttest\tmethods \tand\tconditions \tare\t\nreferenced \tin\tTable\t4,\tPerformance \t&\tReliability.\nEnvironmental Compliance\nLead\t(Pb)-free, \tRoHS,\tand\tREACH\tcompliant \twithout\texemptions.\nElectrical Parameters/Characteristics\nItem Parameters/Characteristics\nOperating \tTemperature \tRange −55° C\tto\t+85 °C\t\t\nCapa\ncitance\tCha\nnge\twit\nh\tRef\nerence\tto \n+\n25°C\tand\t0\tVdc\tApp\nlied\t(TC\nC)±15%\n1Aging\tRate\t(Maximum \t%\tCapacitance \tLoss/Decade \tHour) 5.0%\n2Dielectric \tWithstanding \tVoltage\t(DWV)250%\tof\trated\tvoltage \n(5\t±1\tseconds \tand\tcharge/discharge \tnot\texceeding \t50mA)\n3Dissipation \tFactor\t(DF)\tMaximum \tLimit\tat\t25°C See Di ssipation Factor Limit Table\n4Insulation \tResistance \t(IR)\tMinimum \tLimit\tat\t25°CSee Insulation Resistance Limit Table \n(Rated\tvoltage\tapplied\tfor\t120\t±5\tseconds \tat\t25°C)\n1 Regarding Aging Rate: Capacitance measurements (including tolerance) are indexed to a referee time of 48 or 1,000 hours. Please refer to a part \nnumber specific datasheet for referee time details. \n2 DWV is the voltage a capacitor can withstand (survive) for a short period of time. It exceeds the nominal and continuous working voltage of the \ncapacitor.\n3 See part number specification sheet for frequency and voltage for Capacitance, Dissipation Factor, and TCC measurement conditions.\n4 To obtain IR limit, divide MΩ-µF value by the capacitance and compare to GΩ limit. Select the lower of the two limits.\nNote: When measuring capacitance it is important to ensure the set voltage level is held constant. The HP4284 and Agilent E4980 have a feature known \nas Automatic Level Control (ALC). The ALC feature should be switched to "ON."\n4 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Post Environmental Limits\nHigh Temperature Life, Biased Humidity, Moisture Resistance\nDielectricRated DC\nVoltageCapacitance\nValueDissipation Factor \n(Maximum %) Capacitance\nShift\tInsulation \nResistance\nX5R> 25< 1.0 µF 7.5\n±20%10% of Initial \nLimit≥\t1.0\tµF 20\n.0\n251< 2.2 µF 7.5\n≥\t2.2\tµF 20\n.0\n< 25< 0.56 µF 7.5\n≥\t0.5\n6\tµF 20\n.0\n1 For 0603 Capacitance value 1.0 µF (25 V) DF is 20% \nFor 0402 Capacitance values 0.22 µF and 0.47 µF (6.3 V and 4 V) DF is 20%\nDissipation Factor Limit Table\nRated  \nDC VoltageCapacitanceDissipation Factor\n(Maximum %) \n> 25< 1.0 µF 5.0\n≥\t1.0\tµF 10\n.0\n251< 2.2 µF 5.0\n≥\t2.2\tµF 10\n.0\n< 25< 0.56 µF 5.0\n≥\t0.5\n6\tµF 10\n.0\n1 For 0603 Capacitance value 1.0 µF (25 V) DF is 10% \nFor 0402 Capacitance values 0.22 µF and 0.47 µF (6.3 V and 4 V) DF is 10%\nInsulation Resistance Limit Table\nEIA Case Size1,000 Megohm \nMicrofarads or 100 GΩ500 Megohm \nMicrofarads or 10 GΩ100 Megohm \nMicrofarads\n0201 N/A ALL N/A\n0402 < .012 µF ≥\t.01\n2\tµF\t<\t1.0\tµF ≥\t1.0\tµF\n06\n03 < .047 µF ≥\t.04\n7\tµf\t<\t1.0\tµF ≥\t1.0\tµF\n08\n05 <  0.15 µF ≥\t0.1\n5\tµF\t<\t1.0\tµF ≥\t1.0\tµF\n12\n06 < 0.47 µF ≥\t0.4\n7\tµF\t<\t1.0\tµF ≥\t1.0\tµF\n12\n10 < 0.39 µF ≥\t0.3\n9\tµF\t<\t1.0\tµF ≥\t1.0\tµF\n18\n12 < 2.2 µF ≥\t2.2\tµF N/A\n5 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Table 1A – Capacitance Range/Selection Waterfall (0201 – 0805 Case Sizes)\nCapacitanceCapacitance \nCodeCase Size/\nSeriesC0201C C0402C C0603C C0805C\nVoltage Code 7 9 8 4 7 9 8 4 3 5 7 9 8 4 3 5 7 9 8 4 3 5\nRated Voltage (VDC)\n4\n6.3\n10\n16\n4\n6.3\n10\n16\n25\n50\n4\n6.3\n10\n16\n25\n50\n4\n6.3\n10\n16\n25\n50\nCapacitance\nToleranceProduct Availability and Chip Thickness Codes – See Table 2 for Chip Thickness Dimensions\n10,000 pF 103 K M AB AB AB AB BB BB BB BB\n12,000 pF 123 K M BB BB BB BB\n15,000 pF 153 K M BB BB BB BB\n18,000 pF 183 K M BB BB BB BB\n22,000 pF 223 K M BB BB BB BB\n27,000 pF 273 K M BB BB BB BB\n33,000 pF 333 K M BB BB BB BB\n39,000 pF 393 K M BB BB BB BB\n47,000 pF 473 K M BB BB BB BB\n56,000 pF 563 K M BB BB BB BB\n68,000 pF 683 K M BB BB BB BB\n82,000 pF 823 K M BB BB BB BB\n0.10 µF 104 K M AB AB BB BB BB BB BB CG CG CG CG CG\n0.22 µF 224 K M BB BB CG CG CG CG\n0.27 µF 274 K M CG CG CG CG\n0.33 µF 334 K M CG CG CG CG\n0.39 µF 394 K M CG CG CG CG\n0.47 µF 474 K M BB BB CG CG CG CG CG DG DG DG DG DG\n0.56 µF 564 K M CG CG CG CG DP DP DP DP DP\n0.68 µF 684 K M CG CG CG CG DP DP DP DP DE\n0.82 µF 824 K M CG CG CG CG DF DF DF DF DF\n1.0 µF 105 K M BB BB BB BB CG CG CG CG CJ DP DP DP DP DG DH\n1.2 µF 125 K M DN DN DN DN\n1.5 µF 155 K M DN DN DN DN\n1.8 µF 185 K M DP DP DP DP\n2.2 µF 225 K M BB BB BB¹ CG CG CG CG DG DG DG DG DH\n2.7 µF 275 K M DL DL DL DL\n3.3 µF 335 K M BB¹ CG CG DL DL DL DG\n3.9 µF 395 K M DG DG DG DG\n4.7 µF 475 K M BE¹ BE¹ CG CG CG DG DG DG DG DG\n5.6 µF 565 K M DG DG DG\n6.8 µF 685 K M DG DG DG\n10 µF 106 BF¹ BF¹ CG¹ CG¹ CK¹ DU DU DU DU DH\n22 µF 226 CK¹ CK¹ DG DG DH¹\n47 µF 476 DH¹ DH¹\nCapacitanceCapacitance\nCodeRated Voltage (VDC)\n4\n6.3\n10\n16\n4\n6.3\n10\n16\n25\n50\n4\n6.3\n10\n16\n25\n50\n4\n6.3\n10\n16\n25\n50\nVoltage Code 7 9 8 4 7 9 8 3 5 4 7 9 8 4 3 5 7 9 8 4 3 5\nCase Size/Series C0201C C0402C C0603C C0805C\nxx¹ Available only in M tolerance.\n6 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Table 1B – Capacitance Range/Selection Waterfall (1206 – 1812 Case Sizes)\nCapacitanceCapacitance \nCodeCase Size/\nSeriesC1206C C1210C C1812C\nVoltage Code 9 8 4 3 1 9 8 4 3 6 5 3 6 5\nRated Voltage (VDC)\n6.3\n10\n16\n25\n50\n6.3\n10\n16\n25\n35\n50\n25\n35\n50\nCap Tolerance Product Availability and Chip Thickness Codes – See Table 2 for Chip Thickness Dimensions\n0.27 µF 274 K M EB EB EB EB\n0.33 µF 334 K M EB EB EB EB\n0.39 µF 394 K M EB EB EB EB FD FD FD FD FD FD\n0.47 µF 474 K M EC EC EC EC FD FD FD FD FD FD\n0.56 µF 564 K M ED ED ED ED FD FD FD FD FD FD\n0.68 µF 684 K M EE EE EE EE FD FD FD FD FD FD\n0.82 µF 824 K M EF EF EF EF FF FF FF FF FF FF\n1.0 µF 105 K M EP EP EP EP FH FH FH FH FH FH\n1.2 µF 125 K M EC EC EC EC FD FD FD FD\n1.5 µF 155 K M EC EC EC EC FD FD FD FD\n1.8 µF 185 K M EC EC EC EC FD FD FD FD\n2.2 µF 225 K M EC EC EC EC FJ FJ FJ FJ\n2.7 µF 275 K M EF EF EF EF FG FG FG FG\n3.3 µF 335 K M EH EH EH EH FH FH FH FH\n3.9 µF 395 K M ED ED ED ED FJ FJ FJ FJ\n4.7 µF 475 K M EH EH EH EH EH FT FT FT FT\n5.6 µF 565 K M EK EK EH FG FG FG FE\n6.8 µF 685 K M EK EK EH FJ FJ FJ FJ\n8.2 µF 825 K M ED ED EH FK FK FK FG\n10 µF 106 K M EH EH EH EH FT FT FT FT FT FS GK\n12 µF 126 K M FD FD FG\n15 µF 156 K M FF FF FG\n18 µF 186 K M FG FG FH\n22 µF 226 K M EH EH¹ EH¹ FS FS FS FS\n47 µF 476 K M EH¹ EH¹ FS¹ FS¹ FS¹\n100 µF 107 K M EH¹ FS¹ FS¹ FS¹\nCapacitanceCapacitance\nCodeRated Voltage (VDC)\n6.3\n10\n16\n25\n50\n6.3\n10\n16\n25\n35\n50\n25\n35\n50\nVoltage Code 9 8 4 3 1 9 8 4 3 6 5 3 6 5\nCase Size/Series C1206C C1210C C1812C\nxx¹ Available only in M tolerance.\n7 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Table 2A – Chip Thickness/Tape & Reel Packaging Quantities\nThickness  \nCode Case  \nSize1Thickness ± \nRange (mm)Paper Quantity1Plastic Quantity\n7" Reel 13" Reel 7" Reel 13" Reel\nAB 0201 0.30 ± 0.03 15,000 0 0 0 \nBB 0402 0.50 ± 0.05 10,000 50,000 0 0 \nBE 0402 0.50 ± 0.15 10,000 40,000 0 0 \nBF 0402 0.50 ± 0.20 10,000 40,000 0 0 \nCG 0603 0.80 ± 0.07 4,000 15,000 0 0 \nCK 0603 0.80 ± 0.07 4,000 15,000 0 0 \nCJ 0603 0.80 ± 0.07 4,000 15,000 0 0 \nDN 0805 0.78 ± 0.10 4,000 15,000 0 0 \nDP 0805 0.90 ± 0.10 4,000 15,000 0 0 \nDL 0805 0.95 ± 0.10 0 0 4,000 10,000 \nDE 0805 1.00 ± 0.10 0 0 2,500 10,000 \nDF 0805 1.10 ± 0.10 0 0 2,500 10,000 \nDG 0805 1.25 ± 0.15 0 0 2,500 10,000 \nDU 0805 1.25 ± 0.15* 0 0 3,000 10,000 \nDH 0805 1.25 ± 0.20 0 0 2,500 10,000 \nEB 1206 0.78 ± 0.10 0 0 4,000 10,000 \nEK 1206 0.80 ± 0.10 0 0 2,000 8,000 \nEC 1206 0.90 ± 0.10 0 0 4,000 10,000 \nED 1206 1.00 ± 0.10 0 0 2,500 10,000 \nEE 1206 1.10 ± 0.10 0 0 2,500 10,000 \nEF 1206 1.20 ± 0.15 0 0 2,500 10,000 \nEP 1206 1.20 ± 0.20 0 0 2,500 10,000 \nEH 1206 1.60 ± 0.20 0 0 2,000 8,000 \nFD 1210 0.95 ± 0.10 0 0 4,000 10,000 \nFE 1210 1.00 ± 0.10 0 0 2,500 10,000 \nFF 1210 1.10 ± 0.10 0 0 2,500 10,000 \nFG 1210 1.25 ± 0.15 0 0 2,500 10,000 \nFH 1210 1.55 ± 0.15 0 0 2,000 8,000 \nFJ 1210 1.85 ± 0.20 0 0 2,000 8,000 \nFT 1210 1.90 ± 0.20 0 0 2,000 8,000 \nFK 1210 2.10 ± 0.20 0 0 2,000 8,000 \nFS 1210 2.50 ± 0.30 0 0 1,000 4,000\nGK 1812 1.60 ± 0.20 0 0 1,000 4,000\nThickness  \nCode Case  \nSize1Thickness ± \nRange (mm)7" Reel 13" Reel 7" Reel 13" Reel\nPaper Quantity1Plastic Quantity\nPackage quantity based on finished chip thickness specifications.\n1 If ordering using the 2 mm Tape and Reel pitch option, the packaging quantity outlined in the table above will be doubled. This option is limited to EIA \n0603 (1608 metric) case size devices. For more information regarding 2 mm pitch option see “Tape & Reel Packaging Information”.\n8 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Table 2B – Bulk Packaging Quantities\nPackaging TypeLoose Packaging\nBulk\tBag\t(de\nfault)\nPackaging \tC-Sp ec1N/A2\nCase Size Packaging Quantities (pieces/unit packaging)\nEIA (in) Metric (mm) Minimum Maximum\n0402 1005\n150,0000603 1608\n0805 2012\n1206 3216\n1210 3225\n1808 4520\n20,0001812 4532\n1825 4564\n2220 5650\n2225 5664\n1 The "Packaging C-Spec" is a 4 to 8 digit code which identifies the packaging type and/or product grade. When ordering, the proper code must be \nincluded in the 15th through 22nd character positions of the ordering code. See "Ordering Information" section of this document for further details. \nCommercial Grade product ordered without a packaging C-Spec will default to our standard "Bulk Bag" packaging. Contact KEMET if you require a bulk bag packaging option for Automotive Grade products.\n2 A packaging C-Spec (see note 1 above) is not required for "Bulk Bag" packaging (excluding Anti-Static Bulk Bag and Automotive Grade products). The \n15th through 22nd character positions of the ordering code should be left blank. All product ordered without a packaging C-Spec will default to our standard "Bulk Bag" packaging.\n9 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Table 3 – Chip Capacitor Land Pattern Design Recommendations per IPC–7351\nEIA \nSize \nCode Metric \nSize \nCodeDensity Level A:  \nMaximum (Most) \nLand Protrusion (mm)Density Level B:  \nMedian (Nominal)  \nLand Protrusion (mm)Density Level C:  \nMinimum (Least) \nLand Protrusion (mm)\nC Y X V1 V2 C Y X V1 V2 C Y X V1 V2\n0201 0603 0.38 0.56 0.52 1.80 1.00 0.33 0.46 0.42 1.50 0.80 0.28 0.36 0.32 1.20 0.60\n0402 1005 0.50 0.72 0.72 2.20 1.20 0.45 0.62 0.62 1.90 1.00 0.40 0.52 0.52 1.60 0.80\n0603 1608 0.90 1.15 1.10 4.00 2.10 0.80 0.95 1.00 3.10 1.50 0.60 0.75 0.90 2.40 1.20\n0805 2012 1.00 1.35 1.55 4.40 2.60 0.90 1.15 1.45 3.50 2.00 0.75 0.95 1.35 2.80 1.70\n1206 3216 1.60 1.35 1.90 5.60 2.90 1.50 1.15 1.80 4.70 2.30 1.40 0.95 1.70 4.00 2.00\n1210 3225 1.60 1.35 2.80 5.65 3.80 1.50 1.15 2.70 4.70 3.20 1.40 0.95 2.60 4.00 2.90\n121013225 1.50 1.60 2.90 5.60 3.90 1.40 1.40 2.80 4.70 3.30 1.30 1.20 2.70 4.00 3.00\n1 Only for capacitance values ≥ 22 µF\nDensity Level A: For low-density product applications. Recommended for wave solder applications and provides a wider process window for reflow \nsolder processes. KEMET only recommends wave soldering of EIA 0603, 0805 and 1206 case sizes.Density Level B: For products with a moderate level of component density. Provides a robust solder attachment condition for reflow solder processes.Density Level C: For high component density product applications. Before adapting the minimum land pattern variations the user should perform qualification testing based on the conditions outlined in IPC Standard 7351 (IPC–7351).\nImage below based on Density Level B for an EIA 1210 case size.\nY\nC CX XV1\nV2\nGrid Placement CourtyardY\n10 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Soldering Process\nRecommended Soldering Technique:\n\t •\tSol\nder\twav\ne\tor\tsol\nder\trefl\now\tfor\tEIA\tcas\ne\tsiz\nes\t060\n3,\t080\n5\tand\t120\n6\n\t •\tAll\tothe\nr\tEIA\tcas\ne\tsiz\nes\tare\tlimi\nted\tto\tsold\ner\trefl\now\tonly\nRecommended Reflow Soldering Pr\nofile:\nKEMET’s \tfamilies\tof\tsurface\tmount\tmultilayer \tceramic\tcapacitors \t(SMD\tMLCCs)\tare\tcompatible \twith\twave\t(single\tor\tdual),\t\nconvection, \tIR\tor\tvapor\tphase\treflow\ttechniques. \tPreheating \tof\tthese\tcomponents \tis\trecommended \tto\tavoid\textreme\tthermal\t\nstress.\tKEMET’s \trecommended \tprofile\tconditions \tfor\tconvection \tand\tIR\treflow\treflect\tthe\tprofile\tconditions \tof\tthe\tIPC/ \nJ-STD-020 \tstandard \tfor\tmoisture \tsensitivity \ttesting.\tThese\tdevices\tcan\tsafely\twithstand \ta\tmaximum \tof\tthree\treflow\tpasses\t\nat\tthese\tconditions.\nProfile FeatureTermination Finish\nSnPb 100% Matte Sn\nPreheat/Soak\nTemperature Minimum (TSmin) 100°C 150°C\nTemperature Maximum (TSmax) 150°C 200°C\nTime (tS) from TSmin to TSmax60 – 120 seconds 60 – 120 seconds\nRamp-Up Rate (TL to TP)3°C/second \t\nmaximum3°C/second \t\nmaximum\nLiquidous \tTem\nperature \t(TL) 183°C 217°C\nTime\tAbo\nve\tLiq\nuidous\t(tL) 60 – 150 seconds 60 – 150 seconds\nPeak Temperature (TP) 235°C 260°C\nTime\tWit\nhin\t5°C\tof\tMax\nimum\t\nPeak T\nemperature (tP)20 seconds \nmaximum30 seconds \nmaximum\nRamp-Down Rate (TP to TL)6°C/second \t\nmaximum6°C/second \t\nmaximum\nTime\t25°C\tto\tPeak\t\nTemp\nerature6 minutes  \nmaximum8 minutes  \nmaximum\nNote 1: All temperatures refer to the center of the package, measured on the \ncapacitor body surface that is facing up during assembly reflow.TimeTemperature Tsmin\n25TsmaxTLTPMaximum Ramp-up Rate = 3°C/second\nMaximum Ramp-down Rate = 6°C/secondtP\ntL\nts\n25°C to Peak\n11 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Table 4 – Performance & Reliability: Test Methods and Conditions\nStress Reference Test or Inspection Method\nTerminal \tStrength JIS –C–6429 Appendix \t1,\tNot e:\tFor ce\tof\t1.8\tkg\tfor\t60\tsec onds.\nBoard Flex JIS–C–6429Appendix 2, Note: Standard termination system – 2.0 mm (minimum) for all except 3 mm for \nC0G.\tFlexible\ttermination \tsystem\t–\t3.0\tmm\t(minimum).\nSolde\nrability J–STD–002Magnification \t50\tX.\tCon\nditions:\n\t\t\t\t\t\t\t\t\t\ta)\tMet\nhod\tB,\t4\thou\nrs\tat\t155\n°C,\tdry\thea\nt\tat\t235\n°C\n\t\t\t\t\t\t\t\t\t\tb)\tMet\nhod\tB\tat\t215\n°C\tcat\negory\t3\n\t\t\t\t\t\t\t\t\t\tc)\tMet\nhod\tD,\tcat\negory\t3\tat\t260\n°C\nTemperature \tCyc\nling JESD22 \tMet\nhod\tJA–\n104 1,000 \tCyc\nles\t(−5\n5°C\tto\t+12\n5°C).\tMea\nsurement \tat\t24\thou\nrs\t+/−\t4\thou\nrs\taft\ner\ttes\nt\tcon\nclusion.\nBiased HumidityMIL–STD–202 \tMet\nhod\t\n103Load\tHumidity:\t1,000\thours\t85°C/85%\tRH\tand\trated\tvoltage.\tAdd\t100\tK\tohm\tresistor.\t\nMeasurement\tat\t24\thours\t+/−\t4\thours\tafter\ttest\tconclusion.\nLow\tVolt\tHumidity:\t1,000\thours\t85°C/85%\tRH\tand\t1.5\tV.\tAdd\t100\tK\tohm\tresistor.\t\nMeasurement\tat\t24\thours\t+/−\t4\thours\tafter\ttest\tconclusion.\nMoisture ResistanceMIL–STD–202\tMethod\t\n106t\t=\t24\thours/cycle.\tSteps\t7a\tand\t7b\tnot\trequired.\t\nMeasurement\tat\t24\thours\t+/−\t4\thours\tafter\ttest\tconclusion.\nThermal\tShockMIL–STD–202\tMethod\t\n107−55°C/+125°C.\tNote:\tNumber\tof\tcycles\trequired\t–\t300.\tMaximum\ttransfer\ttime\t–\t20\t\nseconds. Dwell time – 15 minutes. Air – Air.\nHigh\tTemperature \tLifeMIL–\nSTD–202 \tMet\nhod\t\n108\n/E\nIA–1981,000\thou\nrs\tat\t85°\nC\twit\nh\t2\tX\trat\ned\tvol\ntage\tapp\nlied\texc\nluding\tthe\tfol\nlowing:\nCase Size Capacitance Applied Voltage\n0402 ≥\t0.2 2\tµF\n1.5\n X0603 ≥\t1.0\tµF\n08\n05 ≥\t4.7\tµF\n12\n06 ≥\t2.2\tµF\n12\n10 ≥\t10\tµF\nSt\norage\tLif\neMIL–STD–202\tMethod\t\n108150°C,\t0\tVDC\tfor\t1,000\thours.\nVibra\ntionMIL–STD–202 \tMet\nhod\t\n2045\tg\'s\tfor\t20\tmin\nutes,\t12\tcyc\nles\teac\nh\tof\t3\tori\nentations. \tNot\ne:\tUse\t8"\tX\t5"\tPCB\t0.0\n31"\tthi\nck\t\n7\tsec\nure\tpoi\nnts\ton\tone\tlon\ng\tsid\ne\tand\t2\tsec\nure\tpoi\nnts\tat\tcor\nners\tof\topp\nosite\tsid\nes.\tPar\nts\t\nmounted\twithin\t2"\tfrom\tany\tsecure\tpoint.\tTest\tfrom\t10\t–\t2,000\tHz\nMechanical \tShockMIL–STD–202\tMethod\t\n213Figure\t1\tof\tMethod\t213,\tCondition \tF.\nResi\nstance to SolventsMIL–STD–202\tMethod\t\n215Add\taqueous \twash\tchemical, \tOKEM\tClean\tor\tequivalent.\nStorage and Handling\nCeramic\tchip\tcapacitors \tshould\tbe\tstored\tin\tnormal\tworking\tenvironments. \tWhile\tthe\tchips\tthemselves \tare\tquite\trobust\tin\t\nother\tenvironments, \tsolderability \twill\tbe\tdegraded \tby\texposure \tto\thigh\ttemperatures, \thigh\thumidity, \tcorrosive \tatmospheres, \t\nand\tlong\tterm\tstorage.\tIn\taddition, \tpackaging \tmaterials \twill\tbe\tdegraded \tby\thigh\ttemperature–r\neels\tmay\tsoften\tor\twarp\t\nand\ttape\tpeel\tforce\tmay\tincrease. \tKEMET\trecommends \tthat\tmaximum \tstorage\ttemperature \tnot\texceed\t40ºC\tand\tmaximum \t\nstorage\thumidity \tnot\texceed\t70%\trelative\thumidity. \tTemperature \tfluctuations \tshould\tbe\tminimized \tto\tavoid\tcondensation \ton\t\nthe\tparts\tand\tatmospheres \tshould\tbe\tfree\tof\tchlorine\tand\tsulfur\tbearing\tcompounds. \tFor\toptimized \tsolderability \tchip\tstock\t\nshould\tbe\tused\tpromptly, \tprefer\nably\twithin\t1.5\tyears\tof\treceipt.\n12 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Construction (Typical)\nDielectric \nMaterial (BaTiO3)Detailed Cross Section\nBarrier Layer\n(Ni)\nInner Electrodes\n(Ni)Barrier Layer\n(Ni)\nInner Electrodes\n(Ni)Dielectric Material \n(BaTiO3)\nTermination \nFinish\n(100% Matte Sn)Termination \nFinish\n(100% Matte Sn)End Termination/\nExternal Electrode \n(Cu)\nEnd Termination/\nExternal Electrode \n(Cu)\n13 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)These\tsurface\tmount\tmultilayer\tceramic\tcapacitors\tare\t\nnormally\tsupplied\tunmarked.\tIf\trequired,\tthey\tcan\tbe\tmarked\tas\tan\textra\tcost\toption.\tMarking\tis\tavailable\ton\tmost\tKEMET\tdevices,\tbut\tmust\tbe\trequested\tusing\tthe\tcorrect\tordering\tcode\tidentifi \ter(s).\tIf\tthis\toption\tis\trequested,\ttwo\tsides\tof\tthe\tceramic\tbody\twill\tbe\tlaser\tmarked\twith\ta\t“K”\tto\tidentify\tKEMET,\tfollowed\tby\ttwo\tcharacters\t(per\tEIA–198\t-\tsee\ttable\tbelow)\tto\tidentify\tthe\tcapacitance value. EIA 0603 case size devices are limited to\tthe\t“K”\tcharacter\tonly.\nLaser\tmarking\toption\tis\tnot  available on:\n•\t C0G,\tultra\tstable\tX8R\tand\tY5V\tdielectric\tdevices.\t\n• EIA 0402 case size devices. •\t EIA\t0603\tcase\tsize\tdevices\twith\tfl \texible\ttermination\t\noption.\n•\t KPS\tcommercial\tand\tautomotive\tgrade\tstacked\t\ndevices.\n• X7R dielectric products in capacitance values outlined \nbelow.Capacitor Marking (Optional)\nMarking\tappears\tin\tlegible\tcontrast.\tIllustrated\tbelow\tis\tan\texample\tof\tan\tMLCC\twith\tlaser\tmarking\tof\t“KA8”,\twhich\tdesignates\ta\tKEMET\tdevice\twith\trated\tcapacitance\tof\t100\tµF.\tOrientation\tof\tmarking\tis\tvendor\toptional.\t\nKEMET \nID2-Digit \nCapacitance \nCode\nEIA Case Size Metric Size Code Capacitance\n0603 1608 ≤\t170\tpF\n0805 2012 ≤\t150\tpF\n1206 3216 ≤\t910\tpF\n1210 3225 ≤\t2,000\tpF\n1808 4520 ≤\t3,900\tpF\n1812 4532 ≤\t6,700\tpF\n1825 4564 ≤\t0.018\tµF\n2220 5650 ≤\t0.027\tµF\n2225 5664 ≤\t0.033\tµF\n14 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Capacitor Marking (Optional) cont.\nCapacitance (pF) For Various Alpha/Numeral Identifi  ers\nAlpha\nCharacterNumeral\n9 0 1 2 3 4 5 6 7 8\nCapacitance (pF)\nA 0.10 1.0 10 100 1,000 10,000 100,000 1,000,000 10,000,000 100,000,000\nB 0.11 1.1 11 110 1,100 11,000 110,000 1,100,000 11,000,000 110,000,000\nC 0.12 1.2 12 120 1,200 12,000 120,000 1,200,000 12,000,000 120,000,000\nD 0.13 1.3 13 130 1,300 13,000 130,000 1,300,000 13,000,000 130,000,000\nE 0.15 1.5 15 150 1,500 15,000 150,000 1,500,000 15,000,000 150,000,000\nF 0.16 1.6 16 160 1,600 16,000 160,000 1,600,000 16,000,000 160,000,000\nG\t 0.18 1.8 18 180 1,800 18,000 180,000 1,800,000 18,000,000 180,000,000\nH 0.20 2.0 20 200 2,000 20,000 200,000 2,000,000 20,000,000 200,000,000\nJ 0.22 2.2 22 220 2,200 22,000 220,000 2,200,000 22,000,000 220,000,000\nK 0.24 2.4 24 240 2,400 24,000 240,000 2,400,000 24,000,000 240,000,000\nL 0.27 2.7 27 270 2,700 27,000 270,000 2,700,000 27,000,000 270,000,000\nM 0.30 3.0 30 300 3,000 30,000 300,000 3,000,000 30,000,000 300,000,000\nN 0.33 3.3 33 330 3,300 33,000 330,000 3,300,000 33,000,000 330,000,000\nP 0.36 3.6 36 360 3,600 36,000 360,000 3,600,000 36,000,000 360,000,000\nQ\t 0.39 3.9 39 390 3,900 39,000 390,000 3,900,000 39,000,000 390,000,000\nR 0.43 4.3 43 430 4,300 43,000 430,000 4,300,000 43,000,000 430,000,000\nS 0.47 4.7 47 470 4,700 47,000 470,000 4,700,000 47,000,000 470,000,000\nT 0.51 5.1 51 510 5,100 51,000 510,000 5,100,000 51,000,000 510,000,000\nU 0.56 5.6 56 560 5,600 56,000 560,000 5,600,000 56,000,000 560,000,000\nV\t 0.62 6.2 62 620 6,200 62,000 620,000 6,200,000 62,000,000 620,000,000\nW 0.68 6.8 68 680 6,800 68,000 680,000 6,800,000 68,000,000 680,000,000\nX 0.75 7.5 75 750 7,500 75,000 750,000 7,500,000 75,000,000 750,000,000\nY\t 0.82 8.2 82 820 8,200 82,000 820,000 8,200,000 82,000,000 820,000,000\nZ 0.91 9.1 91 910 9,100 91,000 910,000 9,100,000 91,000,000 910,000,000\na 0.25 2.5 25 250 2,500 25,000 250,000 2,500,000 25,000,000 250,000,000\nb 0.35 3.5 35 350 3,500 35,000 350,000 3,500,000 35,000,000 350,000,000\nd 0.40 4.0 40 400 4,000 40,000 400,000 4,000,000 40,000,000 400,000,000\ne 0.45 4.5 45 450 4,500 45,000 450,000 4,500,000 45,000,000 450,000,000\nf 0.50 5.0 50 500 5,000 50,000 500,000 5,000,000 50,000,000 500,000,000\nm 0.60 6.0 60 600 6,000 60,000 600,000 6,000,000 60,000,000 600,000,000\nn 0.70 7.0 70 700 7,000 70,000 700,000 7,000,000 70,000,000 700,000,000\nt 0.80 8.0 80 800 8,000 80,000 800,000 8,000,000 80,000,000 800,000,000\ny 0.90 9.0 90 900 9,000 90,000 900,000 9,000,000 90,000,000 900,000,000\n15 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Tape & Reel Packaging Information\nKEMET\toffers\tmultilayer\tceramic\tchip\tcapacitors\tpackaged\tin\t8,\t12\tand\t16\tmm\ttape\ton\t7"\tand\t13"\treels\tin\taccordance\twith\t\nEIA\tStandard\t481.\tThis\tpackaging\tsystem\tis\tcompatible\twith\tall\ttape-fed\tautomatic\tpick\tand\tplace\tsystems.\tSee\tTable\t2\tfor\tdetails\ton\treeling\tquantities\tfor\tcommercial\tchips.\n8 mm, 12 mm\nor 16 mm carrier tape 180 mm (7.00")\nor\n330 mm (13.00")Anti-static reel\nEmbossed plastic* or punched paper carrier.\nEmbossment or punched cavity\nAnti-static cover tape\n(0.10 mm (0.004") maximum thickness)       Chip and KPS orientation in pocket(except 1825 commercial, and 1825 and 2225 Militar y)\n*EIA 01005, 0201, 0402 and 0603 case sizes available on punched paper carrier only.\nKEMET®Bar code label\nSprocket holes\nTable 5 – Carrier Tape Confi  guration, Embossed Plastic & Punched Paper (mm)\nEIA Case SizeTape \nSize \n(W)*Embossed Plastic Punched Paper\n7" Reel 13" Reel 7" Reel 13" Reel\nPitch\t(P1)* Pitch\t(P1)*\n01005 – 0402 8 2 2\n0603 8 2/4 2/4\n0805 8 4 4 4 4\n1206 – 1210 8 4 4 4 4\n1805 – 1808 12 4 4\n≥\t1812 12 8 8\nKPS 1210 12 8 8\nKPS 1812\nand 222016 12 12\nArray 0612 8 4 4\n*Refer to Figures 1 and 2 for W and P1 carrier tape reference locations.\n*Refer to Tables 6 and 7 for tolerance specifi  cations.New 2 mm Pitch Reel Options*\nPackaging\nOrdering Code \n(C-Spec)Packaging Type/Options\nC-3190 Automotive\tgrade\t7"\treel\tunmarked\nC-3191 Automotive\tgrade\t13"\treel\tunmarked\nC-7081 Commercial\tgrade\t7"\treel\tunmarked\nC-7082 Commercial\tgrade\t13"\treel\tunmarked\n* 2 mm pitch reel only available for 0603 EIA case size. \n  2 mm pitch reel for 0805 EIA case size under development.\nBenefi  ts of Changing from 4 mm to 2 mm Pitching Spacing\n• Lower placement costs.•\t Double\tthe\tparts\ton\teach\treel\tresults\tin\tfewer\treel\t\nchanges\tand\tincreased\teﬃ \t\tciency.\n•\t Fewer\treels\tresult\tin\tlower\tpackaging,\tshipping\tand\t\nstorage\tcosts,\treducing\twaste.\n16 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Figure 1 – Embossed (Plastic) Carrier Tape Dimensions\nP0T\nF\nW\nCent er Line s of CavityA0\nB0\nUser Direction of UnreelingCover TapeK0\nB1 is for tape feeder reference only, \nincluding dra ft concentric abou t B0.T2\nØD1ØD0\nB1\nS1\nT1E1\nE2\nP1P2\nEmbossment\nFor cavity size,\nsee Note 1 Table 4(10 pitches cumulative\ntolerance on tape ±0.2 mm)\nTable 6 – Embossed (Plastic) Carrier Tape Dimensions\nMetric\twill\tgovern\nConstant Dimensions — Millimeters (Inches) \nTape Size D0 D1 Minimum\nNote 1E1P0 P2 R Reference\nNote 2S1 Minimum\nNote 3T \nMaximumT1 \nMaximum\n8 mm\n1.5\t+0.10/−0.0\t\n(0.059\t+0.004/−0.0)1.0 \n(0.039)\n1.75 ±0.10 \n(0.069 ±0.004)4.0 ±0.10 \n(0.157 ±0.004)2.0 ±0.05\n(0.079 ±0.002)25.0 \n(0.984)\n0.600 \n(0.024)0.600 \n(0.024)0.100 \n(0.004)12 mm 1.5 \n(0.059)30 \n(1.181)16 mm \nVariable Dimensions — Millimeters (Inches) \nTape Size Pitch\tB1 Maximum\nNote 4E2 \nMinimumF P1 T2 \nMaximumW \nMaximumA0,B0\t&\tK0\n8 mm Single\t(4\tmm)4.35 \n(0.171)6.25 \n(0.246)3.5 ±0.05 \n(0.138 ±0.002)4.0 ±0.10\n(0.157 ±0.004)2.5 \n(0.098)8.3 \n(0.327)\nNote 5 12 mm Single\t(4\tmm)\nand double (8 mm)8.2 \n(0.323)10.25 \n(0.404)5.5 ±0.05 \n(0.217 ±0.002)8.0 ±0.10\n(0.315 ±0.004)4.6 \n(0.181)12.3 \n(0.484)\n16 mm Triple (12 mm)12.1 \n(0.476)14.25\n(0.561)7.5 ±0.05\n(0.138 ±0.002) 12.0 ±0.10\n(0.157 ±0.004) 4.6 \n(0.181)16.3 \n(0.642)\n1. The embossment hole location shall be measured from the sprocket hole controlling the location of the embossment. Dimensions of the embossment \nlocation and the hole location shall be applied independently of each other.\n2. The tape with or without components shall pass around R without damage (see Figure 6.)\n3. If S1 < 1.0 mm, there may not be enough area for a cover tape to be properly applied (see EIA Standard 481, paragraph 4.3, section b.)\n4. B1 dimension is a reference dimension for tape feeder clearance only.\n5. The cavity defi  ned by A0, B0 and K0 shall surround the component with suﬃ   cient clearance that:\n  (a) the component does not protrude above the top surface of the carrier tape.\n  (b) the component can be removed from the cavity in a vertical direction without mechanical restriction, after the top cover tape has been\n removed.\n  (c) rotation of the component is limited to 20° maximum for 8 and 12 mm tapes and 10° maximum for 16 mm tapes (see Figure 3.)\n  (d) lateral movement of the component is restricted to 0.5 mm maximum for 8 and 12 mm wide tape and to 1.0 mm maximum for 16 mm tape\n (see Figure 4.)\n  (e) for KPS product, A0 and B0 are measured on a plane 0.3 mm above the bottom of the pocket.\n  (f) see addendum in EIA Standard 481 for standards relating to more precise taping requirements.\n17 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Figure 2 – Punched (Paper) Carrier Tape Dimensions \nUser Direct ion of Unr eelingTop Cover T apeT\nCenter Lines o f CavityP1ØDo Po E1\nF\nE2W\nGA0\nB0\nCavity Size,\nSee\nNote 1, Table 7\nBottom Cover TapeT1\nT1Bottom Cover Tape(10 pitc hes cumulative\ntolerance on tape ±0.2 mm)\nTable 7 – Punched (Paper) Carrier Tape Dimensions \nMetric\twill\tgovern\nConstant Dimensions — Millimeters (Inches)\nTape Size D0E1P0P2T1 Maximum G\tMinimumR Reference\nNote 2\n8 mm1.5\t+0.10\t-0.0\t\n(0.059\t+0.004\t-0.0)1.75 ±0.10 \n(0.069 ±0.004)4.0 ±0.10 \n(0.157 ±0.004)2.0 ±0.05 \n(0.079 ±0.002)0.10 \n(0.004) \nmaximum0.75 \n(0.030) 25 \n(0.984) \nVariable Dimensions — Millimeters (Inches)\nTape Size Pitch E2 Minimum F P1 T Maximum W Maximum A0 B0\n8 mm Half (2 mm)6.25 \n(0.246)3.5 ±0.05 \n(0.138 ±0.002)2.0 ±0.05 \n(0.079 ±0.002) 1.1 \n(0.098) 8.3\n(0.327) Note 1\n8 mm Single\t(4\tmm) 4.0 ±0.10 \n(0.157 ±0.004)8.3\n(0.327)\n1. The cavity defi  ned by A0, B0 and T shall surround the component with suﬃ   cient clearance that:\n  a) the component does not protrude beyond either surface of the carrier tape.\n  b) the component can be removed from the cavity in a vertical direction without mechanical restriction, after the top cover tape has been\n removed.\n  c) rotation of the component is limited to 20° maximum (see Figure 3.)  d) lateral movement of the component is restricted to 0.5 mm maximum (see Figure 4.)  e) see addendum in EIA Standard 481 for standards relating to more precise taping requirements.2. The tape with or without components shall pass around R without damage (see Figure 6.)\n18 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Packaging Information Performance Notes\n1. Cover Tape Break Force:\t1.0\tkg\tminimum.\n2. Cover Tape Peel Strength: The\ttotal\tpeel\tstrength\tof\tthe\tcover\ttape\tfrom\tthe\tcarrier\ttape\tshall\tbe:\t\nTape Width Peel Strength\n8 mm 0.1\tto\t1.0\tnewton\t(10\tto\t100\tgf)\n12 and 16 mm 0.1\tto\t1.3\tnewton\t(10\tto\t130\tgf)\nThe\tdirection\tof\tthe\tpull\tshall\tbe\topposite\tthe\tdirection\tof\tthe\tcarrier\ttape\ttravel.\tThe\tpull\tangle\tof\tthe\tcarrier\ttape\tshall\tbe\t165°\tto\t180°\tfrom\tthe\tplane\tof\tthe\tcarrier\ttape.\tDuring\tpeeling,\tthe\tcarrier\tand/or\tcover\ttape\tshall\tbe\tpulled\tat\ta\tvelocity\tof\t300 ±10 mm/minute.3. Labeling:\tBar\tcode\tlabeling\t(standard\tor\tcustom)\tshall\tbe\ton\tthe\tside\tof\tthe\treel\topposite\tthe\tsprocket\tholes.\tRefer to EIA Standards 556 and 624.\nFigure 3 – Maximum Component Rotation\nAoBo°\nT\n°\nsMaximum C omponen t Rota tion\nTop ViewMaxi mum Component Rotat ion\nSide View\nTape               M aximum\nWidth (mm)    Rotatio n (°\nT)\n8,12                 20     \n16 – 200          10Tape               Maximum\nWidth ( mm)    Ro tation (°\nS)\n8,12                 20    \n16 – 56           10\n72 – 200          5Typical Pocke t Center line\nTypical Com ponent Centerline\nFigure 4 – Maximum Lateral Movement\n0.5 mm maxi mum0.5 mm maxi mum8 mm & 1 2 mm Tape\n1.0 mm maxi mum1.0 mm maxi mum16 mm TapeFigure 5 – Bending Radius\nRR Bending\nRadiusEmbossed\nCarrierPunched\nCarrier\n19 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Figure 6 – Reel Dimensions\nA D(See Note)Full Radi us,\nSee Note\nB(see Note)Access Hole at\nSlot Location\n(Ø 40 mm minimum)\nIf present,\ntape slot in core\nfor tape start:\n2.5 mm minimum width x\n10.0 mm minimum depthW3(Includes\n flange distortion\n at outer edge)\nW2(Measured at hub)\nW1(Measured at hub)C\n(Arbor hole\ndiameter)\nNote: Drive spokes optional; if used, dimensions B and D shall apply.N\nTable 8 – Reel Dimensions\nMetric\twill\tgovern\nConstant Dimensions — Millimeters (Inches)  \nTape Size A B Minimum C D Minimum\n8 mm 178 ±0.20 \n(7.008 ±0.008) \nor\n330 ±0.20\n(13.000 ±0.008)1.5 \n(0.059)13.0\t+0.5/−0.2\t\n(0.521\t+0.02/−0.008)20.2 \n(0.795)12 mm\n16 mm\nVariable Dimensions — Millimeters (Inches)  \nTape Size N Minimum W1 W2 Maximum W3 \n8 mm\n50 \n(1.969)8.4\t+1.5/−0.0\n(0.331\t+0.059/−0.0)14.4 \n(0.567)\nShall\taccommodate\ttape\t\nwidth\twithout\tinterference12 mm12.4\t+2.0/−0.0\n(0.488\t+0.078/−0.0)\t\t18.4 \n(0.724)\n16 mm16.4\t+2.0/−0.0\n(0.646\t+0.078/−0.0)22.4 \n(0.882)\n20 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)Figure 7 – Tape Leader & Trailer Dimensions\nTrailer\n160 mm minimumCarrier T ape\nEND STARTRound Sprocket Holes\nElongated Spro cket Holes\n(32 mm tape and wi der)Top Cover T ape\nTop C over T apePunched Carrier\n8 mm & 12 mm onlyEmboss ed Carrier\nComponents100 mm \nminimum leader\n400 mm minimum\nFigure 8 – Maximum Camber\nCarrier Tape\nRound Sprocket Holes\n1 mm maximum, either direction\nStraight Edge\n250 mmElongated Sprocket Holes\n(32 mm & wider ta pes)\n21 © KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard  C100 6_X5R_SMD • 7/7/2022\nFort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com\nSurface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)\nX5R Dielectric, 4 – 50 VDC (Commercial Grade)KEMET Electronics Corporation Sales Oﬃ   ces\nFor\ta\tcomplete\tlist\tof\tour\tglobal\tsales\toﬃ \t\tces,\tplease\tvisit\twww.kemet.com/sales.\nDisclaimer\nAll\tproduct\tspecifi \tcations,\tstatements,\tinformation\tand\tdata\t(collectively,\tthe\t“Information”)\tin\tthis\tdatasheet\tare\tsubject\tto\tchange.\tThe\tcustomer\tis\tresponsible\tfor\t\nchecking\tand\tverifying\tthe\textent\tto\twhich\tthe\tInformation\tcontained\tin\tthis\tpublication\tis\tapplicable\tto\tan\torder\tat\tthe\ttime\tthe\torder\tis\tplaced.\tAll\tInformation\tgiven\therein\tis\tbelieved\tto\tbe\taccurate\tand\treliable,\tbut\tit\tis\tpresented\twithout\tguarantee,\twarranty,\tor\tresponsibility\tof\tany\tkind,\texpressed\tor\timplied.\nStatements\tof\tsuitability\tfor\tcertain\tapplications\tare\tbased\ton\tKEMET\tElectronics\tCorporation’s\t(“KEMET”)\tknowledge\tof\ttypical\toperating\tconditions\tfor\tsuch\t\napplications,\tbut\tare\tnot\tintended\tto\tconstitute\t–\tand\tKEMET\tspecifi \tcally\tdisclaims\t–\tany\twarranty\tconcerning\tsuitability\tfor\ta\tspecifi \tc\tcustomer\tapplication\tor\tuse.\tThe\tInformation\tis\tintended\tfor\tuse\tonly\tby\tcustomers\twho\thave\tthe\trequisite\texperience\tand\tcapability\tto\tdetermine\tthe\tcorrect\tproducts\tfor\ttheir\tapplication.\tAny\ttechnical\tadvice\tinferred\tfrom\tthis\tInformation\tor\totherwise\tprovided\tby\tKEMET\twith\treference\tto\tthe\tuse\tof\tKEMET’s\tproducts\tis\tgiven\tgratis,\tand\tKEMET\tassumesno\tobligation\tor\tliability\tfor\tthe\tadvice\tgiven\tor\tresults\tobtained.\nAlthough\tKEMET\tdesigns\tand\tmanufactures\tits\tproducts\tto\tthe\tmost\tstringent\tquality\tand\tsafety\tstandards,\tgiven\tthe\tcurrent\tstate\tof\tthe\tart,\tisolated\tcomponent\t\nfailures\tmay\tstill\toccur.\tAccordingly,\tcustomer\tapplications\twhich\trequire\ta\thigh\tdegree\tof\treliability\tor\tsafety\tshould\temploy\tsuitable\tdesigns\tor\tother\tsafeguards\t(such\tas\tinstallation\tof\tprotective\tcircuitry\tor\tredundancies)\tin\torder\tto\tensure\tthat\tthe\tfailure\tof\tan\telectrical\tcomponent\tdoes\tnot\tresult\tin\ta\trisk\tof\tpersonal\tinjuryor\tproperty\tdamage.\nAlthough\tall\tproduct–related\twarnings,\tcautions\tand\tnotes\tmust\tbe\tobserved,\tthe\tcustomer\tshould\tnot\tassume\tthat\tall\tsafety\tmeasures\tare\tindicated\tor\tthat\tother\t\nmeasures\tmay\tnot\tbe\trequired.\n  KEMET is a registered trademark of KEMET Electronics Corporation.\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n KEMET:   \n\xa0 C0402C104K8PACTU\xa0 C0402C683K8PACTU\xa0 C0402C333K8PACTU\xa0 C0402C473K8PACTU\xa0 C1206C685K9PACTU\xa0\nC1210C106K4PACTU\xa0 C1210C106K8PACTU\xa0 C1210C106M4PACTU\xa0 C1210C105K3PACTU\xa0 C1210C105K5PACTU\xa0\nC1210C226K4PACTU\xa0 C1210C226K8PACTU\xa0 C1210C226K9PACTU\xa0 C1210C226M9PACTU\xa0 C1210C335K4PACTU\xa0\nC1210C474K5PACTU\xa0 C1210C475K3PACTU\xa0 C1210C475K4PACTU\xa0 C1210C475K8PACTU\xa0 C1210C475M8PACTU\xa0\nC1210C685K8PACTU\xa0 C0603C105K4PACTU\xa0 C0603C105K8PACTU\xa0 C0603C105K9PACTU\xa0 C0603C225K8PACTU\xa0\nC0603C225K9PACTU\xa0 C0603C274K8PACTU\xa0 C0603C474K8PACTU\xa0 C0603C334K8PACTU\xa0 C0805C105K3PACTU\xa0\nC0805C105K9PACTU\xa0 C0805C106K9PACTU\xa0 C0805C225K4PACTU\xa0 C0805C225K8PACTU\xa0 C0805C225K9PACTU\xa0\nC0805C155K8PACTU\xa0 C0805C335M8PACTU\xa0 C0805C474K3PACTU\xa0 C0805C685K9PACTU\xa0 C0805C475K4PACTU\xa0\nC0805C475K8PACTU\xa0 C0805C475K9PACTU\xa0 C0805C684K3PACTU\xa0 C1206C105K3PACTU\xa0 C1206C105M3PACTU\xa0\nC1206C106K4PACTU\xa0 C1206C106K8PACTU\xa0 C1206C106K9PAC\xa0 C1206C106K9PACTU\xa0 C1206C106M9PACTU\xa0\nC1206C126K9PACTU\xa0 C1206C186K9PACTU\xa0 C1206C184K3PACTU\xa0 C1206C155K4PACTU\xa0 C1206C155K8PACTU\xa0\nC1206C156K9PACTU\xa0 C1206C224K3PACTU\xa0 C1206C225K4PACTU\xa0 C1206C225K8PACTU\xa0 C1206C225K9PACTU\xa0\nC1206C225M8PACTU\xa0 C1206C226K9PACTU\xa0 C1206C334K3PACTU\xa0 C1206C274K3PACTU\xa0 C1206C275K4PACTU\xa0\nC1206C275K9PACTU\xa0 C1206C335K3PACTU\xa0 C1206C335K4PACTU\xa0 C1206C335K8PACTU\xa0 C1206C335K9PACTU\xa0\nC1206C335M4PACTU\xa0 C1206C335M8PACTU\xa0 C1206C335M9PACTU\xa0 C1206C475K3PACTU\xa0 C1206C475K4PACTU\xa0\nC1206C475K8PACTU\xa0 C1206C475K9PACTU\xa0 C1206C475M3PACTU\xa0 C1206C475M4PACTU\xa0 C1206C475M8PACTU\xa0\nC1206C474K3PACTU\xa0 C1206C225K9PAC\xa0 C0402C104M8PACTU\xa0 C0402C223K8PACTU\xa0 C0603C105M9PACTU\xa0\nC0603C225M8PACTU\xa0 C0603C334K4PACTU\xa0 C0603C394K8PACTU\xa0 C0603C474K4PACTU\xa0 C0603C684K8PACTU\xa0\nC0603C824K8PACTU\xa0 C0805C106K8PACTU\xa0 C0805C106M8PACTU\xa0 C0805C106M9PAC7210\xa0 C0805C106M9PACTU\n\xa0 C0805C225M8PACTU\xa0 C0805C335K4PACTU\xa0 C0805C335K8PACTU\xa0 C0805C565K9PACTU\xa0 C0805C685K8PACTU\n'}]
!==============================================================================!
### Component Summary: C1210C226K3PACTU (KEMET Electronics)

#### Key Specifications:
- **Voltage Ratings**: 6.3V, 10V, 16V, 25V, 35V, 50V
- **Current Ratings**: Not explicitly stated; however, the component is designed for typical applications that require low current.
- **Power Consumption**: Not applicable for capacitors; power handling is determined by voltage and capacitance.
- **Operating Temperature Range**: -55°C to +85°C
- **Package Type**: 1210 (EIA size)
- **Special Features**:
  - Non-polar device, minimizing installation concerns.
  - 100% matte tin-plated termination finish for excellent solderability.
  - RoHS and REACH compliant.
  - Temperature stable dielectric (X5R).
- **Moisture Sensitive Level**: JEDEC J-STD-020E, typically classified as MSL 1 (not moisture sensitive).

#### Description:
The C1210C226K3PACTU is a surface mount multilayer ceramic chip capacitor (MLCC) utilizing X5R dielectric material. It is designed for applications requiring stable capacitance over a wide temperature range and is characterized by its non-polar nature, which simplifies circuit design and assembly.

#### Typical Applications:
This capacitor is commonly used in:
- **Decoupling**: To filter out noise and stabilize voltage in power supply circuits.
- **Bypass**: To provide a low-impedance path to ground for high-frequency signals, improving signal integrity.
- **Filtering**: In various electronic circuits to smooth out voltage fluctuations and reduce ripple in power supplies.
- **Frequency Discriminating Circuits**: Where capacitance stability is not critical, making it suitable for general-purpose applications in consumer electronics, automotive, and industrial devices.

### Conclusion:
The C1210C226K3PACTU is a versatile and reliable capacitor suitable for a wide range of electronic applications, particularly where space-saving and efficiency are paramount. Its robust specifications and compliance with environmental standards make it an excellent choice for modern electronic designs.