<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="simulation/soc_system.v" type="VERILOG" />
 <topLevel name="soc_system" />
 <deviceFamily name="cyclonev" />
</simPackage>
