
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.40000000000000000000;
2.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_16_1";
mvm_12_12_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_16_1' with
	the parameters "12,12,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b16_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b16_g1' with
	the parameters "1,12,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b16_g1' with
	the parameters "16,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE12' with
	the parameters "16,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 551 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b16_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b16_g1'
  Processing 'mvm_12_12_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   77010.5      1.11     187.4    1990.5                          
    0:00:13   77010.5      1.11     187.4    1990.5                          
    0:00:13   76978.5      1.11     187.4    1990.5                          
    0:00:13   76946.6      1.11     187.4    1990.5                          
    0:00:13   76929.1      1.11     187.4    1958.8                          
    0:00:20   78041.5      0.74     127.8       0.0                          
    0:00:20   78031.9      0.74     127.8       0.0                          
    0:00:20   78031.9      0.74     127.8       0.0                          
    0:00:20   78030.3      0.74     127.6       0.0                          
    0:00:20   78030.3      0.74     127.6       0.0                          
    0:00:27   66250.2      1.13     126.4       0.0                          
    0:00:27   66241.2      0.74     117.5       0.0                          
    0:00:29   66242.2      0.73     117.3       0.0                          
    0:00:30   66245.4      0.73     116.8       0.0                          
    0:00:30   66250.5      0.72     116.0       0.0                          
    0:00:30   66253.2      0.73     116.0       0.0                          
    0:00:31   66253.7      0.72     115.7       0.0                          
    0:00:31   66256.3      0.72     115.4       0.0                          
    0:00:31   66260.3      0.72     115.3       0.0                          
    0:00:32   66264.3      0.72     115.0       0.0                          
    0:00:32   66265.7      0.72     114.9       0.0                          
    0:00:32   66268.8      0.72     114.8       0.0                          
    0:00:32   66272.0      0.72     114.6       0.0                          
    0:00:33   65897.2      0.72     114.6       0.0                          
    0:00:33   65897.2      0.72     114.6       0.0                          
    0:00:33   65897.2      0.72     114.6       0.0                          
    0:00:33   65897.2      0.72     114.6       0.0                          
    0:00:33   65897.2      0.72     114.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33   65897.2      0.72     114.6       0.0                          
    0:00:33   65921.4      0.70     113.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:00:33   65968.8      0.70     110.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:33   66014.3      0.70     106.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:33   66043.5      0.70     104.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:33   66069.3      0.69     103.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:33   66104.5      0.69     102.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:34   66125.5      0.68     101.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:34   66142.2      0.67     100.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:34   66157.4      0.66     100.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:34   66194.4      0.66      97.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:34   66236.4      0.66      94.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:34   66264.6      0.65      94.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:34   66276.6      0.64      93.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:34   66282.1      0.64      93.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:34   66302.1      0.63      92.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:34   66315.1      0.63      92.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:34   66330.6      0.63      91.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:00:34   66350.5      0.62      90.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:34   66369.9      0.62      89.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:34   66383.2      0.61      89.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:35   66388.8      0.61      88.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:35   66398.9      0.60      88.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:35   66406.1      0.60      88.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:35   66412.2      0.60      88.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:35   66420.2      0.60      87.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:35   66435.6      0.60      87.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:35   66442.0      0.59      87.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:00:35   66451.3      0.59      87.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:35   66457.4      0.59      86.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:35   66469.7      0.58      86.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:35   66477.1      0.58      86.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:35   66480.3      0.58      86.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:00:35   66494.4      0.58      85.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:35   66515.4      0.58      85.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:35   66532.2      0.58      85.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:36   66545.0      0.57      84.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:36   66571.3      0.57      84.1      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:36   66623.7      0.57      82.7      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:36   66641.8      0.57      81.7      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:36   66676.6      0.56      80.1      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:36   66689.1      0.56      79.8      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:36   66689.7      0.56      79.7      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:36   66709.1      0.55      79.3      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:36   66727.7      0.55      79.0      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:36   66739.7      0.54      79.0     121.1 path/path/path/genblk1.add_in_reg[30]/D
    0:00:36   66759.3      0.54      78.1     121.1 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:00:36   66781.2      0.54      77.1     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:36   66813.6      0.54      75.8     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:37   66820.3      0.53      75.6     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:37   66822.7      0.53      75.6     121.1 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:37   66839.9      0.53      75.3     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:37   66848.7      0.53      75.0     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:37   66859.4      0.52      74.8     121.1 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:37   66862.8      0.52      74.7     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:37   66883.0      0.52      74.2     145.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:37   66893.9      0.52      74.0     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:37   66905.6      0.52      73.5     145.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:37   66931.7      0.51      72.2     145.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:37   66957.3      0.51      71.0     145.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:37   66963.4      0.51      70.9     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:37   66980.4      0.51      70.4     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:37   66992.9      0.51      70.2     145.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:37   67015.0      0.51      69.0     145.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:38   67025.1      0.50      68.8     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:38   67046.1      0.50      68.2     169.5 path/path/path/genblk1.add_in_reg[30]/D
    0:00:38   67048.8      0.50      68.1     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:38   67065.8      0.50      67.5     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:38   67082.8      0.50      67.2     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:38   67089.2      0.50      67.1     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:38   67109.7      0.50      66.3     169.5 path/path/path/genblk1.add_in_reg[30]/D
    0:00:38   67133.3      0.49      65.9     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:38   67136.8      0.49      65.8     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:38   67165.0      0.49      65.0     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:38   67169.5      0.49      64.9     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:38   67185.5      0.48      64.3     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:38   67187.6      0.48      64.3     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:38   67190.3      0.48      64.1     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67207.3      0.48      63.5     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67208.4      0.47      63.4     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67223.5      0.47      62.8     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67242.1      0.47      62.2     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:39   67242.9      0.47      62.1     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67259.4      0.47      61.6     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:39   67278.0      0.47      61.2     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:39   67278.0      0.47      61.2     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67282.8      0.46      61.1     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67298.8      0.46      60.8     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67304.1      0.46      60.6     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67313.4      0.46      60.4     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67332.6      0.46      60.0     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:39   67344.3      0.46      59.5     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:39   67355.7      0.46      59.2     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:39   67362.6      0.46      58.9     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:00:40   67376.2      0.46      58.5     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:40   67393.0      0.45      58.2     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:40   67408.4      0.45      57.9     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:40   67415.3      0.45      57.7     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:40   67437.9      0.45      57.2     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:40   67453.1      0.45      57.0     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:40   67462.4      0.45      56.7     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:40   67479.1      0.45      56.0     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:40   67490.3      0.45      55.7     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:40   67491.6      0.44      55.7     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:40   67514.3      0.44      55.0     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:40   67516.7      0.44      54.9     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:40   67529.4      0.43      54.5     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:41   67548.8      0.43      53.9     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:41   67560.8      0.43      53.8     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:41   67575.7      0.43      53.3     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:41   67587.4      0.43      52.9     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:41   67598.0      0.42      52.5     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:41   67604.2      0.42      52.2     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:41   67610.0      0.42      51.9     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:41   67616.4      0.42      51.7     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:41   67616.4      0.42      51.7     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:41   67617.7      0.42      51.6     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:41   67618.5      0.42      51.6     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:41   67626.2      0.42      51.1     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:41   67635.3      0.41      51.0     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:41   67652.0      0.41      50.7     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:41   67658.2      0.41      50.6     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:42   67662.4      0.41      50.6     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:42   67668.0      0.41      50.2     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:42   67673.9      0.41      50.1     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:42   67673.9      0.41      50.0     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:42   67674.9      0.41      49.9     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:42   67690.6      0.41      49.4     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:42   67695.4      0.41      49.2     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:42   67695.1      0.41      49.0     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:42   67697.8      0.40      49.0     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:42   67700.2      0.40      48.8     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:42   67703.1      0.40      48.8     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:42   67717.5      0.40      48.4     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:42   67732.1      0.40      48.0     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67733.7      0.40      47.9     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:43   67738.2      0.40      47.9     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67759.5      0.40      47.4     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67761.9      0.40      47.3     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:43   67770.1      0.40      46.9     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67773.1      0.40      46.8     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67774.4      0.39      46.7     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:43   67781.1      0.39      46.5     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67785.3      0.39      46.3     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67789.6      0.39      46.1     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67801.0      0.39      45.7     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:43   67802.1      0.39      45.6     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67803.4      0.39      45.6     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67807.4      0.39      45.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:43   67819.9      0.39      45.4     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:44   67821.5      0.39      45.3     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:44   67821.5      0.39      45.3     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:44   67841.7      0.39      44.8     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:44   67854.5      0.39      44.4     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:44   67865.9      0.39      44.3     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:44   67876.3      0.39      44.1     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:44   67877.1      0.38      44.1     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:44   67877.9      0.38      44.1     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:44   67896.0      0.38      43.6     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:44   67910.3      0.38      43.2     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:44   67912.5      0.38      43.2     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:44   67915.7      0.38      43.1     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67917.2      0.38      43.1     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67929.7      0.38      42.9     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67949.4      0.38      42.4     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67950.2      0.38      42.4     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67950.2      0.37      42.4     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67950.8      0.37      42.4     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67955.6      0.37      42.3     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67962.2      0.37      42.2     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67962.2      0.37      42.1     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67962.7      0.37      42.0     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:45   67963.5      0.37      42.0     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:46   67978.4      0.37      41.7     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:46   67988.0      0.37      41.5     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:46   67989.9      0.37      41.4     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:46   67991.7      0.37      41.3     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:46   68002.1      0.36      41.0     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:46   68015.7      0.36      40.7     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:46   68029.0      0.35      40.4     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:46   68036.9      0.35      40.3     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:46   68042.5      0.35      40.1     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:46   68051.0      0.35      39.7     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:46   68063.3      0.35      39.4     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:46   68079.0      0.35      39.0     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:46   68091.5      0.34      38.7     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68104.5      0.34      38.3     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:47   68115.9      0.34      37.9     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68122.1      0.34      37.6     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:47   68130.3      0.34      37.4     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68136.7      0.33      37.2     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68148.7      0.33      37.0     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:47   68161.2      0.33      36.9     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68172.1      0.33      36.7     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68178.2      0.33      36.6     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68188.8      0.33      36.3     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68197.9      0.33      36.1     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:47   68207.5      0.33      35.9     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68220.0      0.32      35.7     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:47   68227.9      0.32      35.4     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:47   68237.2      0.32      35.3     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48   68247.1      0.32      35.1     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:48   68256.4      0.32      34.9     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:48   68265.4      0.32      34.8     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:48   68272.6      0.32      34.6     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:48   68279.8      0.32      34.5     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48   68285.4      0.31      34.3     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48   68296.0      0.31      34.1     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:48   68302.7      0.31      33.9     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:48   68316.0      0.31      33.6     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:48   68324.5      0.31      33.3     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:48   68336.5      0.31      33.1     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:48   68347.4      0.31      32.8     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:48   68358.5      0.30      32.7     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48   68366.5      0.30      32.7     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:48   68372.6      0.30      32.5     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:48   68382.2      0.30      32.3     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:49   68393.1      0.30      32.0     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:49   68409.1      0.30      31.8     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:49   68415.2      0.30      31.6     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:49   68421.6      0.30      31.5     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49   68428.2      0.30      31.3     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:49   68435.9      0.29      31.1     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:49   68446.6      0.29      30.9     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:49   68453.0      0.29      30.7     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:00:49   68458.6      0.29      30.6     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:49   68470.0      0.29      30.3     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49   68481.2      0.29      30.1     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49   68488.3      0.29      29.9     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:49   68495.0      0.28      29.9     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49   68504.6      0.28      29.7     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49   68514.9      0.28      29.4     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49   68522.1      0.28      29.2     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:49   68530.4      0.28      29.0     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68535.2      0.28      28.8     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50   68538.6      0.28      28.8     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68542.9      0.28      28.7     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68552.7      0.27      28.3     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68558.6      0.27      28.2     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68566.0      0.27      28.0     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50   68572.4      0.27      27.8     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68578.8      0.27      27.7     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68587.0      0.27      27.4     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68592.1      0.27      27.3     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50   68600.9      0.27      27.1     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68602.7      0.27      27.1     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50   68610.7      0.26      26.9     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68610.7      0.26      26.9     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68619.0      0.26      26.8     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50   68626.1      0.26      26.7     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:00:50   68631.5      0.26      26.5     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:50   68637.3      0.26      26.5     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:00:50   68645.0      0.26      26.3     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51   68651.4      0.26      26.2     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:51   68654.3      0.26      26.2     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51   68658.1      0.26      26.1     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51   68660.2      0.26      26.1     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:51   68668.7      0.26      26.0     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:51   68673.2      0.26      25.9     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51   68680.4      0.25      25.8     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51   68682.0      0.25      25.8     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51   68686.0      0.25      25.7     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:51   68688.4      0.25      25.6     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51   68692.6      0.25      25.5     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:51   68697.4      0.25      25.3     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:51   68701.4      0.25      25.3     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:51   68703.5      0.25      25.2     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:51   68706.7      0.25      25.1     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:51   68709.1      0.25      25.1     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51   68713.9      0.25      25.0     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:51   68718.2      0.25      24.9     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68723.2      0.25      24.8     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68729.1      0.25      24.7     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68733.1      0.25      24.6     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68737.1      0.25      24.6     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68742.6      0.25      24.5     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:52   68745.0      0.24      24.5     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68747.7      0.24      24.4     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68749.6      0.24      24.4     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68752.8      0.24      24.3     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68759.1      0.24      24.2     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68764.2      0.24      24.2     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:52   68766.3      0.24      24.1     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68770.0      0.24      24.0     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68775.9      0.24      23.9     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68781.7      0.24      23.8     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:52   68785.2      0.24      23.8     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:52   68786.5      0.24      23.7     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:52   68786.5      0.24      23.7     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:00:52   68787.3      0.24      23.7     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53   68787.6      0.24      23.6     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68791.1      0.24      23.6     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53   68793.5      0.24      23.5     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68795.3      0.24      23.5     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68796.9      0.24      23.5     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53   68798.8      0.24      23.4     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:00:53   68800.9      0.24      23.4     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68802.0      0.24      23.4     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68805.4      0.24      23.3     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68807.8      0.23      23.3     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:53   68809.7      0.23      23.2     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68812.6      0.23      23.2     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68816.1      0.23      23.2     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68819.0      0.23      23.1     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53   68820.8      0.23      23.1     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53   68823.0      0.23      23.1     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:53   68823.8      0.23      23.1     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:54   68824.6      0.23      23.1     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54   68824.6      0.23      23.1     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54   68828.6      0.23      23.1     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54   68830.4      0.23      23.1     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54   68833.6      0.23      23.1     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:00:54   68834.4      0.23      23.1     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55   68832.3      0.23      23.0     266.4                          
    0:00:56   68294.4      0.23      23.0     266.4                          
    0:00:56   68294.4      0.23      23.0     266.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:56   68294.4      0.23      23.0     266.4                          
    0:00:56   68252.9      0.23      22.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56   68259.3      0.23      22.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:56   68259.9      0.23      22.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68269.4      0.23      22.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56   68270.2      0.23      22.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:56   68270.2      0.23      22.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56   68278.7      0.23      22.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56   68283.5      0.23      22.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:57   68283.5      0.23      22.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68294.2      0.23      22.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57   68306.7      0.23      22.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68309.1      0.23      22.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68309.1      0.23      22.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68313.1      0.23      22.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:57   68316.2      0.23      21.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68317.3      0.23      21.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68325.3      0.23      21.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57   68334.1      0.23      21.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:57   68340.7      0.23      21.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57   68342.0      0.23      21.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68348.4      0.23      21.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68348.2      0.23      21.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68348.2      0.23      21.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58   68350.3      0.23      21.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68350.3      0.23      21.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:58   68354.0      0.23      21.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58   68353.8      0.23      21.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68364.1      0.23      20.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58   68369.7      0.22      20.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68369.7      0.22      20.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68369.2      0.22      20.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:58   68369.2      0.22      20.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68368.1      0.22      20.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68368.1      0.22      20.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59   68367.1      0.22      20.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68367.6      0.22      20.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68372.1      0.22      20.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68372.9      0.22      20.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68372.9      0.22      20.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68372.9      0.22      20.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59   68372.9      0.22      20.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68373.2      0.22      20.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59   68376.1      0.22      20.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59   68376.1      0.22      20.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59   68376.1      0.22      20.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68376.1      0.22      20.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68376.1      0.22      20.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:00   68378.5      0.22      20.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:00   68378.5      0.22      20.1       0.0                          
    0:01:00   68378.5      0.22      20.1       0.0                          
    0:01:02   66153.1      0.22      20.1       0.0                          
    0:01:02   66143.6      0.22      20.1       0.0                          
    0:01:03   66138.8      0.22      20.1       0.0                          
    0:01:03   66137.7      0.22      20.1       0.0                          
    0:01:03   66136.6      0.22      20.1       0.0                          
    0:01:03   66136.6      0.22      20.1       0.0                          
    0:01:03   66136.6      0.22      20.1       0.0                          
    0:01:03   66104.2      0.22      20.4       0.0                          
    0:01:03   66103.7      0.22      20.4       0.0                          
    0:01:03   66103.7      0.22      20.4       0.0                          
    0:01:03   66103.7      0.22      20.4       0.0                          
    0:01:03   66103.7      0.22      20.4       0.0                          
    0:01:03   66103.7      0.22      20.4       0.0                          
    0:01:03   66103.7      0.22      20.4       0.0                          
    0:01:04   66104.7      0.22      20.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:04   66104.7      0.22      20.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:04   66105.8      0.22      20.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04   66111.4      0.22      20.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04   66111.9      0.22      20.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04   66111.4      0.22      20.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:04   66113.0      0.22      20.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:04   66115.9      0.22      20.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04   66119.4      0.22      20.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:05   66119.4      0.22      20.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:05   66120.7      0.22      20.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:05   66120.7      0.22      20.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:05   66121.5      0.22      20.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:05   66129.5      0.22      20.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:05   66130.0      0.22      20.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:05   66129.7      0.22      20.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:05   66129.7      0.22      20.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:06   66132.1      0.22      20.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:06   66138.8      0.22      19.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06   66138.8      0.22      19.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06   66139.6      0.22      19.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:06   66139.6      0.22      19.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06   66140.6      0.21      19.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06   66142.8      0.21      19.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:06   66145.4      0.21      19.7       0.0                          
    0:01:07   66095.9      0.21      19.7       0.0                          
    0:01:07   66087.4      0.21      19.7       0.0                          
    0:01:07   66082.9      0.21      19.6       0.0                          
    0:01:07   66078.1      0.21      19.6       0.0                          
    0:01:07   66074.1      0.21      19.6       0.0                          
    0:01:08   66043.8      0.21      19.6       0.0                          
    0:01:09   66038.0      0.21      19.6       0.0                          
    0:01:09   66036.4      0.21      19.6       0.0                          
    0:01:09   66032.9      0.21      19.6       0.0                          
    0:01:09   66032.4      0.21      19.6       0.0                          
    0:01:10   66024.4      0.21      19.6       0.0                          
    0:01:10   66014.0      0.22      19.7       0.0                          
    0:01:11   66014.0      0.22      19.7       0.0                          
    0:01:11   66014.0      0.22      19.7       0.0                          
    0:01:11   66014.0      0.22      19.7       0.0                          
    0:01:11   66014.0      0.22      19.7       0.0                          
    0:01:11   66014.0      0.22      19.7       0.0                          
    0:01:11   66014.5      0.22      19.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:11   66015.1      0.21      19.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:11   66015.9      0.21      19.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11   66016.4      0.21      19.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:11   66017.2      0.21      19.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:12   66019.3      0.21      19.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:12   66018.3      0.21      19.5       0.0                          
    0:01:12   66020.9      0.21      19.4       0.0                          
    0:01:12   66022.0      0.21      19.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12   66022.0      0.21      19.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:12   66025.7      0.21      19.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12   66026.8      0.21      19.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:12   66029.2      0.21      19.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12   66044.9      0.21      19.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12   66047.3      0.21      19.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:13   66056.0      0.21      19.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:13   66057.4      0.21      19.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:13   66067.0      0.21      18.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:13   66068.0      0.21      18.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13   66073.3      0.21      18.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13   66078.9      0.21      18.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:13   66083.7      0.21      18.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13   66085.0      0.21      18.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:13   66086.4      0.21      18.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:13   66089.3      0.21      18.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:13   66093.8      0.20      18.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:13   66096.2      0.20      18.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:14   66096.2      0.20      18.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14   66104.2      0.20      18.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14   66109.8      0.20      18.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14   66115.1      0.20      18.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14   66121.2      0.20      18.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14   66122.3      0.20      18.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:14   66124.9      0.20      18.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14   66129.5      0.20      18.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:14   66138.0      0.20      18.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:14   66141.7      0.20      18.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14   66152.3      0.20      18.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14   66152.9      0.20      18.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14   66152.1      0.20      18.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14   66152.1      0.20      18.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:14   66157.1      0.20      18.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15   66162.2      0.20      17.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:15   66165.6      0.20      17.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:15   66169.6      0.20      17.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15   66172.3      0.20      17.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15   66176.5      0.20      17.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:15   66176.5      0.20      17.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:15   66179.5      0.20      17.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15   66181.6      0.20      17.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:15   66187.7      0.19      17.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15   66192.8      0.19      17.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:16   66193.6      0.19      17.6       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 7567 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 22:29:53 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              30617.930211
Buf/Inv area:                     1789.115989
Noncombinational area:           35575.636779
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 66193.566990
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 22:29:56 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  15.9524 mW   (90%)
  Net Switching Power  =   1.7646 mW   (10%)
                         ---------
Total Dynamic Power    =  17.7170 mW  (100%)

Cell Leakage Power     =   1.2963 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.4916e+04          252.2362        5.9627e+05        1.5764e+04  (  82.91%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0368e+03        1.5123e+03        7.0006e+05        3.2492e+03  (  17.09%)
--------------------------------------------------------------------------------------------------
Total          1.5952e+04 uW     1.7646e+03 uW     1.2963e+06 nW     1.9013e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 22:29:56 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/U356/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[4] (memory_b16_SIZE12_LOGSIZE4_14)
                                                          0.00       0.23 f
  path/genblk1[5].path/Mat_a_Mem/data_out[4] (seqMemory_b16_SIZE12_14)
                                                          0.00       0.23 f
  path/genblk1[5].path/path/in0[4] (mac_b16_g1_7)         0.00       0.23 f
  path/genblk1[5].path/path/mult_21/a[4] (mac_b16_g1_7_DW_mult_tc_0)
                                                          0.00       0.23 f
  path/genblk1[5].path/path/mult_21/U791/Z (XOR2_X1)      0.08       0.31 f
  path/genblk1[5].path/path/mult_21/U1097/ZN (OR3_X1)     0.09       0.40 f
  path/genblk1[5].path/path/mult_21/U1096/ZN (OAI21_X1)
                                                          0.04       0.44 r
  path/genblk1[5].path/path/mult_21/U637/Z (XOR2_X1)      0.08       0.51 r
  path/genblk1[5].path/path/mult_21/U184/S (FA_X1)        0.12       0.63 f
  path/genblk1[5].path/path/mult_21/U741/ZN (NAND2_X1)
                                                          0.04       0.67 r
  path/genblk1[5].path/path/mult_21/U639/ZN (NAND3_X1)
                                                          0.05       0.72 f
  path/genblk1[5].path/path/mult_21/U566/ZN (NAND2_X1)
                                                          0.04       0.76 r
  path/genblk1[5].path/path/mult_21/U748/ZN (NAND3_X1)
                                                          0.03       0.79 f
  path/genblk1[5].path/path/mult_21/U675/ZN (NAND2_X1)
                                                          0.03       0.82 r
  path/genblk1[5].path/path/mult_21/U657/ZN (NAND3_X1)
                                                          0.04       0.86 f
  path/genblk1[5].path/path/mult_21/U719/ZN (NAND2_X1)
                                                          0.04       0.89 r
  path/genblk1[5].path/path/mult_21/U599/ZN (NAND3_X1)
                                                          0.04       0.93 f
  path/genblk1[5].path/path/mult_21/U698/ZN (NAND2_X1)
                                                          0.04       0.97 r
  path/genblk1[5].path/path/mult_21/U600/ZN (NAND3_X1)
                                                          0.04       1.00 f
  path/genblk1[5].path/path/mult_21/U704/ZN (NAND2_X1)
                                                          0.04       1.04 r
  path/genblk1[5].path/path/mult_21/U707/ZN (NAND3_X1)
                                                          0.04       1.08 f
  path/genblk1[5].path/path/mult_21/U691/ZN (NAND2_X1)
                                                          0.04       1.11 r
  path/genblk1[5].path/path/mult_21/U617/ZN (NAND3_X1)
                                                          0.04       1.15 f
  path/genblk1[5].path/path/mult_21/U652/ZN (NAND2_X1)
                                                          0.04       1.18 r
  path/genblk1[5].path/path/mult_21/U648/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[5].path/path/mult_21/U579/ZN (NAND2_X1)
                                                          0.04       1.26 r
  path/genblk1[5].path/path/mult_21/U609/ZN (NAND3_X1)
                                                          0.03       1.30 f
  path/genblk1[5].path/path/mult_21/U834/ZN (NAND2_X1)
                                                          0.03       1.33 r
  path/genblk1[5].path/path/mult_21/U831/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[5].path/path/mult_21/U840/ZN (NAND2_X1)
                                                          0.04       1.40 r
  path/genblk1[5].path/path/mult_21/U843/ZN (NAND3_X1)
                                                          0.04       1.44 f
  path/genblk1[5].path/path/mult_21/U714/ZN (NAND2_X1)
                                                          0.04       1.47 r
  path/genblk1[5].path/path/mult_21/U716/ZN (NAND3_X1)
                                                          0.04       1.51 f
  path/genblk1[5].path/path/mult_21/U670/ZN (NAND2_X1)
                                                          0.04       1.55 r
  path/genblk1[5].path/path/mult_21/U656/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[5].path/path/mult_21/U727/ZN (NAND2_X1)
                                                          0.04       1.62 r
  path/genblk1[5].path/path/mult_21/U685/ZN (NAND3_X1)
                                                          0.04       1.66 f
  path/genblk1[5].path/path/mult_21/U578/ZN (NAND2_X1)
                                                          0.04       1.70 r
  path/genblk1[5].path/path/mult_21/U594/ZN (NAND3_X1)
                                                          0.03       1.73 f
  path/genblk1[5].path/path/mult_21/U603/ZN (NAND2_X1)
                                                          0.03       1.76 r
  path/genblk1[5].path/path/mult_21/U606/ZN (NAND3_X1)
                                                          0.04       1.80 f
  path/genblk1[5].path/path/mult_21/U626/ZN (NAND2_X1)
                                                          0.04       1.84 r
  path/genblk1[5].path/path/mult_21/U607/ZN (NAND3_X1)
                                                          0.04       1.87 f
  path/genblk1[5].path/path/mult_21/U632/ZN (NAND2_X1)
                                                          0.03       1.90 r
  path/genblk1[5].path/path/mult_21/U635/ZN (NAND3_X1)
                                                          0.03       1.94 f
  path/genblk1[5].path/path/mult_21/U59/CO (FA_X1)        0.10       2.03 f
  path/genblk1[5].path/path/mult_21/U643/ZN (NAND2_X1)
                                                          0.04       2.07 r
  path/genblk1[5].path/path/mult_21/U608/ZN (NAND3_X1)
                                                          0.04       2.11 f
  path/genblk1[5].path/path/mult_21/U681/ZN (NAND2_X1)
                                                          0.04       2.15 r
  path/genblk1[5].path/path/mult_21/U658/ZN (NAND3_X1)
                                                          0.04       2.19 f
  path/genblk1[5].path/path/mult_21/U548/ZN (NAND2_X1)
                                                          0.04       2.23 r
  path/genblk1[5].path/path/mult_21/U795/ZN (NAND3_X1)
                                                          0.03       2.26 f
  path/genblk1[5].path/path/mult_21/U804/ZN (NAND2_X1)
                                                          0.04       2.30 r
  path/genblk1[5].path/path/mult_21/U805/ZN (NAND3_X1)
                                                          0.04       2.33 f
  path/genblk1[5].path/path/mult_21/U808/ZN (NAND2_X1)
                                                          0.04       2.37 r
  path/genblk1[5].path/path/mult_21/U798/ZN (NAND3_X1)
                                                          0.04       2.40 f
  path/genblk1[5].path/path/mult_21/U826/ZN (NAND2_X1)
                                                          0.04       2.44 r
  path/genblk1[5].path/path/mult_21/U827/ZN (NAND3_X1)
                                                          0.04       2.48 f
  path/genblk1[5].path/path/mult_21/U830/ZN (NAND2_X1)
                                                          0.03       2.50 r
  path/genblk1[5].path/path/mult_21/U770/ZN (AND3_X1)     0.05       2.55 r
  path/genblk1[5].path/path/mult_21/product[31] (mac_b16_g1_7_DW_mult_tc_0)
                                                          0.00       2.55 r
  path/genblk1[5].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                   2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  path/genblk1[5].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.40 r
  library setup time                                     -0.03       2.37
  data required time                                                 2.37
  --------------------------------------------------------------------------
  data required time                                                 2.37
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
