================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat May 04 12:25:54 PDT 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         customconv_ked.prj
    * Solution:        sol1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  3.3 ns
    * C-Synthesis target clock:    3.3 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              6798
FF:               9107
DSP:              15
BRAM:             8
URAM:             0
SRL:              1120


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was NOT met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 3.300       |
| Post-Synthesis | 5.694       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                             | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                             | 6798 | 9107 | 15  | 8    |      |     |        |      |         |          |        |
|   (inst)                                                                         | 3    | 9    |     |      |      |     |        |      |         |          |        |
|   Array2xfMat_8_0_128_128_1_2_U0                                                 | 668  | 921  | 4   |      |      |     |        |      |         |          |        |
|     (Array2xfMat_8_0_128_128_1_2_U0)                                             | 27   | 6    |     |      |      |     |        |      |         |          |        |
|     grp_Axi2Mat_fu_84                                                            | 641  | 915  | 4   |      |      |     |        |      |         |          |        |
|       Axi2AxiStream_U0                                                           | 62   | 43   | 1   |      |      |     |        |      |         |          |        |
|         (Axi2AxiStream_U0)                                                       | 23   | 15   | 1   |      |      |     |        |      |         |          |        |
|         grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108                      | 39   | 28   |     |      |      |     |        |      |         |          |        |
|           (grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108)                  | 2    | 26   |     |      |      |     |        |      |         |          |        |
|           flow_control_loop_pipe_sequential_init_U                               | 37   | 2    |     |      |      |     |        |      |         |          |        |
|       AxiStream2Mat_U0                                                           | 497  | 709  | 3   |      |      |     |        |      |         |          |        |
|         (AxiStream2Mat_U0)                                                       |      | 2    |     |      |      |     |        |      |         |          |        |
|         AxiStream2MatStream_2_U0                                                 | 415  | 688  | 3   |      |      |     |        |      |         |          |        |
|           (AxiStream2MatStream_2_U0)                                             | 37   | 124  |     |      |      |     |        |      |         |          |        |
|           grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58               | 377  | 530  |     |      |      |     |        |      |         |          |        |
|             (grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58)           | 325  | 498  |     |      |      |     |        |      |         |          |        |
|             flow_control_loop_pipe_sequential_init_U                             | 18   | 2    |     |      |      |     |        |      |         |          |        |
|             lshr_8ns_3ns_8_2_1_U25                                               | 11   | 10   |     |      |      |     |        |      |         |          |        |
|             lshr_8ns_3ns_8_2_1_U27                                               | 12   | 10   |     |      |      |     |        |      |         |          |        |
|             shl_8ns_3ns_8_2_1_U26                                                | 11   | 10   |     |      |      |     |        |      |         |          |        |
|           mul_32s_32s_32_5_1_U39                                                 | 1    | 34   | 3   |      |      |     |        |      |         |          |        |
|         cols_c_U                                                                 | 37   | 5    |     |      |      |     |        |      |         |          |        |
|         last_blk_pxl_width_U0                                                    | 2    | 2    |     |      |      |     |        |      |         |          |        |
|         last_blk_width_channel_U                                                 | 4    | 7    |     |      |      |     |        |      |         |          |        |
|         rows_c_U                                                                 | 39   | 5    |     |      |      |     |        |      |         |          |        |
|       cols_c_U                                                                   | 35   | 69   |     |      |      |     |        |      |         |          |        |
|       ldata_U                                                                    | 9    | 21   |     |      |      |     |        |      |         |          |        |
|       rows_c_U                                                                   | 35   | 69   |     |      |      |     |        |      |         |          |        |
|       start_for_AxiStream2Mat_U0_U                                               | 3    | 4    |     |      |      |     |        |      |         |          |        |
|   Block_entry1_proc_U0                                                           | 70   | 65   |     |      |      |     |        |      |         |          |        |
|   control_r_s_axi_U                                                              | 468  | 299  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                                | 110  | 127  |     |      |      |     |        |      |         |          |        |
|   conv_out_c11_U                                                                 | 77   | 6    |     |      |      |     |        |      |         |          |        |
|   conv_out_c_U                                                                   | 70   | 125  |     |      |      |     |        |      |         |          |        |
|   filter2D_0_3_3_0_0_128_128_1_2_2_U0                                            | 654  | 1406 | 9   | 3    |      |     |        |      |         |          |        |
|     (filter2D_0_3_3_0_0_128_128_1_2_2_U0)                                        | 7    | 46   |     |      |      |     |        |      |         |          |        |
|           mac_muladd_16s_8ns_24s_25_4_0_U84                                      |      |      | 1   |      |      |     |        |      |         |          |        |
|           mac_muladd_16s_8ns_24s_25_4_0_U85                                      |      |      | 1   |      |      |     |        |      |         |          |        |
|           mac_muladd_16s_8ns_24s_25_4_0_U86                                      |      |      | 1   |      |      |     |        |      |         |          |        |
|           mac_muladd_16s_8ns_25s_26_4_0_U87                                      |      |      | 1   |      |      |     |        |      |         |          |        |
|           mac_muladd_16s_8ns_26s_27_4_0_U88                                      | 1    |      | 1   |      |      |     |        |      |         |          |        |
|           mac_muladd_16s_8ns_27s_28_4_0_U89                                      | 2    |      | 1   |      |      |     |        |      |         |          |        |
|           mul_16s_8ns_24_4_0_U80                                                 |      |      | 1   |      |      |     |        |      |         |          |        |
|           mul_16s_8ns_24_4_0_U81                                                 |      |      | 1   |      |      |     |        |      |         |          |        |
|           mul_16s_8ns_24_4_0_U82                                                 | 1    |      | 1   |      |      |     |        |      |         |          |        |
|         k_buf_1_U                                                                | 8    |      |     | 1    |      |     |        |      |         |          |        |
|         k_buf_2_U                                                                | 20   |      |     | 1    |      |     |        |      |         |          |        |
|         k_buf_U                                                                  | 2    |      |     | 1    |      |     |        |      |         |          |        |
|         sparsemux_7_2_8_1_1_U115                                                 | 8    |      |     |      |      |     |        |      |         |          |        |
|         sparsemux_7_2_8_1_1_U116                                                 | 8    |      |     |      |      |     |        |      |         |          |        |
|         sparsemux_7_2_8_1_1_U117                                                 | 8    |      |     |      |      |     |        |      |         |          |        |
|   gmem0_m_axi_U                                                                  | 661  | 854  |     | 1    |      |     |        |      |         |          |        |
|   gmem1_m_axi_U                                                                  | 583  | 798  |     | 1    |      |     |        |      |         |          |        |
|   gmem2_m_axi_U                                                                  | 1515 | 1980 |     | 2    |      |     |        |      |         |          |        |
|   gmem3_m_axi_U                                                                  | 879  | 1146 |     | 1    |      |     |        |      |         |          |        |
|   imgInput_cols_c13_channel_U                                                    | 45   | 69   |     |      |      |     |        |      |         |          |        |
|   imgInput_cols_c_U                                                              | 21   | 37   |     |      |      |     |        |      |         |          |        |
|   imgInput_data_U                                                                | 12   | 21   |     |      |      |     |        |      |         |          |        |
|   imgInput_rows_c12_channel_U                                                    | 38   | 69   |     |      |      |     |        |      |         |          |        |
|   imgInput_rows_c_U                                                              | 21   | 37   |     |      |      |     |        |      |         |          |        |
|   imgOutput_cols_channel_U                                                       | 41   | 5    |     |      |      |     |        |      |         |          |        |
|   imgOutput_data_U                                                               | 13   | 21   |     |      |      |     |        |      |         |          |        |
|   imgOutput_rows_channel_U                                                       | 26   | 5    |     |      |      |     |        |      |         |          |        |
|   maxpool_out_c_U                                                                | 77   | 6    |     |      |      |     |        |      |         |          |        |
|   pool_gpt_U0                                                                    | 232  | 489  |     |      |      |     |        |      |         |          |        |
|     (pool_gpt_U0)                                                                | 73   | 139  |     |      |      |     |        |      |         |          |        |
|       add_64ns_64ns_64_2_1_U237                                                  | 15   | 65   |     |      |      |     |        |      |         |          |        |
|       add_64ns_64ns_64_2_1_U238                                                  | 13   | 33   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                                   | 31   | 2    |     |      |      |     |        |      |         |          |        |
|   xfMat2Array_8_0_128_128_1_2_1_U0                                               | 514  | 612  | 2   |      |      |     |        |      |         |          |        |
|     (xfMat2Array_8_0_128_128_1_2_1_U0)                                           | 3    | 30   |     |      |      |     |        |      |         |          |        |
|     grp_Mat2Axi_fu_74                                                            | 511  | 582  | 2   |      |      |     |        |      |         |          |        |
|       (grp_Mat2Axi_fu_74)                                                        |      | 3    |     |      |      |     |        |      |         |          |        |
|       AxiStream2Axi_U0                                                           | 92   | 118  |     |      |      |     |        |      |         |          |        |
|         (AxiStream2Axi_U0)                                                       | 48   | 75   |     |      |      |     |        |      |         |          |        |
|         grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67                          | 44   | 43   |     |      |      |     |        |      |         |          |        |
|           (grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67)                      | 10   | 41   |     |      |      |     |        |      |         |          |        |
|           flow_control_loop_pipe_sequential_init_U                               | 34   | 2    |     |      |      |     |        |      |         |          |        |
|       Mat2AxiStream_U0                                                           | 253  | 328  | 1   |      |      |     |        |      |         |          |        |
|         (Mat2AxiStream_U0)                                                       |      | 2    |     |      |      |     |        |      |         |          |        |
|         MatStream2AxiStream_2_U0                                                 | 168  | 307  | 1   |      |      |     |        |      |         |          |        |
|           (MatStream2AxiStream_2_U0)                                             | 35   | 105  |     |      |      |     |        |      |         |          |        |
|           grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79     | 133  | 202  |     |      |      |     |        |      |         |          |        |
|             (grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79) | 118  | 183  |     |      |      |     |        |      |         |          |        |
|             flow_control_loop_pipe_sequential_init_U                             | 10   | 2    |     |      |      |     |        |      |         |          |        |
|             lshr_8ns_8ns_8_2_1_U188                                              | 1    | 9    |     |      |      |     |        |      |         |          |        |
|             shl_8ns_4ns_8_2_1_U186                                               | 4    | 8    |     |      |      |     |        |      |         |          |        |
|           mul_16ns_16ns_32_4_1_U200                                              |      |      | 1   |      |      |     |        |      |         |          |        |
|         cols_c_U                                                                 | 44   | 5    |     |      |      |     |        |      |         |          |        |
|         last_blk_pxl_width_1_U0                                                  | 6    | 2    |     |      |      |     |        |      |         |          |        |
|         last_blk_width_channel_U                                                 | 6    | 7    |     |      |      |     |        |      |         |          |        |
|         rows_c_U                                                                 | 29   | 5    |     |      |      |     |        |      |         |          |        |
|       Mat2Axi_Block_entry24_proc_U0                                              | 1    | 16   |     |      |      |     |        |      |         |          |        |
|       addrbound_U0                                                               | 17   | 21   | 1   |      |      |     |        |      |         |          |        |
|       axibound_U                                                                 | 38   | 35   |     |      |      |     |        |      |         |          |        |
|       dout_c_U                                                                   | 75   | 5    |     |      |      |     |        |      |         |          |        |
|       ldata_U                                                                    | 13   | 21   |     |      |      |     |        |      |         |          |        |
|       p_channel_U                                                                | 22   | 35   |     |      |      |     |        |      |         |          |        |
+----------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 12.78% | OK     |
| FD                                                        | 50%       | 8.56%  | OK     |
| LUTRAM+SRL                                                | 25%       | 6.44%  | OK     |
| MUXF7                                                     | 15%       | 0.13%  | OK     |
| DSP                                                       | 80%       | 6.82%  | OK     |
| RAMB/FIFO                                                 | 80%       | 2.86%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 4.84%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 292    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.83   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 94     | REVIEW |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 100    | REVIEW |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was NOT met
+--------+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path   |  SLACK | STARTPOINT PIN                                          | ENDPOINT PIN                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|        |        |                                                         |                                                         |              |            |                |          DELAY |        DELAY |
+--------+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1  | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R  |            7 |         30 |          5.196 |          1.295 |        3.901 |
| Path2  | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R |            7 |         30 |          5.196 |          1.295 |        3.901 |
| Path3  | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R |            7 |         30 |          5.196 |          1.295 |        3.901 |
| Path4  | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R |            7 |         30 |          5.196 |          1.295 |        3.901 |
| Path5  | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R |            7 |         30 |          5.196 |          1.295 |        3.901 |
| Path6  | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R |            7 |         30 |          5.196 |          1.295 |        3.901 |
| Path7  | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R |            7 |         30 |          5.196 |          1.295 |        3.901 |
| Path8  | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R |            7 |         30 |          5.196 |          1.295 |        3.901 |
| Path9  | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R |            7 |         30 |          5.196 |          1.295 |        3.901 |
| Path10 | -2.394 | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/R |            7 |         30 |          5.196 |          1.295 |        3.901 |
+--------+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]                                           | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]                                          | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]                                          | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]                                          | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]                                          | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path6 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]                                          | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path7 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]                                          | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path8 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]                                          | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path9 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]                                          | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path10 Cells                                                                                   | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]                                          | FLOP_LATCH.flop.FDRE |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0 | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7                      | LUT.others.LUT4      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0    | LUT.others.LUT6      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0    | LUT.others.LUT5      |
    | gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]                                          | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------+
| Report Type              | Report Location                                                       |
+--------------------------+-----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/Filter2d_accel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/Filter2d_accel_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/Filter2d_accel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/Filter2d_accel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/Filter2d_accel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/Filter2d_accel_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------------+


