--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2457 paths analyzed, 402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.667ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X32Y163.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/nuke_i (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 0)
  Clock Path Skew:      -2.999ns (1.579 - 4.578)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/nuke_i to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.AQ      Tcko                  0.337   system/rst/nuke_i
                                                       system/rst/nuke_i
    SLICE_X32Y163.AX     net (fanout=1)        2.596   system/rst/nuke_i
    SLICE_X32Y163.CLK    Tds                   0.370   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (0.707ns logic, 2.596ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X42Y179.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.927 - 0.998)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y168.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X42Y169.D6     net (fanout=2)        0.368   system/rst/clkdiv/rst_b
    SLICE_X42Y169.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X42Y179.SR     net (fanout=7)        1.196   system/rst/clkdiv/rst_b_inv
    SLICE_X42Y179.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.940ns logic, 1.564ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric_o (SLICE_X14Y114.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_18 (FF)
  Destination:          system/rst/rst_fabric_o (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (1.362 - 1.437)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_18 to system/rst/rst_fabric_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.CQ     Tcko                  0.381   system/rst/rst_fabric.timer<19>
                                                       system/rst/rst_fabric.timer_18
    SLICE_X12Y136.C1     net (fanout=2)        0.918   system/rst/rst_fabric.timer<18>
    SLICE_X12Y136.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<76>
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X13Y134.A3     net (fanout=2)        0.638   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>1
    SLICE_X13Y134.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>7
    SLICE_X14Y114.CE     net (fanout=1)        1.054   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o
    SLICE_X14Y114.CLK    Tceck                 0.284   user_reset
                                                       system/rst/rst_fabric_o
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.801ns logic, 2.610ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_23 (FF)
  Destination:          system/rst/rst_fabric_o (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.281ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (1.362 - 1.439)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_23 to system/rst/rst_fabric_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y142.DQ     Tcko                  0.381   system/rst/rst_fabric.timer<23>
                                                       system/rst/rst_fabric.timer_23
    SLICE_X12Y136.C2     net (fanout=2)        0.788   system/rst/rst_fabric.timer<23>
    SLICE_X12Y136.C      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<76>
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X13Y134.A3     net (fanout=2)        0.638   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>1
    SLICE_X13Y134.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>7
    SLICE_X14Y114.CE     net (fanout=1)        1.054   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o
    SLICE_X14Y114.CLK    Tceck                 0.284   user_reset
                                                       system/rst/rst_fabric_o
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (0.801ns logic, 2.480ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_17 (FF)
  Destination:          system/rst/rst_fabric_o (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (1.362 - 1.437)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_17 to system/rst/rst_fabric_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.BQ     Tcko                  0.381   system/rst/rst_fabric.timer<19>
                                                       system/rst/rst_fabric.timer_17
    SLICE_X12Y136.A1     net (fanout=2)        0.792   system/rst/rst_fabric.timer<17>
    SLICE_X12Y136.A      Tilo                  0.068   usr/txIla/U0/iTRIG_IN<76>
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>1
    SLICE_X13Y134.A2     net (fanout=2)        0.595   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>
    SLICE_X13Y134.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>7
    SLICE_X14Y114.CE     net (fanout=1)        1.054   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o
    SLICE_X14Y114.CLK    Tceck                 0.284   user_reset
                                                       system/rst/rst_fabric_o
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (0.801ns logic, 2.441ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_0 (SLICE_X105Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_0 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y111.AQ    Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_0
    SLICE_X105Y111.A5    net (fanout=3)        0.066   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<0>
    SLICE_X105Y111.CLK   Tah         (-Th)     0.017   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<0>_rt
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/Mcount_reset_dly_ctr_cy<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_4 (SLICE_X105Y112.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_4 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y112.AQ    Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_4
    SLICE_X105Y112.A5    net (fanout=2)        0.066   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<4>
    SLICE_X105Y112.CLK   Tah         (-Th)     0.017   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/Mcount_reset_dly_ctr_lut<4>_INV_0
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/Mcount_reset_dly_ctr_cy<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (SLICE_X105Y113.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y113.AQ    Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    SLICE_X105Y113.A5    net (fanout=3)        0.066   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<8>
    SLICE_X105Y113.CLK   Tah         (-Th)     0.017   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/Mcount_reset_dly_ctr_lut<8>_INV_0
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/Mcount_reset_dly_ctr_xor<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44106 paths analyzed, 13408 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.113ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24 (SLICE_X61Y87.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.232ns (0.777 - 1.009)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.AQ     Tcko                  0.337   system/mac_rx_valid<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y138.A2     net (fanout=133)      1.270   system/mac_rx_valid<2>
    SLICE_X82Y138.AMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y100.A4     net (fanout=532)      3.016   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y100.AMUX   Tilo                  0.186   usr/rxIla/U0/iTRIG_IN<631>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y87.SR      net (fanout=6)        1.328   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y87.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.232ns logic, 5.614ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.219ns (0.777 - 0.996)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y138.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y138.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y138.AMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y100.A4     net (fanout=532)      3.016   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y100.AMUX   Tilo                  0.186   usr/rxIla/U0/iTRIG_IN<631>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y87.SR      net (fanout=6)        1.328   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y87.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24
    -------------------------------------------------  ---------------------------
    Total                                      5.810ns (1.276ns logic, 4.534ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_drop (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (0.777 - 1.022)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_drop to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y130.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_rarp
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_drop
    SLICE_X67Y100.A2     net (fanout=12)       3.216   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_rarp
    SLICE_X67Y100.AMUX   Tilo                  0.194   usr/rxIla/U0/iTRIG_IN<631>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y87.SR      net (fanout=6)        1.328   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y87.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_24
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (1.088ns logic, 4.544ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25 (SLICE_X61Y87.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.232ns (0.777 - 1.009)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.AQ     Tcko                  0.337   system/mac_rx_valid<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y138.A2     net (fanout=133)      1.270   system/mac_rx_valid<2>
    SLICE_X82Y138.AMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y100.A4     net (fanout=532)      3.016   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y100.AMUX   Tilo                  0.186   usr/rxIla/U0/iTRIG_IN<631>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y87.SR      net (fanout=6)        1.328   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y87.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.232ns logic, 5.614ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.219ns (0.777 - 0.996)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y138.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y138.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y138.AMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y100.A4     net (fanout=532)      3.016   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y100.AMUX   Tilo                  0.186   usr/rxIla/U0/iTRIG_IN<631>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y87.SR      net (fanout=6)        1.328   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y87.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25
    -------------------------------------------------  ---------------------------
    Total                                      5.810ns (1.276ns logic, 4.534ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_drop (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (0.777 - 1.022)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_drop to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y130.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_rarp
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_drop
    SLICE_X67Y100.A2     net (fanout=12)       3.216   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_rarp
    SLICE_X67Y100.AMUX   Tilo                  0.194   usr/rxIla/U0/iTRIG_IN<631>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y87.SR      net (fanout=6)        1.328   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y87.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_25
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (1.088ns logic, 4.544ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26 (SLICE_X61Y87.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.232ns (0.777 - 1.009)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.AQ     Tcko                  0.337   system/mac_rx_valid<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y138.A2     net (fanout=133)      1.270   system/mac_rx_valid<2>
    SLICE_X82Y138.AMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y100.A4     net (fanout=532)      3.016   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y100.AMUX   Tilo                  0.186   usr/rxIla/U0/iTRIG_IN<631>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y87.SR      net (fanout=6)        1.328   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y87.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.232ns logic, 5.614ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.219ns (0.777 - 0.996)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y138.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y138.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X82Y138.AMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y100.A4     net (fanout=532)      3.016   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y100.AMUX   Tilo                  0.186   usr/rxIla/U0/iTRIG_IN<631>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y87.SR      net (fanout=6)        1.328   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y87.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26
    -------------------------------------------------  ---------------------------
    Total                                      5.810ns (1.276ns logic, 4.534ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_drop (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (0.777 - 1.022)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_drop to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y130.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_rarp
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_drop
    SLICE_X67Y100.A2     net (fanout=12)       3.216   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_rarp
    SLICE_X67Y100.AMUX   Tilo                  0.194   usr/rxIla/U0/iTRIG_IN<631>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y87.SR      net (fanout=6)        1.328   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y87.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_26
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (1.088ns logic, 4.544ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_123 (SLICE_X74Y120.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_115 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.480 - 0.374)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_115 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y119.DQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<115>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_115
    SLICE_X74Y120.D5     net (fanout=1)        0.119   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<115>
    SLICE_X74Y120.CLK    Tah         (-Th)     0.077   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<123>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_ip_pkt.pkt_data[127]_MAC_addr[47]_mux_27_OUT271
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_123
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.021ns logic, 0.119ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAMB36_X5Y23.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.476 - 0.324)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y118.CQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_3
    RAMB36_X5Y23.ADDRARDADDRL14 net (fanout=34)       0.213   system/phy_en.phy_ipb_ctrl/udp_if/rx_write_buffer<3>
    RAMB36_X5Y23.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    --------------------------------------------------------  ---------------------------
    Total                                             0.214ns (0.001ns logic, 0.213ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAMB36_X5Y23.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.476 - 0.324)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y118.CQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_3
    RAMB36_X5Y23.ADDRARDADDRU14 net (fanout=34)       0.214   system/phy_en.phy_ipb_ctrl/udp_if/rx_write_buffer<3>
    RAMB36_X5Y23.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    --------------------------------------------------------  ---------------------------
    Total                                             0.215ns (0.001ns logic, 0.214ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44144 paths analyzed, 13416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.352ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6 (SLICE_X81Y101.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.169ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (0.864 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y67.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X75Y55.A2      net (fanout=138)      1.846   system/mac_rx_valid<0>
    SLICE_X75Y55.AMUX    Tilo                  0.194   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y97.B5      net (fanout=537)      3.641   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y97.BMUX    Tilo                  0.196   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y101.CE     net (fanout=6)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y101.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6
    -------------------------------------------------  ---------------------------
    Total                                      7.169ns (1.045ns logic, 6.124ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 2)
  Clock Path Skew:      -0.112ns (0.864 - 0.976)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y55.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X75Y55.A5      net (fanout=1)        0.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X75Y55.AMUX    Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y97.B5      net (fanout=537)      3.641   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y97.BMUX    Tilo                  0.196   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y101.CE     net (fanout=6)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y101.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.044ns logic, 4.456ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (0.864 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y67.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y97.B1      net (fanout=138)      2.303   system/mac_rx_valid<0>
    SLICE_X81Y97.BMUX    Tilo                  0.197   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y101.CE     net (fanout=6)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y101.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_6
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (0.852ns logic, 2.940ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8 (SLICE_X81Y101.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.169ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (0.864 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y67.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X75Y55.A2      net (fanout=138)      1.846   system/mac_rx_valid<0>
    SLICE_X75Y55.AMUX    Tilo                  0.194   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y97.B5      net (fanout=537)      3.641   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y97.BMUX    Tilo                  0.196   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y101.CE     net (fanout=6)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y101.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8
    -------------------------------------------------  ---------------------------
    Total                                      7.169ns (1.045ns logic, 6.124ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 2)
  Clock Path Skew:      -0.112ns (0.864 - 0.976)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y55.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X75Y55.A5      net (fanout=1)        0.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X75Y55.AMUX    Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y97.B5      net (fanout=537)      3.641   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y97.BMUX    Tilo                  0.196   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y101.CE     net (fanout=6)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y101.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.044ns logic, 4.456ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (0.864 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y67.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y97.B1      net (fanout=138)      2.303   system/mac_rx_valid<0>
    SLICE_X81Y97.BMUX    Tilo                  0.197   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y101.CE     net (fanout=6)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y101.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_8
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (0.852ns logic, 2.940ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10 (SLICE_X81Y101.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.169ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (0.864 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y67.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X75Y55.A2      net (fanout=138)      1.846   system/mac_rx_valid<0>
    SLICE_X75Y55.AMUX    Tilo                  0.194   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y97.B5      net (fanout=537)      3.641   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y97.BMUX    Tilo                  0.196   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y101.CE     net (fanout=6)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y101.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10
    -------------------------------------------------  ---------------------------
    Total                                      7.169ns (1.045ns logic, 6.124ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 2)
  Clock Path Skew:      -0.112ns (0.864 - 0.976)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y55.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X75Y55.A5      net (fanout=1)        0.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X75Y55.AMUX    Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y97.B5      net (fanout=537)      3.641   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y97.BMUX    Tilo                  0.196   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y101.CE     net (fanout=6)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y101.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.044ns logic, 4.456ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (0.864 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y67.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y97.B1      net (fanout=138)      2.303   system/mac_rx_valid<0>
    SLICE_X81Y97.BMUX    Tilo                  0.197   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y101.CE     net (fanout=6)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y101.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_10
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (0.852ns logic, 2.940ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X4Y10.ADDRARDADDRL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.446 - 0.294)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X73Y53.CQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_to_set_buf<4>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5
    RAMB36_X4Y10.ADDRARDADDRL5 net (fanout=39)       0.180   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<5>
    RAMB36_X4Y10.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    -------------------------------------------------------  ---------------------------
    Total                                            0.181ns (0.001ns logic, 0.180ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X4Y10.ADDRARDADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.446 - 0.294)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X73Y53.CQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_to_set_buf<4>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5
    RAMB36_X4Y10.ADDRARDADDRU5 net (fanout=39)       0.181   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<5>
    RAMB36_X4Y10.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    -------------------------------------------------------  ---------------------------
    Total                                            0.182ns (0.001ns logic, 0.181ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X4Y10.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.446 - 0.292)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y58.CQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_2
    RAMB36_X4Y10.DIADI2     net (fanout=5)        0.294   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<2>
    RAMB36_X4Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    ----------------------------------------------------  ---------------------------
    Total                                         0.194ns (-0.100ns logic, 0.294ns route)
                                                          (-51.5% logic, 151.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X33Y72.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (1.505 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y130.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y73.A3      net (fanout=23)       3.179   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y73.AMUX    Tilo                  0.189   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X33Y72.CE      net (fanout=2)        0.386   system/cdce_synch/_n0067_inv
    SLICE_X33Y72.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.888ns logic, 3.565ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (1.505 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y130.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X32Y73.A5      net (fanout=22)       2.852   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X32Y73.AMUX    Tilo                  0.196   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X33Y72.CE      net (fanout=2)        0.386   system/cdce_synch/_n0067_inv
    SLICE_X33Y72.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (0.979ns logic, 3.238ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X32Y73.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (1.505 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y130.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y73.A3      net (fanout=23)       3.179   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y73.AMUX    Tilo                  0.189   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X32Y73.CE      net (fanout=2)        0.133   system/cdce_synch/_n0067_inv
    SLICE_X32Y73.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (0.854ns logic, 3.312ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (1.505 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y130.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X32Y73.A5      net (fanout=22)       2.852   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X32Y73.AMUX    Tilo                  0.196   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X32Y73.CE      net (fanout=2)        0.133   system/cdce_synch/_n0067_inv
    SLICE_X32Y73.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.945ns logic, 2.985ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X32Y73.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (1.505 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y130.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y73.A3      net (fanout=23)       3.179   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y73.CLK     Tas                   0.030   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/cdce_control.state_cdce_control.state[1]_fsm_pwrdown_Mux_8_o1
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (0.411ns logic, 3.179ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X11Y129.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y129.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X11Y129.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_0
    SLICE_X11Y129.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_4 (SLICE_X9Y130.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_4 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_4 to system/cdce_synch/cdce_control.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y130.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_4
    SLICE_X9Y130.A5      net (fanout=3)        0.071   system/cdce_synch/cdce_control.timer_4
    SLICE_X9Y130.CLK     Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT151
                                                       system/cdce_synch/cdce_control.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X10Y132.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y132.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X10Y132.A5     net (fanout=3)        0.076   system/cdce_synch/cdce_control.timer_8
    SLICE_X10Y132.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.039ns logic, 0.076ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR/I
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR/I
  Location pin: BUFR_X2Y1.I
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 354 paths analyzed, 132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X57Y30.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.585ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (1.710 - 1.790)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y25.DQ      Tcko                  0.337   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X57Y30.CX      net (fanout=1)        2.214   usr/sync_from_vio<12>
    SLICE_X57Y30.CLK     Tdick                 0.034   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.371ns logic, 2.214ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6 (SLICE_X82Y24.A2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_3 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.590ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.701 - 0.755)
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_3 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.BQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_3
    SLICE_X83Y24.C2      net (fanout=4)        0.598   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<3>
    SLICE_X83Y24.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1_SW0
    SLICE_X83Y24.B6      net (fanout=1)        0.364   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N01
    SLICE_X83Y24.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A5      net (fanout=4)        0.310   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<10>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT511
    SLICE_X82Y24.A2      net (fanout=8)        0.613   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT51
    SLICE_X82Y24.CLK     Tas                   0.041   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<9>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT81
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (0.705ns logic, 1.885ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.587ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.701 - 0.755)
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.AQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1
    SLICE_X83Y24.C3      net (fanout=6)        0.607   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<1>
    SLICE_X83Y24.CMUX    Tilo                  0.179   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1_SW0
    SLICE_X83Y24.B6      net (fanout=1)        0.364   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N01
    SLICE_X83Y24.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A5      net (fanout=4)        0.310   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<10>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT511
    SLICE_X82Y24.A2      net (fanout=8)        0.613   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT51
    SLICE_X82Y24.CLK     Tas                   0.041   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<9>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT81
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.693ns logic, 1.894ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_0 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.475ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.701 - 0.755)
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_0 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.AMUX    Tshcko                0.422   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_0
    SLICE_X83Y24.C4      net (fanout=5)        0.403   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<0>
    SLICE_X83Y24.CMUX    Tilo                  0.186   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1_SW0
    SLICE_X83Y24.B6      net (fanout=1)        0.364   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N01
    SLICE_X83Y24.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A5      net (fanout=4)        0.310   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<10>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT511
    SLICE_X82Y24.A2      net (fanout=8)        0.613   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT51
    SLICE_X82Y24.CLK     Tas                   0.041   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<9>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT81
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.785ns logic, 1.690ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8 (SLICE_X82Y24.B2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_3 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.701 - 0.755)
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_3 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.BQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_3
    SLICE_X83Y24.C2      net (fanout=4)        0.598   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<3>
    SLICE_X83Y24.CMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1_SW0
    SLICE_X83Y24.B6      net (fanout=1)        0.364   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N01
    SLICE_X83Y24.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A5      net (fanout=4)        0.310   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<10>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT511
    SLICE_X82Y24.B2      net (fanout=8)        0.625   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT51
    SLICE_X82Y24.CLK     Tas                   0.028   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<9>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT101
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (0.692ns logic, 1.897ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.586ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.701 - 0.755)
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.AQ      Tcko                  0.337   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1
    SLICE_X83Y24.C3      net (fanout=6)        0.607   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<1>
    SLICE_X83Y24.CMUX    Tilo                  0.179   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1_SW0
    SLICE_X83Y24.B6      net (fanout=1)        0.364   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N01
    SLICE_X83Y24.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A5      net (fanout=4)        0.310   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<10>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT511
    SLICE_X82Y24.B2      net (fanout=8)        0.625   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT51
    SLICE_X82Y24.CLK     Tas                   0.028   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<9>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT101
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (0.680ns logic, 1.906ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_0 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.701 - 0.755)
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_0 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.AMUX    Tshcko                0.422   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_0
    SLICE_X83Y24.C4      net (fanout=5)        0.403   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<0>
    SLICE_X83Y24.CMUX    Tilo                  0.186   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1_SW0
    SLICE_X83Y24.B6      net (fanout=1)        0.364   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N01
    SLICE_X83Y24.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/N2
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A5      net (fanout=4)        0.310   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/GND_762_o_main.timer[10]_equal_17_o<10>1
    SLICE_X85Y24.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<10>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT511
    SLICE_X82Y24.B2      net (fanout=8)        0.625   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT51
    SLICE_X82Y24.CLK     Tas                   0.028   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<9>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT101
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.772ns logic, 1.702ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.state_FSM_FFd1 (SLICE_X84Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_10 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_10 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y24.BQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<10>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_10
    SLICE_X84Y24.A6      net (fanout=5)        0.054   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<10>
    SLICE_X84Y24.CLK     Tah         (-Th)     0.076   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.state_FSM_FFd3
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.state_FSM_FFd1-In1
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.022ns logic, 0.054ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_4 (SLICE_X81Y24.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_4 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_4 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.CQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_4
    SLICE_X81Y24.C5      net (fanout=4)        0.071   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<4>
    SLICE_X81Y24.CLK     Tah         (-Th)     0.056   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT61
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1 (SLICE_X81Y24.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1 (FF)
  Destination:          usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Destination Clock:    usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/mgtrefclktx_bufr rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1 to usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.AQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1
    SLICE_X81Y24.A5      net (fanout=6)        0.075   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<1>
    SLICE_X81Y24.CLK     Tah         (-Th)     0.055   usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer<5>
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/Mmux_main.state[2]_X_172_o_wide_mux_21_OUT31
                                                       usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/main.timer_1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.043ns logic, 0.075ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR/I
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR/I
  Location pin: BUFR_X2Y1.I
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y8.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y20.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram1_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X59Y15.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram2_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y118.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1157496 paths analyzed, 17631 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.388ns.
--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_data_10 (SLICE_X34Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.789ns (Levels of Logic = 0)
  Clock Path Skew:      2.807ns (4.335 - 1.528)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/flash_if/flashInterface/FLASH_O_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y108.SR     net (fanout=326)      8.113   user_reset
    SLICE_X34Y108.CLK    Trck                  0.295   system/flash_w_data<5>
                                                       system/flash_if/flashInterface/FLASH_O_data_10
    -------------------------------------------------  ---------------------------
    Total                                      8.789ns (0.676ns logic, 8.113ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_data_0 (SLICE_X34Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.789ns (Levels of Logic = 0)
  Clock Path Skew:      2.807ns (4.335 - 1.528)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/flash_if/flashInterface/FLASH_O_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y108.SR     net (fanout=326)      8.113   user_reset
    SLICE_X34Y108.CLK    Trck                  0.295   system/flash_w_data<5>
                                                       system/flash_if/flashInterface/FLASH_O_data_0
    -------------------------------------------------  ---------------------------
    Total                                      8.789ns (0.676ns logic, 8.113ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_data_9 (SLICE_X34Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.789ns (Levels of Logic = 0)
  Clock Path Skew:      2.807ns (4.335 - 1.528)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/flash_if/flashInterface/FLASH_O_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y108.SR     net (fanout=326)      8.113   user_reset
    SLICE_X34Y108.CLK    Trck                  0.295   system/flash_w_data<5>
                                                       system/flash_if/flashInterface/FLASH_O_data_9
    -------------------------------------------------  ---------------------------
    Total                                      8.789ns (0.676ns logic, 8.113ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/ctrlfsmprev_0 (SLICE_X17Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/mst.i2c_m/u2/ctrlfsmprev_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 0)
  Clock Path Skew:      3.354ns (4.789 - 1.435)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/mst.i2c_m/u2/ctrlfsmprev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.307   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X17Y6.SR       net (fanout=326)      3.230   user_reset
    SLICE_X17Y6.CLK      Tremck      (-Th)    -0.188   system/mst.i2c_m/u2/ctrlfsmprev<1>
                                                       system/mst.i2c_m/u2/ctrlfsmprev_0
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (0.495ns logic, 3.230ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/ctrlfsmprev_1 (SLICE_X17Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/mst.i2c_m/u2/ctrlfsmprev_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 0)
  Clock Path Skew:      3.354ns (4.789 - 1.435)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/mst.i2c_m/u2/ctrlfsmprev_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.307   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X17Y6.SR       net (fanout=326)      3.230   user_reset
    SLICE_X17Y6.CLK      Tremck      (-Th)    -0.188   system/mst.i2c_m/u2/ctrlfsmprev<1>
                                                       system/mst.i2c_m/u2/ctrlfsmprev_1
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (0.495ns logic, 3.230ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_o_24 (SLICE_X48Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_o_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 0)
  Clock Path Skew:      3.294ns (4.729 - 1.435)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.307   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X48Y56.SR      net (fanout=326)      3.170   user_reset
    SLICE_X48Y56.CLK     Tremck      (-Th)    -0.188   system/ip_addr<27>
                                                       system/ip_mac/ip_addr_o_24
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (0.495ns logic, 3.170ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y8.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y20.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98706 paths analyzed, 1640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.592ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/main_process.counter_16 (SLICE_X66Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram1_if/bist/main_process.counter_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.573ns (Levels of Logic = 1)
  Clock Path Skew:      3.040ns (4.568 - 1.528)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram1_if/bist/main_process.counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X57Y73.B1      net (fanout=326)      3.339   user_reset
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X66Y9.SR       net (fanout=91)       4.361   system/sram1_if/bistReset_from_sramInterfaceIoControl
    SLICE_X66Y9.CLK      Trck                  0.295   system/sram1_if/bist/main_process.counter<21>
                                                       system/sram1_if/bist/main_process.counter_16
    -------------------------------------------------  ---------------------------
    Total                                      8.573ns (0.873ns logic, 7.700ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/bist/main_process.counter_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      6.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (2.883 - 2.840)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/bist/main_process.counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y86.AQ      Tcko                  0.337   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X57Y73.B2      net (fanout=85)       1.667   system/regs_from_ipbus<8><0>
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X66Y9.SR       net (fanout=91)       4.361   system/sram1_if/bistReset_from_sramInterfaceIoControl
    SLICE_X66Y9.CLK      Trck                  0.295   system/sram1_if/bist/main_process.counter<21>
                                                       system/sram1_if/bist/main_process.counter_16
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (0.829ns logic, 6.028ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/main_process.counter_15 (SLICE_X66Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram1_if/bist/main_process.counter_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.573ns (Levels of Logic = 1)
  Clock Path Skew:      3.040ns (4.568 - 1.528)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram1_if/bist/main_process.counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X57Y73.B1      net (fanout=326)      3.339   user_reset
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X66Y9.SR       net (fanout=91)       4.361   system/sram1_if/bistReset_from_sramInterfaceIoControl
    SLICE_X66Y9.CLK      Trck                  0.295   system/sram1_if/bist/main_process.counter<21>
                                                       system/sram1_if/bist/main_process.counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.573ns (0.873ns logic, 7.700ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/bist/main_process.counter_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      6.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (2.883 - 2.840)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/bist/main_process.counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y86.AQ      Tcko                  0.337   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X57Y73.B2      net (fanout=85)       1.667   system/regs_from_ipbus<8><0>
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X66Y9.SR       net (fanout=91)       4.361   system/sram1_if/bistReset_from_sramInterfaceIoControl
    SLICE_X66Y9.CLK      Trck                  0.295   system/sram1_if/bist/main_process.counter<21>
                                                       system/sram1_if/bist/main_process.counter_15
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (0.829ns logic, 6.028ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/main_process.counter_17 (SLICE_X66Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram1_if/bist/main_process.counter_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.573ns (Levels of Logic = 1)
  Clock Path Skew:      3.040ns (4.568 - 1.528)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram1_if/bist/main_process.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X57Y73.B1      net (fanout=326)      3.339   user_reset
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X66Y9.SR       net (fanout=91)       4.361   system/sram1_if/bistReset_from_sramInterfaceIoControl
    SLICE_X66Y9.CLK      Trck                  0.295   system/sram1_if/bist/main_process.counter<21>
                                                       system/sram1_if/bist/main_process.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      8.573ns (0.873ns logic, 7.700ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/bist/main_process.counter_17 (FF)
  Requirement:          32.000ns
  Data Path Delay:      6.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (2.883 - 2.840)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/bist/main_process.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y86.AQ      Tcko                  0.337   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X57Y73.B2      net (fanout=85)       1.667   system/regs_from_ipbus<8><0>
    SLICE_X57Y73.BMUX    Tilo                  0.197   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X66Y9.SR       net (fanout=91)       4.361   system/sram1_if/bistReset_from_sramInterfaceIoControl
    SLICE_X66Y9.CLK      Trck                  0.295   system/sram1_if/bist/main_process.counter<21>
                                                       system/sram1_if/bist/main_process.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (0.829ns logic, 6.028ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_12 (SLICE_X56Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_12 (FF)
  Destination:          system/sram1_if/bist/addr_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.442 - 0.411)
  Source Clock:         system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_12 to system/sram1_if/bist/addr_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y22.AQ      Tcko                  0.098   system/sram1_if/bist/addr_rr<15>
                                                       system/sram1_if/bist/addr_rr_12
    SLICE_X56Y22.AX      net (fanout=1)        0.095   system/sram1_if/bist/addr_rr<12>
    SLICE_X56Y22.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<15>
                                                       system/sram1_if/bist/addr_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.009ns logic, 0.095ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_14 (SLICE_X56Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_14 (FF)
  Destination:          system/sram1_if/bist/addr_r_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.442 - 0.411)
  Source Clock:         system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_14 to system/sram1_if/bist/addr_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y22.CQ      Tcko                  0.098   system/sram1_if/bist/addr_rr<15>
                                                       system/sram1_if/bist/addr_rr_14
    SLICE_X56Y22.CX      net (fanout=1)        0.096   system/sram1_if/bist/addr_rr<14>
    SLICE_X56Y22.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<15>
                                                       system/sram1_if/bist/addr_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/ADDR_O_2 (SLICE_X58Y24.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_r_2 (FF)
  Destination:          system/sram1_if/bist/ADDR_O_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.089ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_r_2 to system/sram1_if/bist/ADDR_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y24.CQ      Tcko                  0.098   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_2
    SLICE_X58Y24.C5      net (fanout=1)        0.073   system/sram1_if/bist/addr_r<2>
    SLICE_X58Y24.CLK     Tah         (-Th)     0.082   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r<2>_rt
                                                       system/sram1_if/bist/ADDR_O_2
    -------------------------------------------------  ---------------------------
    Total                                      0.089ns (0.016ns logic, 0.073ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram1_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X59Y15.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137946 paths analyzed, 1681 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.048ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X43Y96.SR), 525 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.719ns (Levels of Logic = 2)
  Clock Path Skew:      2.822ns (4.350 - 1.528)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X39Y112.B5     net (fanout=326)      5.010   user_reset
    SLICE_X39Y112.BMUX   Tilo                  0.196   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X34Y104.A3     net (fanout=86)       1.313   system/sram2_if/bistReset_from_sramInterfaceIoControl
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y96.SR      net (fanout=15)       1.238   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y96.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (1.158ns logic, 7.561ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.815ns (Levels of Logic = 5)
  Clock Path Skew:      -0.266ns (2.665 - 2.931)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X76Y83.A1      net (fanout=43)       1.491   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X76Y83.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X41Y162.A4     net (fanout=2)        5.170   system/ipb_from_masters[0]_ipb_write
    SLICE_X41Y162.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X34Y116.A4     net (fanout=23)       3.338   system/ipb_from_eth_ipb_write
    SLICE_X34Y116.A      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<63>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X34Y105.D3     net (fanout=2)        0.891   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X34Y105.DMUX   Tilo                  0.181   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X34Y104.A6     net (fanout=7)        0.256   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y96.SR      net (fanout=15)       1.238   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y96.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.815ns (1.431ns logic, 12.384ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.642ns (Levels of Logic = 5)
  Clock Path Skew:      -0.266ns (2.665 - 2.931)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4
    SLICE_X76Y83.A2      net (fanout=6)        1.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X76Y83.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X41Y162.A4     net (fanout=2)        5.170   system/ipb_from_masters[0]_ipb_write
    SLICE_X41Y162.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X34Y116.A4     net (fanout=23)       3.338   system/ipb_from_eth_ipb_write
    SLICE_X34Y116.A      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<63>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X34Y105.D3     net (fanout=2)        0.891   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X34Y105.DMUX   Tilo                  0.181   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X34Y104.A6     net (fanout=7)        0.256   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y96.SR      net (fanout=15)       1.238   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y96.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.642ns (1.431ns logic, 12.211ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X43Y96.SR), 525 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.719ns (Levels of Logic = 2)
  Clock Path Skew:      2.822ns (4.350 - 1.528)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X39Y112.B5     net (fanout=326)      5.010   user_reset
    SLICE_X39Y112.BMUX   Tilo                  0.196   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X34Y104.A3     net (fanout=86)       1.313   system/sram2_if/bistReset_from_sramInterfaceIoControl
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y96.SR      net (fanout=15)       1.238   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y96.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (1.158ns logic, 7.561ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.815ns (Levels of Logic = 5)
  Clock Path Skew:      -0.266ns (2.665 - 2.931)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X76Y83.A1      net (fanout=43)       1.491   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X76Y83.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X41Y162.A4     net (fanout=2)        5.170   system/ipb_from_masters[0]_ipb_write
    SLICE_X41Y162.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X34Y116.A4     net (fanout=23)       3.338   system/ipb_from_eth_ipb_write
    SLICE_X34Y116.A      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<63>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X34Y105.D3     net (fanout=2)        0.891   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X34Y105.DMUX   Tilo                  0.181   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X34Y104.A6     net (fanout=7)        0.256   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y96.SR      net (fanout=15)       1.238   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y96.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.815ns (1.431ns logic, 12.384ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.642ns (Levels of Logic = 5)
  Clock Path Skew:      -0.266ns (2.665 - 2.931)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4
    SLICE_X76Y83.A2      net (fanout=6)        1.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X76Y83.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X41Y162.A4     net (fanout=2)        5.170   system/ipb_from_masters[0]_ipb_write
    SLICE_X41Y162.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X34Y116.A4     net (fanout=23)       3.338   system/ipb_from_eth_ipb_write
    SLICE_X34Y116.A      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<63>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X34Y105.D3     net (fanout=2)        0.891   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X34Y105.DMUX   Tilo                  0.181   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X34Y104.A6     net (fanout=7)        0.256   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y96.SR      net (fanout=15)       1.238   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y96.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.642ns (1.431ns logic, 12.211ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_31 (SLICE_X43Y102.SR), 525 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.617ns (Levels of Logic = 2)
  Clock Path Skew:      2.820ns (4.348 - 1.528)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/sram2_if/sramInterface/DATA_O_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X39Y112.B5     net (fanout=326)      5.010   user_reset
    SLICE_X39Y112.BMUX   Tilo                  0.196   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_reset_from_mux11
    SLICE_X34Y104.A3     net (fanout=86)       1.313   system/sram2_if/bistReset_from_sramInterfaceIoControl
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y102.SR     net (fanout=15)       1.136   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram2_if/sramInterface/DATA_O_31
    -------------------------------------------------  ---------------------------
    Total                                      8.617ns (1.158ns logic, 7.459ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.268ns (2.663 - 2.931)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/DATA_O_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X76Y83.A1      net (fanout=43)       1.491   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X76Y83.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X41Y162.A4     net (fanout=2)        5.170   system/ipb_from_masters[0]_ipb_write
    SLICE_X41Y162.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X34Y116.A4     net (fanout=23)       3.338   system/ipb_from_eth_ipb_write
    SLICE_X34Y116.A      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<63>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X34Y105.D3     net (fanout=2)        0.891   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X34Y105.DMUX   Tilo                  0.181   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X34Y104.A6     net (fanout=7)        0.256   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y102.SR     net (fanout=15)       1.136   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram2_if/sramInterface/DATA_O_31
    -------------------------------------------------  ---------------------------
    Total                                     13.713ns (1.431ns logic, 12.282ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.540ns (Levels of Logic = 5)
  Clock Path Skew:      -0.268ns (2.663 - 2.931)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 to system/sram2_if/sramInterface/DATA_O_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4
    SLICE_X76Y83.A2      net (fanout=6)        1.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X76Y83.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X41Y162.A4     net (fanout=2)        5.170   system/ipb_from_masters[0]_ipb_write
    SLICE_X41Y162.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X34Y116.A4     net (fanout=23)       3.338   system/ipb_from_eth_ipb_write
    SLICE_X34Y116.A      Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<63>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X34Y105.D3     net (fanout=2)        0.891   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X34Y105.DMUX   Tilo                  0.181   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X34Y104.A6     net (fanout=7)        0.256   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y102.SR     net (fanout=15)       1.136   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram2_if/sramInterface/DATA_O_31
    -------------------------------------------------  ---------------------------
    Total                                     13.540ns (1.431ns logic, 12.109ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_20 (SLICE_X43Y92.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.276 - 1.199)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y86.CQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X43Y92.B4      net (fanout=75)       0.303   system/regs_from_ipbus<8><16>
    SLICE_X43Y92.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.041ns logic, 0.303ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_14 (SLICE_X42Y92.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.276 - 1.199)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y86.CQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X42Y92.D6      net (fanout=75)       0.306   system/regs_from_ipbus<8><16>
    SLICE_X42Y92.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.041ns logic, 0.306ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/write_rr (SLICE_X34Y114.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/write_rrr (FF)
  Destination:          system/sram2_if/bist/write_rr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/write_rrr to system/sram2_if/bist/write_rr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y113.AQ     Tcko                  0.098   system/sram2_if/bist/write_rrr
                                                       system/sram2_if/bist/write_rrr
    SLICE_X34Y114.AX     net (fanout=1)        0.095   system/sram2_if/bist/write_rrr
    SLICE_X34Y114.CLK    Tckdi       (-Th)     0.102   system/sram2_if/sramInterface/data_i_r<26>
                                                       system/sram2_if/bist/write_rr
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.004ns logic, 0.095ns route)
                                                       (-4.4% logic, 104.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram2_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y118.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X64Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X64Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X64Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.611ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X71Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.461ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.885 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X78Y85.B6      net (fanout=1)        1.780   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X78Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X71Y81.CE      net (fanout=4)        0.958   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X71Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.723ns logic, 2.738ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.885 - 0.906)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y88.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15
    SLICE_X81Y88.A2      net (fanout=2)        0.587   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
    SLICE_X81Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>3
    SLICE_X78Y85.B3      net (fanout=2)        0.723   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
    SLICE_X78Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X71Y81.CE      net (fanout=4)        0.958   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X71Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.835ns logic, 2.268ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.885 - 0.905)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y89.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X81Y88.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X81Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>3
    SLICE_X78Y85.B3      net (fanout=2)        0.723   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
    SLICE_X78Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X71Y81.CE      net (fanout=4)        0.958   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X71Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.835ns logic, 2.265ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X71Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.461ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.885 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X78Y85.B6      net (fanout=1)        1.780   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X78Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X71Y81.CE      net (fanout=4)        0.958   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X71Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.723ns logic, 2.738ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.885 - 0.906)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y88.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15
    SLICE_X81Y88.A2      net (fanout=2)        0.587   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
    SLICE_X81Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>3
    SLICE_X78Y85.B3      net (fanout=2)        0.723   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
    SLICE_X78Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X71Y81.CE      net (fanout=4)        0.958   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X71Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.835ns logic, 2.268ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.885 - 0.905)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y89.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X81Y88.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X81Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>3
    SLICE_X78Y85.B3      net (fanout=2)        0.723   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
    SLICE_X78Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X71Y81.CE      net (fanout=4)        0.958   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X71Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.835ns logic, 2.265ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X71Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.461ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.885 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X78Y85.B6      net (fanout=1)        1.780   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X78Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X71Y81.CE      net (fanout=4)        0.958   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X71Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.723ns logic, 2.738ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.885 - 0.906)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y88.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15
    SLICE_X81Y88.A2      net (fanout=2)        0.587   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
    SLICE_X81Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>3
    SLICE_X78Y85.B3      net (fanout=2)        0.723   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
    SLICE_X78Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X71Y81.CE      net (fanout=4)        0.958   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X71Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.835ns logic, 2.268ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.885 - 0.905)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y89.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X81Y88.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X81Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>3
    SLICE_X78Y85.B3      net (fanout=2)        0.723   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_478_o_INV_1441_o<16>2
    SLICE_X78Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X71Y81.CE      net (fanout=4)        0.958   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X71Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.835ns logic, 2.265ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X82Y80.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y81.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X82Y80.AI      net (fanout=2)        0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X82Y80.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.028ns logic, 0.098ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X72Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.436 - 0.406)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y82.CQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    SLICE_X72Y82.AI      net (fanout=2)        0.156   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<6>
    SLICE_X72Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.011ns logic, 0.156ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X72Y82.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.436 - 0.406)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y83.CQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X72Y82.CI      net (fanout=4)        0.163   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X72Y82.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.013ns logic, 0.163ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X64Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X64Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X64Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X4Y20.CLKBWRCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X4Y14.CLKBWRCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X4Y24.CLKBWRCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64205696011628 paths analyzed, 13605 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.660ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0 (SLICE_X11Y49.D4), 286070318064 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.375ns (Levels of Logic = 31)
  Clock Path Skew:      -0.180ns (1.368 - 1.548)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CMUX    Tshcko                0.467   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51
    SLICE_X22Y25.B5      net (fanout=10)       0.818   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<27>
    SLICE_X22Y25.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A6      net (fanout=1)        0.376   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B2      net (fanout=1)        0.837   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X22Y26.C5      net (fanout=26)       0.628   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X22Y26.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0
    SLICE_X21Y29.A6      net (fanout=1)        0.753   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N10
    SLICE_X21Y29.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X22Y30.C4      net (fanout=4)        0.638   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X22Y30.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X22Y30.D4      net (fanout=1)        0.654   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X22Y30.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X23Y32.D1      net (fanout=2)        0.834   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X23Y32.DMUX    Tilo                  0.192   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<3>1
    SLICE_X23Y35.C2      net (fanout=3)        0.889   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<1>
    SLICE_X23Y35.CMUX    Tilo                  0.191   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1
    SLICE_X23Y35.A2      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>
    SLICE_X23Y35.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X22Y35.B1      net (fanout=5)        0.497   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><1>
    SLICE_X22Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<175>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O37
    SLICE_X22Y39.D5      net (fanout=1)        0.707   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O36
    SLICE_X22Y39.CMUX    Topdc                 0.355   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39_F
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39
    SLICE_X22Y38.C2      net (fanout=27)       1.092   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<2>
    SLICE_X22Y38.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<191>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>_SW0
    SLICE_X18Y41.A3      net (fanout=1)        0.647   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/N01
    SLICE_X18Y41.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1287>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>
    SLICE_X21Y41.B2      net (fanout=4)        0.744   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<1>
    SLICE_X21Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C2      net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C1      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>113
    SLICE_X21Y42.B1      net (fanout=3)        0.584   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncLeft<1>
    SLICE_X21Y42.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D2      net (fanout=1)        0.595   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O11
    SLICE_X18Y45.B2      net (fanout=23)       0.765   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X18Y45.BMUX    Tilo                  0.205   usr/txIla/U0/iTRIG_IN<1279>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X21Y44.A4      net (fanout=1)        0.543   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N8
    SLICE_X21Y44.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<235>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X19Y47.B4      net (fanout=2)        0.662   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X19Y47.BMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o11
    SLICE_X19Y48.A4      net (fanout=6)        0.418   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o1
    SLICE_X19Y48.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X19Y48.B2      net (fanout=1)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X19Y48.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X18Y50.C5      net (fanout=17)       0.700   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X18Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X18Y50.A1      net (fanout=1)        0.603   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N16
    SLICE_X18Y50.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X19Y52.C3      net (fanout=4)        0.470   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X19Y52.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>1
    SLICE_X17Y50.D2      net (fanout=2)        0.729   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>
    SLICE_X17Y50.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X14Y50.B2      net (fanout=1)        0.599   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X14Y50.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X14Y50.C2      net (fanout=1)        0.598   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X14Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X11Y49.D4      net (fanout=2)        0.534   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X11Y49.CLK     Tas                   0.070   usr/rxData_from_dtcfetop<42>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[0]_feedbackRegister[2]_XOR_3010_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     24.375ns (3.631ns logic, 20.744ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.251ns (Levels of Logic = 32)
  Clock Path Skew:      -0.180ns (1.368 - 1.548)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CMUX    Tshcko                0.467   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51
    SLICE_X22Y25.B5      net (fanout=10)       0.818   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<27>
    SLICE_X22Y25.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A6      net (fanout=1)        0.376   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B2      net (fanout=1)        0.837   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X22Y26.C5      net (fanout=26)       0.628   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X22Y26.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0
    SLICE_X21Y29.A6      net (fanout=1)        0.753   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N10
    SLICE_X21Y29.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X22Y30.C4      net (fanout=4)        0.638   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X22Y30.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X22Y30.D4      net (fanout=1)        0.654   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X22Y30.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X23Y32.D1      net (fanout=2)        0.834   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X23Y32.DMUX    Tilo                  0.192   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<3>1
    SLICE_X23Y35.C2      net (fanout=3)        0.889   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<1>
    SLICE_X23Y35.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X23Y35.B2      net (fanout=1)        0.978   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N2
    SLICE_X23Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X21Y36.C1      net (fanout=5)        0.716   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X21Y36.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<175>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
    SLICE_X21Y39.A3      net (fanout=1)        0.589   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
    SLICE_X21Y39.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O27
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O26
    SLICE_X21Y39.D6      net (fanout=1)        0.359   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O25
    SLICE_X21Y39.CMUX    Topdc                 0.348   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O27
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O210_F
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O210
    SLICE_X21Y37.A3      net (fanout=18)       0.609   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
    SLICE_X21Y37.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<55>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X22Y41.B1      net (fanout=1)        0.880   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X22Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<207>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X21Y41.B5      net (fanout=6)        0.325   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X21Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C2      net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C1      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>113
    SLICE_X21Y42.B1      net (fanout=3)        0.584   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncLeft<1>
    SLICE_X21Y42.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D2      net (fanout=1)        0.595   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O11
    SLICE_X18Y45.B2      net (fanout=23)       0.765   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X18Y45.BMUX    Tilo                  0.205   usr/txIla/U0/iTRIG_IN<1279>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X21Y44.A4      net (fanout=1)        0.543   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N8
    SLICE_X21Y44.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<235>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X19Y47.B4      net (fanout=2)        0.662   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X19Y47.BMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o11
    SLICE_X19Y48.A4      net (fanout=6)        0.418   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o1
    SLICE_X19Y48.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X19Y48.B2      net (fanout=1)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X19Y48.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X18Y50.C5      net (fanout=17)       0.700   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X18Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X18Y50.A1      net (fanout=1)        0.603   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N16
    SLICE_X18Y50.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X19Y52.C3      net (fanout=4)        0.470   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X19Y52.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>1
    SLICE_X17Y50.D2      net (fanout=2)        0.729   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>
    SLICE_X17Y50.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X14Y50.B2      net (fanout=1)        0.599   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X14Y50.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X14Y50.C2      net (fanout=1)        0.598   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X14Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X11Y49.D4      net (fanout=2)        0.534   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X11Y49.CLK     Tas                   0.070   usr/rxData_from_dtcfetop<42>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[0]_feedbackRegister[2]_XOR_3010_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     24.251ns (3.569ns logic, 20.682ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_17 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.245ns (Levels of Logic = 31)
  Clock Path Skew:      -0.179ns (1.368 - 1.547)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_17 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BQ      Tcko                  0.381   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_17
    SLICE_X22Y25.A4      net (fanout=7)        0.563   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<9>
    SLICE_X22Y25.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>101
    SLICE_X22Y26.A5      net (fanout=2)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>_bdd18
    SLICE_X22Y26.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B2      net (fanout=1)        0.837   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X22Y26.C5      net (fanout=26)       0.628   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X22Y26.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0
    SLICE_X21Y29.A6      net (fanout=1)        0.753   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N10
    SLICE_X21Y29.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X22Y30.C4      net (fanout=4)        0.638   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X22Y30.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X22Y30.D4      net (fanout=1)        0.654   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X22Y30.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X23Y32.D1      net (fanout=2)        0.834   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X23Y32.DMUX    Tilo                  0.192   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<3>1
    SLICE_X23Y35.C2      net (fanout=3)        0.889   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<1>
    SLICE_X23Y35.CMUX    Tilo                  0.191   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1
    SLICE_X23Y35.A2      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>
    SLICE_X23Y35.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X22Y35.B1      net (fanout=5)        0.497   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><1>
    SLICE_X22Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<175>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O37
    SLICE_X22Y39.D5      net (fanout=1)        0.707   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O36
    SLICE_X22Y39.CMUX    Topdc                 0.355   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39_F
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39
    SLICE_X22Y38.C2      net (fanout=27)       1.092   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<2>
    SLICE_X22Y38.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<191>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>_SW0
    SLICE_X18Y41.A3      net (fanout=1)        0.647   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/N01
    SLICE_X18Y41.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1287>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>
    SLICE_X21Y41.B2      net (fanout=4)        0.744   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<1>
    SLICE_X21Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C2      net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C1      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>113
    SLICE_X21Y42.B1      net (fanout=3)        0.584   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncLeft<1>
    SLICE_X21Y42.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D2      net (fanout=1)        0.595   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O11
    SLICE_X18Y45.B2      net (fanout=23)       0.765   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X18Y45.BMUX    Tilo                  0.205   usr/txIla/U0/iTRIG_IN<1279>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X21Y44.A4      net (fanout=1)        0.543   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N8
    SLICE_X21Y44.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<235>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X19Y47.B4      net (fanout=2)        0.662   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X19Y47.BMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o11
    SLICE_X19Y48.A4      net (fanout=6)        0.418   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o1
    SLICE_X19Y48.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X19Y48.B2      net (fanout=1)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X19Y48.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X18Y50.C5      net (fanout=17)       0.700   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X18Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X18Y50.A1      net (fanout=1)        0.603   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N16
    SLICE_X18Y50.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X19Y52.C3      net (fanout=4)        0.470   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X19Y52.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>1
    SLICE_X17Y50.D2      net (fanout=2)        0.729   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>
    SLICE_X17Y50.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X14Y50.B2      net (fanout=1)        0.599   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X14Y50.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X14Y50.C2      net (fanout=1)        0.598   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X14Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X11Y49.D4      net (fanout=2)        0.534   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X11Y49.CLK     Tas                   0.070   usr/rxData_from_dtcfetop<42>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[0]_feedbackRegister[2]_XOR_3010_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     24.245ns (3.545ns logic, 20.700ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19 (SLICE_X11Y49.D4), 286070318064 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.342ns (Levels of Logic = 31)
  Clock Path Skew:      -0.180ns (1.368 - 1.548)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CMUX    Tshcko                0.467   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51
    SLICE_X22Y25.B5      net (fanout=10)       0.818   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<27>
    SLICE_X22Y25.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A6      net (fanout=1)        0.376   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B2      net (fanout=1)        0.837   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X22Y26.C5      net (fanout=26)       0.628   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X22Y26.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0
    SLICE_X21Y29.A6      net (fanout=1)        0.753   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N10
    SLICE_X21Y29.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X22Y30.C4      net (fanout=4)        0.638   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X22Y30.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X22Y30.D4      net (fanout=1)        0.654   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X22Y30.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X23Y32.D1      net (fanout=2)        0.834   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X23Y32.DMUX    Tilo                  0.192   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<3>1
    SLICE_X23Y35.C2      net (fanout=3)        0.889   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<1>
    SLICE_X23Y35.CMUX    Tilo                  0.191   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1
    SLICE_X23Y35.A2      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>
    SLICE_X23Y35.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X22Y35.B1      net (fanout=5)        0.497   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><1>
    SLICE_X22Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<175>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O37
    SLICE_X22Y39.D5      net (fanout=1)        0.707   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O36
    SLICE_X22Y39.CMUX    Topdc                 0.355   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39_F
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39
    SLICE_X22Y38.C2      net (fanout=27)       1.092   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<2>
    SLICE_X22Y38.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<191>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>_SW0
    SLICE_X18Y41.A3      net (fanout=1)        0.647   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/N01
    SLICE_X18Y41.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1287>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>
    SLICE_X21Y41.B2      net (fanout=4)        0.744   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<1>
    SLICE_X21Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C2      net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C1      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>113
    SLICE_X21Y42.B1      net (fanout=3)        0.584   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncLeft<1>
    SLICE_X21Y42.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D2      net (fanout=1)        0.595   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O11
    SLICE_X18Y45.B2      net (fanout=23)       0.765   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X18Y45.BMUX    Tilo                  0.205   usr/txIla/U0/iTRIG_IN<1279>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X21Y44.A4      net (fanout=1)        0.543   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N8
    SLICE_X21Y44.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<235>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X19Y47.B4      net (fanout=2)        0.662   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X19Y47.BMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o11
    SLICE_X19Y48.A4      net (fanout=6)        0.418   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o1
    SLICE_X19Y48.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X19Y48.B2      net (fanout=1)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X19Y48.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X18Y50.C5      net (fanout=17)       0.700   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X18Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X18Y50.A1      net (fanout=1)        0.603   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N16
    SLICE_X18Y50.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X19Y52.C3      net (fanout=4)        0.470   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X19Y52.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>1
    SLICE_X17Y50.D2      net (fanout=2)        0.729   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>
    SLICE_X17Y50.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X14Y50.B2      net (fanout=1)        0.599   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X14Y50.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X14Y50.C2      net (fanout=1)        0.598   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X14Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X11Y49.D4      net (fanout=2)        0.534   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X11Y49.CLK     Tas                   0.037   usr/rxData_from_dtcfetop<42>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[19]_RX_COMMON_FRAME_I[0]_XOR_3048_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     24.342ns (3.598ns logic, 20.744ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.218ns (Levels of Logic = 32)
  Clock Path Skew:      -0.180ns (1.368 - 1.548)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CMUX    Tshcko                0.467   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51
    SLICE_X22Y25.B5      net (fanout=10)       0.818   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<27>
    SLICE_X22Y25.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A6      net (fanout=1)        0.376   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B2      net (fanout=1)        0.837   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X22Y26.C5      net (fanout=26)       0.628   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X22Y26.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0
    SLICE_X21Y29.A6      net (fanout=1)        0.753   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N10
    SLICE_X21Y29.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X22Y30.C4      net (fanout=4)        0.638   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X22Y30.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X22Y30.D4      net (fanout=1)        0.654   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X22Y30.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X23Y32.D1      net (fanout=2)        0.834   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X23Y32.DMUX    Tilo                  0.192   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<3>1
    SLICE_X23Y35.C2      net (fanout=3)        0.889   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<1>
    SLICE_X23Y35.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X23Y35.B2      net (fanout=1)        0.978   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N2
    SLICE_X23Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X21Y36.C1      net (fanout=5)        0.716   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X21Y36.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<175>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
    SLICE_X21Y39.A3      net (fanout=1)        0.589   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
    SLICE_X21Y39.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O27
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O26
    SLICE_X21Y39.D6      net (fanout=1)        0.359   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O25
    SLICE_X21Y39.CMUX    Topdc                 0.348   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O27
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O210_F
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O210
    SLICE_X21Y37.A3      net (fanout=18)       0.609   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
    SLICE_X21Y37.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<55>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X22Y41.B1      net (fanout=1)        0.880   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X22Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<207>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X21Y41.B5      net (fanout=6)        0.325   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X21Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C2      net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C1      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>113
    SLICE_X21Y42.B1      net (fanout=3)        0.584   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncLeft<1>
    SLICE_X21Y42.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D2      net (fanout=1)        0.595   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O11
    SLICE_X18Y45.B2      net (fanout=23)       0.765   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X18Y45.BMUX    Tilo                  0.205   usr/txIla/U0/iTRIG_IN<1279>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X21Y44.A4      net (fanout=1)        0.543   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N8
    SLICE_X21Y44.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<235>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X19Y47.B4      net (fanout=2)        0.662   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X19Y47.BMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o11
    SLICE_X19Y48.A4      net (fanout=6)        0.418   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o1
    SLICE_X19Y48.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X19Y48.B2      net (fanout=1)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X19Y48.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X18Y50.C5      net (fanout=17)       0.700   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X18Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X18Y50.A1      net (fanout=1)        0.603   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N16
    SLICE_X18Y50.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X19Y52.C3      net (fanout=4)        0.470   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X19Y52.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>1
    SLICE_X17Y50.D2      net (fanout=2)        0.729   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>
    SLICE_X17Y50.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X14Y50.B2      net (fanout=1)        0.599   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X14Y50.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X14Y50.C2      net (fanout=1)        0.598   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X14Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X11Y49.D4      net (fanout=2)        0.534   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X11Y49.CLK     Tas                   0.037   usr/rxData_from_dtcfetop<42>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[19]_RX_COMMON_FRAME_I[0]_XOR_3048_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     24.218ns (3.536ns logic, 20.682ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_17 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.212ns (Levels of Logic = 31)
  Clock Path Skew:      -0.179ns (1.368 - 1.547)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_17 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BQ      Tcko                  0.381   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_17
    SLICE_X22Y25.A4      net (fanout=7)        0.563   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<9>
    SLICE_X22Y25.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>101
    SLICE_X22Y26.A5      net (fanout=2)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>_bdd18
    SLICE_X22Y26.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B2      net (fanout=1)        0.837   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X22Y26.C5      net (fanout=26)       0.628   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X22Y26.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0
    SLICE_X21Y29.A6      net (fanout=1)        0.753   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N10
    SLICE_X21Y29.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X22Y30.C4      net (fanout=4)        0.638   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X22Y30.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X22Y30.D4      net (fanout=1)        0.654   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X22Y30.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X23Y32.D1      net (fanout=2)        0.834   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X23Y32.DMUX    Tilo                  0.192   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<3>1
    SLICE_X23Y35.C2      net (fanout=3)        0.889   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<1>
    SLICE_X23Y35.CMUX    Tilo                  0.191   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1
    SLICE_X23Y35.A2      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>
    SLICE_X23Y35.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X22Y35.B1      net (fanout=5)        0.497   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><1>
    SLICE_X22Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<175>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O37
    SLICE_X22Y39.D5      net (fanout=1)        0.707   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O36
    SLICE_X22Y39.CMUX    Topdc                 0.355   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39_F
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39
    SLICE_X22Y38.C2      net (fanout=27)       1.092   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<2>
    SLICE_X22Y38.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<191>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>_SW0
    SLICE_X18Y41.A3      net (fanout=1)        0.647   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/N01
    SLICE_X18Y41.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1287>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>
    SLICE_X21Y41.B2      net (fanout=4)        0.744   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<1>
    SLICE_X21Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C2      net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C1      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>113
    SLICE_X21Y42.B1      net (fanout=3)        0.584   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncLeft<1>
    SLICE_X21Y42.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D2      net (fanout=1)        0.595   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O11
    SLICE_X18Y45.B2      net (fanout=23)       0.765   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X18Y45.BMUX    Tilo                  0.205   usr/txIla/U0/iTRIG_IN<1279>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X21Y44.A4      net (fanout=1)        0.543   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N8
    SLICE_X21Y44.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<235>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X19Y47.B4      net (fanout=2)        0.662   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X19Y47.BMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o11
    SLICE_X19Y48.A4      net (fanout=6)        0.418   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o1
    SLICE_X19Y48.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X19Y48.B2      net (fanout=1)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X19Y48.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X18Y50.C5      net (fanout=17)       0.700   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X18Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X18Y50.A1      net (fanout=1)        0.603   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N16
    SLICE_X18Y50.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X19Y52.C3      net (fanout=4)        0.470   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X19Y52.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>1
    SLICE_X17Y50.D2      net (fanout=2)        0.729   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>
    SLICE_X17Y50.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X14Y50.B2      net (fanout=1)        0.599   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X14Y50.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X14Y50.C2      net (fanout=1)        0.598   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X14Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X11Y49.D4      net (fanout=2)        0.534   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X11Y49.CLK     Tas                   0.037   usr/rxData_from_dtcfetop<42>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[19]_RX_COMMON_FRAME_I[0]_XOR_3048_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     24.212ns (3.512ns logic, 20.700ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0 (SLICE_X14Y50.BX), 286070318064 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.161ns (Levels of Logic = 30)
  Clock Path Skew:      -0.189ns (1.359 - 1.548)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CMUX    Tshcko                0.467   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51
    SLICE_X22Y25.B5      net (fanout=10)       0.818   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<27>
    SLICE_X22Y25.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A6      net (fanout=1)        0.376   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B2      net (fanout=1)        0.837   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X22Y26.C5      net (fanout=26)       0.628   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X22Y26.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0
    SLICE_X21Y29.A6      net (fanout=1)        0.753   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N10
    SLICE_X21Y29.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X22Y30.C4      net (fanout=4)        0.638   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X22Y30.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X22Y30.D4      net (fanout=1)        0.654   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X22Y30.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X23Y32.D1      net (fanout=2)        0.834   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X23Y32.DMUX    Tilo                  0.192   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<3>1
    SLICE_X23Y35.C2      net (fanout=3)        0.889   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<1>
    SLICE_X23Y35.CMUX    Tilo                  0.191   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1
    SLICE_X23Y35.A2      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>
    SLICE_X23Y35.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X22Y35.B1      net (fanout=5)        0.497   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><1>
    SLICE_X22Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<175>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O37
    SLICE_X22Y39.D5      net (fanout=1)        0.707   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O36
    SLICE_X22Y39.CMUX    Topdc                 0.355   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39_F
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39
    SLICE_X22Y38.C2      net (fanout=27)       1.092   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<2>
    SLICE_X22Y38.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<191>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>_SW0
    SLICE_X18Y41.A3      net (fanout=1)        0.647   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/N01
    SLICE_X18Y41.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1287>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>
    SLICE_X21Y41.B2      net (fanout=4)        0.744   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<1>
    SLICE_X21Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C2      net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C1      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>113
    SLICE_X21Y42.B1      net (fanout=3)        0.584   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncLeft<1>
    SLICE_X21Y42.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D2      net (fanout=1)        0.595   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O11
    SLICE_X18Y45.B2      net (fanout=23)       0.765   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X18Y45.BMUX    Tilo                  0.205   usr/txIla/U0/iTRIG_IN<1279>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X21Y44.A4      net (fanout=1)        0.543   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N8
    SLICE_X21Y44.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<235>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X19Y47.B4      net (fanout=2)        0.662   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X19Y47.BMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o11
    SLICE_X19Y48.A4      net (fanout=6)        0.418   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o1
    SLICE_X19Y48.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X19Y48.B2      net (fanout=1)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X19Y48.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X18Y50.C5      net (fanout=17)       0.700   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X18Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X18Y50.A1      net (fanout=1)        0.603   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N16
    SLICE_X18Y50.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X19Y52.C3      net (fanout=4)        0.470   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X19Y52.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>1
    SLICE_X17Y50.D2      net (fanout=2)        0.729   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>
    SLICE_X17Y50.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X14Y50.B2      net (fanout=1)        0.599   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X14Y50.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X14Y50.C2      net (fanout=1)        0.598   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X14Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X14Y50.BX      net (fanout=2)        0.375   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X14Y50.CLK     Tdick                 0.015   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0
    -------------------------------------------------  ---------------------------
    Total                                     24.161ns (3.576ns logic, 20.585ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.037ns (Levels of Logic = 31)
  Clock Path Skew:      -0.189ns (1.359 - 1.548)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CMUX    Tshcko                0.467   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_51
    SLICE_X22Y25.B5      net (fanout=10)       0.818   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<27>
    SLICE_X22Y25.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A6      net (fanout=1)        0.376   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X22Y26.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B2      net (fanout=1)        0.837   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X22Y26.C5      net (fanout=26)       0.628   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X22Y26.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0
    SLICE_X21Y29.A6      net (fanout=1)        0.753   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N10
    SLICE_X21Y29.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X22Y30.C4      net (fanout=4)        0.638   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X22Y30.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X22Y30.D4      net (fanout=1)        0.654   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X22Y30.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X23Y32.D1      net (fanout=2)        0.834   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X23Y32.DMUX    Tilo                  0.192   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<3>1
    SLICE_X23Y35.C2      net (fanout=3)        0.889   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<1>
    SLICE_X23Y35.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>_SW0
    SLICE_X23Y35.B2      net (fanout=1)        0.978   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N2
    SLICE_X23Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><0>_xo<0>
    SLICE_X21Y36.C1      net (fanout=5)        0.716   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><0>
    SLICE_X21Y36.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<175>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
    SLICE_X21Y39.A3      net (fanout=1)        0.589   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
    SLICE_X21Y39.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O27
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O26
    SLICE_X21Y39.D6      net (fanout=1)        0.359   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O25
    SLICE_X21Y39.CMUX    Topdc                 0.348   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O27
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O210_F
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O210
    SLICE_X21Y37.A3      net (fanout=18)       0.609   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
    SLICE_X21Y37.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<55>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>1
    SLICE_X22Y41.B1      net (fanout=1)        0.880   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>
    SLICE_X22Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<207>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[5].errLocPolyEval/ZERO_O<3>3
    SLICE_X21Y41.B5      net (fanout=6)        0.325   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<5>
    SLICE_X21Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C2      net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C1      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>113
    SLICE_X21Y42.B1      net (fanout=3)        0.584   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncLeft<1>
    SLICE_X21Y42.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D2      net (fanout=1)        0.595   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O11
    SLICE_X18Y45.B2      net (fanout=23)       0.765   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X18Y45.BMUX    Tilo                  0.205   usr/txIla/U0/iTRIG_IN<1279>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X21Y44.A4      net (fanout=1)        0.543   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N8
    SLICE_X21Y44.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<235>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X19Y47.B4      net (fanout=2)        0.662   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X19Y47.BMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o11
    SLICE_X19Y48.A4      net (fanout=6)        0.418   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o1
    SLICE_X19Y48.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X19Y48.B2      net (fanout=1)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X19Y48.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X18Y50.C5      net (fanout=17)       0.700   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X18Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X18Y50.A1      net (fanout=1)        0.603   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N16
    SLICE_X18Y50.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X19Y52.C3      net (fanout=4)        0.470   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X19Y52.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>1
    SLICE_X17Y50.D2      net (fanout=2)        0.729   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>
    SLICE_X17Y50.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X14Y50.B2      net (fanout=1)        0.599   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X14Y50.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X14Y50.C2      net (fanout=1)        0.598   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X14Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X14Y50.BX      net (fanout=2)        0.375   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X14Y50.CLK     Tdick                 0.015   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0
    -------------------------------------------------  ---------------------------
    Total                                     24.037ns (3.514ns logic, 20.523ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_17 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.031ns (Levels of Logic = 30)
  Clock Path Skew:      -0.188ns (1.359 - 1.547)
  Source Clock:         fmc1_la_p_0_OBUF rising at 2.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_17 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BQ      Tcko                  0.381   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_17
    SLICE_X22Y25.A4      net (fanout=7)        0.563   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<9>
    SLICE_X22Y25.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<33>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>101
    SLICE_X22Y26.A5      net (fanout=2)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>_bdd18
    SLICE_X22Y26.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B2      net (fanout=1)        0.837   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X22Y26.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X22Y26.C5      net (fanout=26)       0.628   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X22Y26.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/rxFrame_from_deinterleaver<39>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0
    SLICE_X21Y29.A6      net (fanout=1)        0.753   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N10
    SLICE_X21Y29.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X22Y30.C4      net (fanout=4)        0.638   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X22Y30.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X22Y30.D4      net (fanout=1)        0.654   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X22Y30.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X23Y32.D1      net (fanout=2)        0.834   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X23Y32.DMUX    Tilo                  0.192   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<3>1
    SLICE_X23Y35.C2      net (fanout=3)        0.889   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<1>
    SLICE_X23Y35.CMUX    Tilo                  0.191   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1
    SLICE_X23Y35.A2      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>
    SLICE_X23Y35.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<163>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X22Y35.B1      net (fanout=5)        0.497   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><1>
    SLICE_X22Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<175>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O37
    SLICE_X22Y39.D5      net (fanout=1)        0.707   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O36
    SLICE_X22Y39.CMUX    Topdc                 0.355   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s4_from_syndromes<1>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39_F
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O39
    SLICE_X22Y38.C2      net (fanout=27)       1.092   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<2>
    SLICE_X22Y38.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<191>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>_SW0
    SLICE_X18Y41.A3      net (fanout=1)        0.647   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/N01
    SLICE_X18Y41.A       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1287>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[1].errLocPolyEval/ZERO_O<3>
    SLICE_X21Y41.B2      net (fanout=4)        0.744   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<1>
    SLICE_X21Y41.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C2      net (fanout=1)        0.581   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>111
    SLICE_X21Y41.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<215>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C1      net (fanout=1)        0.831   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>112
    SLICE_X21Y42.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mmux_out_from_primEncLeft<0>113
    SLICE_X21Y42.B1      net (fanout=3)        0.584   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/out_from_primEncLeft<1>
    SLICE_X21Y42.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<219>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D2      net (fanout=1)        0.595   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O112
    SLICE_X21Y43.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram_XX1_O11
    SLICE_X18Y45.B2      net (fanout=23)       0.765   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<0>
    SLICE_X18Y45.BMUX    Tilo                  0.205   usr/txIla/U0/iTRIG_IN<1279>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X21Y44.A4      net (fanout=1)        0.543   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N8
    SLICE_X21Y44.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<235>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X19Y47.B4      net (fanout=2)        0.662   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X19Y47.BMUX    Tilo                  0.191   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o11
    SLICE_X19Y48.A4      net (fanout=6)        0.418   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][1]_AND_3698_o1
    SLICE_X19Y48.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X19Y48.B2      net (fanout=1)        0.587   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X19Y48.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/S1_I[0]_net[10][1]_AND_3764_o1
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X18Y50.C5      net (fanout=17)       0.700   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X18Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X18Y50.A1      net (fanout=1)        0.603   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N16
    SLICE_X18Y50.A       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O26
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X19Y52.C3      net (fanout=4)        0.470   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X19Y52.C       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<2>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>1
    SLICE_X17Y50.D2      net (fanout=2)        0.729   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>
    SLICE_X17Y50.D       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3291
    SLICE_X14Y50.B2      net (fanout=1)        0.599   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh329
    SLICE_X14Y50.B       Tilo                  0.068   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O54
    SLICE_X14Y50.C2      net (fanout=1)        0.598   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<58>
    SLICE_X14Y50.CMUX    Tilo                  0.198   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O371
    SLICE_X14Y50.BX      net (fanout=2)        0.375   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<42>
    SLICE_X14Y50.CLK     Tdick                 0.015   usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_0
    -------------------------------------------------  ---------------------------
    Total                                     24.031ns (3.490ns logic, 20.541ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X3Y31.DIBDI13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[211].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.790 - 0.682)
  Source Clock:         fmc1_la_p_0_OBUF rising at 27.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[211].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y163.BQ        Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<209>
                                                          usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[211].I_SRLT_NE_0.FF
    RAMB36_X3Y31.DIBDI13    net (fanout=1)        0.198   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<211>
    RAMB36_X3Y31.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         0.115ns (-0.083ns logic, 0.198ns route)
                                                          (-72.2% logic, 172.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X90Y161.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_TQ4.G_TW[24].U_TQ (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.715 - 0.610)
  Source Clock:         fmc1_la_p_0_OBUF rising at 27.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_TQ4.G_TW[24].U_TQ to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y159.BQ     Tcko                  0.098   usr/rxIla/U0/iTRIG_IN<303>
                                                       usr/rxIla/U0/I_TQ4.G_TW[24].U_TQ
    SLICE_X90Y161.AX     net (fanout=2)        0.103   usr/rxIla/U0/iTRIG_IN<301>
    SLICE_X90Y161.CLK    Tckdi       (-Th)     0.089   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<27>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X90Y161.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_TQ4.G_TW[26].U_TQ (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.715 - 0.610)
  Source Clock:         fmc1_la_p_0_OBUF rising at 27.083ns
  Destination Clock:    fmc1_la_p_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_TQ4.G_TW[26].U_TQ to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y159.DQ     Tcko                  0.098   usr/rxIla/U0/iTRIG_IN<303>
                                                       usr/rxIla/U0/I_TQ4.G_TW[26].U_TQ
    SLICE_X90Y161.CX     net (fanout=2)        0.103   usr/rxIla/U0/iTRIG_IN<303>
    SLICE_X90Y161.CLK    Tckdi       (-Th)     0.089   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<27>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X4Y20.CLKBWRCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X4Y14.CLKBWRCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X4Y24.CLKBWRCLKL
  Clock network: fmc1_la_p_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" 
TS_xpoint1_clk3_p         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" TS_xpoint1_clk3_p
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X2Y26.CLKBWRCLKL
  Clock network: usr/clk_40
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X1Y24.CLKBWRCLKL
  Clock network: usr/clk_40
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X0Y10.CLKBWRCLKL
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" 
TS_xpoint1_clk3_p         / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" TS_xpoint1_clk3_p
        / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.696ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout2_buf/I0
  Logical resource: usr/clkDiv/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 2.293ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/CIC_ADDRA_O<5>/SR
  Logical resource: usr/dtc_top/dtc/counter_64_1/SR
  Location pin: SLICE_X25Y138.SR
  Clock network: usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
--------------------------------------------------------------------------------
Slack: 2.293ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/CIC_ADDRA_O<5>/SR
  Logical resource: usr/dtc_top/dtc/counter_64_4/SR
  Location pin: SLICE_X25Y138.SR
  Clock network: usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout0_0"         TS_xpoint1_clk3_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9653 paths analyzed, 6648 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.872ns.
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_TQ9.G_TW[0].U_TQ (SLICE_X28Y85.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/pcktChk_0/en_int (FF)
  Destination:          usr/txIla/U0/I_TQ9.G_TW[0].U_TQ (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (2.931 - 3.116)
  Source Clock:         usr/clk_320 rising at 9.375ns
  Destination Clock:    usr/clk_40 rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/pcktChk_0/en_int to usr/txIla/U0/I_TQ9.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.CQ     Tcko                  0.337   usr/pcktChk_0/en_int
                                                       usr/pcktChk_0/en_int
    SLICE_X28Y85.B5      net (fanout=1)        1.706   usr/pcktChk_0/en_int
    SLICE_X28Y85.CLK     Tas                   0.028   usr/txIla/U0/iTRIG_IN<1079>
                                                       usr/pcktChk_0/Mmux_pChk_ic11
                                                       usr/txIla/U0/I_TQ9.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.365ns logic, 1.706ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X3Y13.ADDRBWRADDRL5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      8.707ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (1.625 - 1.451)
  Source Clock:         usr/clk_40 rising at 12.500ns
  Destination Clock:    usr/clk_40 rising at 37.500ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X13Y151.AQ           Tcko                  0.337   usr/txIla/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                             usr/txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR
    RAMB36_X3Y13.ADDRBWRADDRL5 net (fanout=75)       7.890   usr/txIla/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<0>
    RAMB36_X3Y13.CLKBWRCLKL    Trcck_ADDRB           0.480   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP
                                                             usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP
    -------------------------------------------------------  ---------------------------
    Total                                            8.707ns (0.817ns logic, 7.890ns route)
                                                             (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X3Y13.ADDRBWRADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      8.707ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (1.625 - 1.451)
  Source Clock:         usr/clk_40 rising at 12.500ns
  Destination Clock:    usr/clk_40 rising at 37.500ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X13Y151.AQ           Tcko                  0.337   usr/txIla/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                             usr/txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR
    RAMB36_X3Y13.ADDRBWRADDRU5 net (fanout=75)       7.890   usr/txIla/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<0>
    RAMB36_X3Y13.CLKBWRCLKU    Trcck_ADDRB           0.480   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP
                                                             usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/RAMB36_EXP
    -------------------------------------------------------  ---------------------------
    Total                                            8.707ns (0.817ns logic, 7.890ns route)
                                                             (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP "usr_clkDiv_clkout0_0"
        TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y24.DIBDI16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[692].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.564 - 0.410)
  Source Clock:         usr/clk_40 rising at 37.500ns
  Destination Clock:    usr/clk_40 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[692].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X10Y120.BMUX      Tshcko                0.148   usr/txIla/U0/I_NO_D.U_ILA/iDATA<694>
                                                          usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[692].I_SRLT_NE_0.FF
    RAMB36_X0Y24.DIBDI16    net (fanout=1)        0.219   usr/txIla/U0/I_NO_D.U_ILA/iDATA<692>
    RAMB36_X0Y24.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         0.169ns (-0.050ns logic, 0.219ns route)
                                                          (-29.6% logic, 129.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y24.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[693].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.564 - 0.410)
  Source Clock:         usr/clk_40 rising at 37.500ns
  Destination Clock:    usr/clk_40 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[693].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X10Y120.AMUX      Tshcko                0.146   usr/txIla/U0/I_NO_D.U_ILA/iDATA<694>
                                                          usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[693].I_SRLT_NE_0.FF
    RAMB36_X0Y24.DIBDI17    net (fanout=1)        0.221   usr/txIla/U0/I_NO_D.U_ILA/iDATA<693>
    RAMB36_X0Y24.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         0.169ns (-0.052ns logic, 0.221ns route)
                                                          (-30.8% logic, 130.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y22.DIBDI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.562 - 0.414)
  Source Clock:         usr/clk_40 rising at 37.500ns
  Destination Clock:    usr/clk_40 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y114.CQ         Tcko                  0.115   usr/txIla/U0/I_NO_D.U_ILA/iDATA<65>
                                                          usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF
    RAMB36_X0Y22.DIBDI12    net (fanout=1)        0.246   usr/txIla/U0/I_NO_D.U_ILA/iDATA<66>
    RAMB36_X0Y22.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         0.163ns (-0.083ns logic, 0.246ns route)
                                                          (-50.9% logic, 150.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP "usr_clkDiv_clkout0_0"
        TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X2Y26.CLKBWRCLKL
  Clock network: usr/clk_40
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X1Y24.CLKBWRCLKL
  Clock network: usr/clk_40
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X0Y10.CLKBWRCLKL
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout1_0"         TS_xpoint1_clk3_n / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 63 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.968ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/counter_64_0 (SLICE_X25Y138.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/counter_64_0 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_0 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/counter_64_0 to usr/dtc_top/dtc/counter_64_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.AQ     Tcko                  0.337   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_0
    SLICE_X24Y138.D1     net (fanout=5)        0.618   usr/dtc_top/CIC_ADDRA_O<0>
    SLICE_X24Y138.D      Tilo                  0.068   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
    SLICE_X25Y138.SR     net (fanout=1)        0.352   usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
    SLICE_X25Y138.CLK    Tsrck                 0.513   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_0
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.918ns logic, 0.970ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/counter_64_2 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_0 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/counter_64_2 to usr/dtc_top/dtc/counter_64_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.BQ     Tcko                  0.337   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_2
    SLICE_X24Y138.D2     net (fanout=4)        0.500   usr/dtc_top/CIC_ADDRA_O<2>
    SLICE_X24Y138.D      Tilo                  0.068   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
    SLICE_X25Y138.SR     net (fanout=1)        0.352   usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
    SLICE_X25Y138.CLK    Tsrck                 0.513   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_0
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.918ns logic, 0.852ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/counter_64_1 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_0 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/counter_64_1 to usr/dtc_top/dtc/counter_64_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.BMUX   Tshcko                0.420   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_1
    SLICE_X24Y138.D4     net (fanout=4)        0.297   usr/dtc_top/CIC_ADDRA_O<1>
    SLICE_X24Y138.D      Tilo                  0.068   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
    SLICE_X25Y138.SR     net (fanout=1)        0.352   usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
    SLICE_X25Y138.CLK    Tsrck                 0.513   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_0
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (1.001ns logic, 0.649ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/counter_64_2 (SLICE_X25Y138.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/counter_64_0 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/counter_64_0 to usr/dtc_top/dtc/counter_64_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.AQ     Tcko                  0.337   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_0
    SLICE_X24Y138.D1     net (fanout=5)        0.618   usr/dtc_top/CIC_ADDRA_O<0>
    SLICE_X24Y138.D      Tilo                  0.068   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
    SLICE_X25Y138.SR     net (fanout=1)        0.352   usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
    SLICE_X25Y138.CLK    Tsrck                 0.513   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_2
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.918ns logic, 0.970ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/counter_64_2 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/counter_64_2 to usr/dtc_top/dtc/counter_64_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.BQ     Tcko                  0.337   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_2
    SLICE_X24Y138.D2     net (fanout=4)        0.500   usr/dtc_top/CIC_ADDRA_O<2>
    SLICE_X24Y138.D      Tilo                  0.068   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
    SLICE_X25Y138.SR     net (fanout=1)        0.352   usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
    SLICE_X25Y138.CLK    Tsrck                 0.513   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_2
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.918ns logic, 0.852ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/counter_64_1 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/counter_64_1 to usr/dtc_top/dtc/counter_64_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.BMUX   Tshcko                0.420   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_1
    SLICE_X24Y138.D4     net (fanout=4)        0.297   usr/dtc_top/CIC_ADDRA_O<1>
    SLICE_X24Y138.D      Tilo                  0.068   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
    SLICE_X25Y138.SR     net (fanout=1)        0.352   usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
    SLICE_X25Y138.CLK    Tsrck                 0.513   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_2
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (1.001ns logic, 0.649ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/counter_64_3 (SLICE_X25Y138.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/counter_64_0 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_3 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/counter_64_0 to usr/dtc_top/dtc/counter_64_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.AQ     Tcko                  0.337   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_0
    SLICE_X24Y138.D1     net (fanout=5)        0.618   usr/dtc_top/CIC_ADDRA_O<0>
    SLICE_X24Y138.D      Tilo                  0.068   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
    SLICE_X25Y138.SR     net (fanout=1)        0.352   usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
    SLICE_X25Y138.CLK    Tsrck                 0.513   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_3
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.918ns logic, 0.970ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/counter_64_2 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_3 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/counter_64_2 to usr/dtc_top/dtc/counter_64_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.BQ     Tcko                  0.337   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_2
    SLICE_X24Y138.D2     net (fanout=4)        0.500   usr/dtc_top/CIC_ADDRA_O<2>
    SLICE_X24Y138.D      Tilo                  0.068   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
    SLICE_X25Y138.SR     net (fanout=1)        0.352   usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
    SLICE_X25Y138.CLK    Tsrck                 0.513   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_3
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.918ns logic, 0.852ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/counter_64_1 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_3 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/counter_64_1 to usr/dtc_top/dtc/counter_64_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.BMUX   Tshcko                0.420   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_1
    SLICE_X24Y138.D4     net (fanout=4)        0.297   usr/dtc_top/CIC_ADDRA_O<1>
    SLICE_X24Y138.D      Tilo                  0.068   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
    SLICE_X25Y138.SR     net (fanout=1)        0.352   usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
    SLICE_X25Y138.CLK    Tsrck                 0.513   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_3
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (1.001ns logic, 0.649ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_xpoint1_clk3_n / 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/counter_64_4 (SLICE_X25Y138.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/counter_64_3 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/counter_64_3 to usr/dtc_top/dtc/counter_64_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.CQ     Tcko                  0.098   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_3
    SLICE_X25Y138.C5     net (fanout=3)        0.071   usr/dtc_top/CIC_ADDRA_O<3>
    SLICE_X25Y138.CLK    Tah         (-Th)     0.082   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/Result<4>11
                                                       usr/dtc_top/dtc/counter_64_4
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/count_64 (SLICE_X24Y138.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/counter_64_5 (FF)
  Destination:          usr/dtc_top/dtc/count_64 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/counter_64_5 to usr/dtc_top/dtc/count_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.DQ     Tcko                  0.098   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_5
    SLICE_X24Y138.D6     net (fanout=2)        0.100   usr/dtc_top/CIC_ADDRA_O<5>
    SLICE_X24Y138.CLK    Tah         (-Th)     0.077   usr/pStrt
                                                       usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o1
                                                       usr/dtc_top/dtc/count_64
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.021ns logic, 0.100ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/counter_64_3 (SLICE_X25Y138.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/counter_64_3 (FF)
  Destination:          usr/dtc_top/dtc/counter_64_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/counter_64_3 to usr/dtc_top/dtc/counter_64_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y138.CQ     Tcko                  0.098   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/counter_64_3
    SLICE_X25Y138.C5     net (fanout=3)        0.071   usr/dtc_top/CIC_ADDRA_O<3>
    SLICE_X25Y138.CLK    Tah         (-Th)     0.056   usr/dtc_top/CIC_ADDRA_O<5>
                                                       usr/dtc_top/dtc/Result<3>11
                                                       usr/dtc_top/dtc/counter_64_3
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_xpoint1_clk3_n / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.696ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout2_buf/I0
  Logical resource: usr/clkDiv/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 2.293ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/CIC_ADDRA_O<5>/SR
  Logical resource: usr/dtc_top/dtc/counter_64_1/SR
  Location pin: SLICE_X25Y138.SR
  Clock network: usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
--------------------------------------------------------------------------------
Slack: 2.293ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/dtc_top/CIC_ADDRA_O<5>/SR
  Logical resource: usr/dtc_top/dtc/counter_64_4/SR
  Location pin: SLICE_X25Y138.SR
  Clock network: usr/dtc_top/dtc/GND_829_o_GND_829_o_equal_9_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.918ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X37Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.918ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y43.C2      net (fanout=326)      4.792   user_reset
    SLICE_X36Y43.C       Tilo                  0.068   system/ip_mac/ip_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X37Y43.SR      net (fanout=2)        0.380   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X37Y43.CLK     Trck                  0.297   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.918ns (0.746ns logic, 5.172ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.975ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y43.C5      net (fanout=5)        2.539   user_ip_addr<0>
    SLICE_X36Y43.C       Tilo                  0.068   system/ip_mac/ip_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X37Y43.SR      net (fanout=2)        0.380   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X37Y43.CLK     Trck                  0.297   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (1.106ns logic, 2.919ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X37Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.150ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.850ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y43.C2      net (fanout=326)      4.792   user_reset
    SLICE_X36Y43.CMUX    Tilo                  0.198   system/ip_mac/ip_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X37Y43.CLK     net (fanout=2)        0.479   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (0.579ns logic, 5.271ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.043ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y43.C5      net (fanout=5)        2.539   user_ip_addr<0>
    SLICE_X36Y43.CMUX    Tilo                  0.198   system/ip_mac/ip_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X37Y43.CLK     net (fanout=2)        0.479   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (0.939ns logic, 3.018ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X37Y43.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.883ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      1.883ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y43.C5      net (fanout=5)        1.277   user_ip_addr<0>
    SLICE_X36Y43.C       Tilo                  0.034   system/ip_mac/ip_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X37Y43.SR      net (fanout=2)        0.148   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X37Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (0.458ns logic, 1.425ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y43.C2      net (fanout=326)      2.413   user_reset
    SLICE_X36Y43.C       Tilo                  0.034   system/ip_mac/ip_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X37Y43.SR      net (fanout=2)        0.148   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X37Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.224ns logic, 2.561ns route)
                                                       (8.0% logic, 92.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X37Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.900ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      1.900ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y43.C5      net (fanout=5)        1.277   user_ip_addr<0>
    SLICE_X36Y43.CMUX    Tilo                  0.080   system/ip_mac/ip_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X37Y43.CLK     net (fanout=2)        0.194   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.429ns logic, 1.471ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X37Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.798ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.798ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y43.C2      net (fanout=326)      2.413   user_reset
    SLICE_X36Y43.CMUX    Tilo                  0.076   system/ip_mac/ip_addr_0_P_0
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X37Y43.CLK     net (fanout=2)        0.194   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.191ns logic, 2.607ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.509ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X39Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y47.A3      net (fanout=326)      4.389   user_reset
    SLICE_X36Y47.A       Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.374   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X39Y47.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (0.746ns logic, 4.763ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.351ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y47.A5      net (fanout=5)        2.169   user_ip_addr<0>
    SLICE_X36Y47.A       Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.374   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X39Y47.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (1.106ns logic, 2.543ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X39Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.684ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.316ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y47.A3      net (fanout=326)      4.389   user_reset
    SLICE_X36Y47.AMUX    Tilo                  0.189   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.357   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      5.316ns (0.570ns logic, 4.746ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.537ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y47.A5      net (fanout=5)        2.169   user_ip_addr<0>
    SLICE_X36Y47.AMUX    Tilo                  0.196   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.357   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.937ns logic, 2.526ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X39Y47.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.731ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.731ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y47.A5      net (fanout=5)        1.127   user_ip_addr<0>
    SLICE_X36Y47.A       Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.146   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X39Y47.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.731ns (0.458ns logic, 1.273ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y47.A3      net (fanout=326)      2.250   user_reset
    SLICE_X36Y47.A       Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.146   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X39Y47.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.224ns logic, 2.396ns route)
                                                       (8.5% logic, 91.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X39Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.701ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.701ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y47.A5      net (fanout=5)        1.127   user_ip_addr<0>
    SLICE_X36Y47.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.146   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.701ns (0.428ns logic, 1.273ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X39Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.591ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.591ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y47.A3      net (fanout=326)      2.250   user_reset
    SLICE_X36Y47.AMUX    Tilo                  0.080   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.146   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (0.195ns logic, 2.396ns route)
                                                       (7.5% logic, 92.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.648ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X37Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y44.A3      net (fanout=326)      4.549   user_reset
    SLICE_X36Y44.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X37Y44.SR      net (fanout=2)        0.353   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X37Y44.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (0.746ns logic, 4.902ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.959ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.041ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y44.A1      net (fanout=5)        2.629   user_ip_addr<1>
    SLICE_X36Y44.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X37Y44.SR      net (fanout=2)        0.353   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X37Y44.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.059ns logic, 2.982ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X37Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.517ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.483ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y44.A3      net (fanout=326)      4.549   user_reset
    SLICE_X36Y44.AMUX    Tilo                  0.189   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X37Y44.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (0.570ns logic, 4.913ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.117ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y44.A1      net (fanout=5)        2.629   user_ip_addr<1>
    SLICE_X36Y44.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X37Y44.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (0.890ns logic, 2.993ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X37Y44.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.802ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.802ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y44.A1      net (fanout=5)        1.250   user_ip_addr<1>
    SLICE_X36Y44.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X37Y44.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X37Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.418ns logic, 1.384ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.683ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y44.A3      net (fanout=326)      2.325   user_reset
    SLICE_X36Y44.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X37Y44.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X37Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.224ns logic, 2.459ns route)
                                                       (8.3% logic, 91.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X37Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.781ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.781ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y44.A1      net (fanout=5)        1.250   user_ip_addr<1>
    SLICE_X36Y44.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X37Y44.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (0.384ns logic, 1.397ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X37Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.667ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      2.667ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y44.A3      net (fanout=326)      2.325   user_reset
    SLICE_X36Y44.AMUX    Tilo                  0.080   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X37Y44.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.195ns logic, 2.472ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.791ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X38Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y40.A3      net (fanout=326)      4.695   user_reset
    SLICE_X37Y40.A       Tilo                  0.068   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X38Y39.SR      net (fanout=2)        0.350   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X38Y39.CLK     Trck                  0.297   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.791ns (0.746ns logic, 5.045ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.917ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y40.A4      net (fanout=5)        2.670   user_ip_addr<2>
    SLICE_X37Y40.A       Tilo                  0.068   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X38Y39.SR      net (fanout=2)        0.350   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X38Y39.CLK     Trck                  0.297   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.063ns logic, 3.020ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X38Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.375ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.625ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y40.A3      net (fanout=326)      4.695   user_reset
    SLICE_X37Y40.AMUX    Tilo                  0.182   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X38Y39.CLK     net (fanout=2)        0.367   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      5.625ns (0.563ns logic, 5.062ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.079ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y40.A4      net (fanout=5)        2.670   user_ip_addr<2>
    SLICE_X37Y40.AMUX    Tilo                  0.186   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X38Y39.CLK     net (fanout=2)        0.367   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (0.884ns logic, 3.037ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X38Y39.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.864ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.864ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y40.A4      net (fanout=5)        1.309   user_ip_addr<2>
    SLICE_X37Y40.A       Tilo                  0.034   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X38Y39.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X38Y39.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.421ns logic, 1.443ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y40.A3      net (fanout=326)      2.383   user_reset
    SLICE_X37Y40.A       Tilo                  0.034   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X38Y39.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X38Y39.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.224ns logic, 2.517ns route)
                                                       (8.2% logic, 91.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X38Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.848ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.848ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y40.A4      net (fanout=5)        1.309   user_ip_addr<2>
    SLICE_X37Y40.AMUX    Tilo                  0.078   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X38Y39.CLK     net (fanout=2)        0.149   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (0.390ns logic, 1.458ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X38Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.726ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.726ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y40.A3      net (fanout=326)      2.383   user_reset
    SLICE_X37Y40.AMUX    Tilo                  0.079   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X38Y39.CLK     net (fanout=2)        0.149   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (0.194ns logic, 2.532ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.679ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X37Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.679ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y40.D3      net (fanout=326)      4.693   user_reset
    SLICE_X36Y40.D       Tilo                  0.068   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X37Y40.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X37Y40.CLK     Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.679ns (0.746ns logic, 4.933ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.986ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.014ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y40.D2      net (fanout=5)        2.649   user_ip_addr<3>
    SLICE_X36Y40.D       Tilo                  0.068   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X37Y40.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X37Y40.CLK     Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (1.125ns logic, 2.889ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X37Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.372ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.628ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y40.D3      net (fanout=326)      4.693   user_reset
    SLICE_X36Y40.DMUX    Tilo                  0.190   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X37Y40.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (0.571ns logic, 5.057ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.031ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y40.D2      net (fanout=5)        2.649   user_ip_addr<3>
    SLICE_X36Y40.DMUX    Tilo                  0.196   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X37Y40.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (0.956ns logic, 3.013ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X37Y40.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.824ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.824ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y40.D2      net (fanout=5)        1.258   user_ip_addr<3>
    SLICE_X36Y40.D       Tilo                  0.034   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X37Y40.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X37Y40.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.475ns logic, 1.349ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y40.D3      net (fanout=326)      2.384   user_reset
    SLICE_X36Y40.D       Tilo                  0.034   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X37Y40.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X37Y40.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.224ns logic, 2.475ns route)
                                                       (8.3% logic, 91.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X37Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.847ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.847ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y40.D2      net (fanout=5)        1.258   user_ip_addr<3>
    SLICE_X36Y40.DMUX    Tilo                  0.076   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X37Y40.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.442ns logic, 1.405ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X37Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.727ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y40.D3      net (fanout=326)      2.384   user_reset
    SLICE_X36Y40.DMUX    Tilo                  0.081   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X37Y40.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.196ns logic, 2.531ns route)
                                                       (7.2% logic, 92.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.657ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X39Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y44.D3      net (fanout=326)      4.541   user_reset
    SLICE_X36Y44.D       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X39Y45.SR      net (fanout=2)        0.370   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X39Y45.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.657ns (0.746ns logic, 4.911ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.945ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y44.D1      net (fanout=5)        2.626   user_ip_addr<1>
    SLICE_X36Y44.D       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X39Y45.SR      net (fanout=2)        0.370   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X39Y45.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (1.059ns logic, 2.996ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X39Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.543ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.457ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y44.D3      net (fanout=326)      4.541   user_reset
    SLICE_X36Y44.DMUX    Tilo                  0.190   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X39Y45.CLK     net (fanout=2)        0.345   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (0.571ns logic, 4.886ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.139ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y44.D1      net (fanout=5)        2.626   user_ip_addr<1>
    SLICE_X36Y44.DMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X39Y45.CLK     net (fanout=2)        0.345   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.890ns logic, 2.971ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X39Y45.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.808ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.808ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y44.D1      net (fanout=5)        1.248   user_ip_addr<1>
    SLICE_X36Y44.D       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X39Y45.SR      net (fanout=2)        0.142   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X39Y45.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.418ns logic, 1.390ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.687ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y44.D3      net (fanout=326)      2.321   user_reset
    SLICE_X36Y44.D       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X39Y45.SR      net (fanout=2)        0.142   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X39Y45.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (0.224ns logic, 2.463ns route)
                                                       (8.3% logic, 91.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X39Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.774ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.774ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y44.D1      net (fanout=5)        1.248   user_ip_addr<1>
    SLICE_X36Y44.DMUX    Tilo                  0.077   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X39Y45.CLK     net (fanout=2)        0.140   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.386ns logic, 1.388ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X39Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.657ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y44.D3      net (fanout=326)      2.321   user_reset
    SLICE_X36Y44.DMUX    Tilo                  0.081   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X39Y45.CLK     net (fanout=2)        0.140   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (0.196ns logic, 2.461ns route)
                                                       (7.4% logic, 92.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.222ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X34Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X35Y43.B2      net (fanout=326)      4.846   user_reset
    SLICE_X35Y43.B       Tilo                  0.068   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X34Y44.SR      net (fanout=2)        0.630   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X34Y44.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (0.746ns logic, 5.476ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.223ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X35Y43.B5      net (fanout=5)        2.084   user_ip_addr<2>
    SLICE_X35Y43.B       Tilo                  0.068   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X34Y44.SR      net (fanout=2)        0.630   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X34Y44.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.063ns logic, 2.714ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X34Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.228ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.772ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X35Y43.B2      net (fanout=326)      4.846   user_reset
    SLICE_X35Y43.BMUX    Tilo                  0.197   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X34Y44.CLK     net (fanout=2)        0.348   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      5.772ns (0.578ns logic, 5.194ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.674ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.326ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X35Y43.B5      net (fanout=5)        2.084   user_ip_addr<2>
    SLICE_X35Y43.BMUX    Tilo                  0.196   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X34Y44.CLK     net (fanout=2)        0.348   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (0.894ns logic, 2.432ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X34Y44.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.792ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.792ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X35Y43.B5      net (fanout=5)        0.965   user_ip_addr<2>
    SLICE_X35Y43.B       Tilo                  0.034   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X34Y44.SR      net (fanout=2)        0.406   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X34Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.421ns logic, 1.371ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.109ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X35Y43.B2      net (fanout=326)      2.479   user_reset
    SLICE_X35Y43.B       Tilo                  0.034   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X34Y44.SR      net (fanout=2)        0.406   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X34Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (0.224ns logic, 2.885ns route)
                                                       (7.2% logic, 92.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X34Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.496ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.496ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X35Y43.B5      net (fanout=5)        0.965   user_ip_addr<2>
    SLICE_X35Y43.BMUX    Tilo                  0.079   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X34Y44.CLK     net (fanout=2)        0.140   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (0.391ns logic, 1.105ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X34Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.809ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.809ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X35Y43.B2      net (fanout=326)      2.479   user_reset
    SLICE_X35Y43.BMUX    Tilo                  0.075   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X34Y44.CLK     net (fanout=2)        0.140   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (0.190ns logic, 2.619ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.591ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y46.A3      net (fanout=326)      4.414   user_reset
    SLICE_X36Y46.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X36Y47.SR      net (fanout=2)        0.474   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X36Y47.CLK     Trck                  0.254   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (0.703ns logic, 4.888ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.086ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.914ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y46.A2      net (fanout=5)        2.358   user_ip_addr<3>
    SLICE_X36Y46.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X36Y47.SR      net (fanout=2)        0.474   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X36Y47.CLK     Trck                  0.254   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (1.082ns logic, 2.832ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.793ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y46.A3      net (fanout=326)      4.414   user_reset
    SLICE_X36Y46.AMUX    Tilo                  0.189   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X36Y47.CLK     net (fanout=2)        0.223   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (0.570ns logic, 4.637ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.463ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y46.A2      net (fanout=5)        2.358   user_ip_addr<3>
    SLICE_X36Y46.AMUX    Tilo                  0.196   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X36Y47.CLK     net (fanout=2)        0.223   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.956ns logic, 2.581ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y47.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.775ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.775ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y46.A2      net (fanout=5)        1.138   user_ip_addr<3>
    SLICE_X36Y46.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X36Y47.SR      net (fanout=2)        0.183   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X36Y47.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.454ns logic, 1.321ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y46.A3      net (fanout=326)      2.268   user_reset
    SLICE_X36Y46.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X36Y47.SR      net (fanout=2)        0.183   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X36Y47.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.203ns logic, 2.451ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.671ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.671ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y46.A2      net (fanout=5)        1.138   user_ip_addr<3>
    SLICE_X36Y46.AMUX    Tilo                  0.075   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X36Y47.CLK     net (fanout=2)        0.092   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.441ns logic, 1.230ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.555ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.555ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X36Y46.A3      net (fanout=326)      2.268   user_reset
    SLICE_X36Y46.AMUX    Tilo                  0.080   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X36Y47.CLK     net (fanout=2)        0.092   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.195ns logic, 2.360ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.402ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X44Y10.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X44Y10.A2      net (fanout=326)      5.303   user_reset
    SLICE_X44Y10.A       Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X44Y10.SR      net (fanout=2)        0.353   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X44Y10.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (0.746ns logic, 5.656ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    29.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X44Y10.A3      net (fanout=5)        1.083   system/regs_from_ipbus<11><12>
    SLICE_X44Y10.A       Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X44Y10.SR      net (fanout=2)        0.353   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X44Y10.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.702ns logic, 1.436ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X44Y10.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.759ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.241ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X44Y10.A2      net (fanout=326)      5.303   user_reset
    SLICE_X44Y10.AMUX    Tilo                  0.194   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X44Y10.CLK     net (fanout=2)        0.363   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      6.241ns (0.575ns logic, 5.666ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.035ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.965ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X44Y10.A3      net (fanout=5)        1.083   system/regs_from_ipbus<11><12>
    SLICE_X44Y10.AMUX    Tilo                  0.182   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X44Y10.CLK     net (fanout=2)        0.363   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (0.519ns logic, 1.446ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X44Y10.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X44Y10.A3      net (fanout=5)        0.446   system/regs_from_ipbus<11><12>
    SLICE_X44Y10.A       Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X44Y10.SR      net (fanout=2)        0.134   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X44Y10.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.207ns logic, 0.580ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.058ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X44Y10.A2      net (fanout=326)      2.700   user_reset
    SLICE_X44Y10.A       Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X44Y10.SR      net (fanout=2)        0.134   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X44Y10.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.224ns logic, 2.834ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X44Y10.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.769ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.769ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X44Y10.A3      net (fanout=5)        0.446   system/regs_from_ipbus<11><12>
    SLICE_X44Y10.AMUX    Tilo                  0.079   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X44Y10.CLK     net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.177ns logic, 0.592ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X44Y10.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.036ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      3.036ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X44Y10.A2      net (fanout=326)      2.700   user_reset
    SLICE_X44Y10.AMUX    Tilo                  0.075   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X44Y10.CLK     net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (0.190ns logic, 2.846ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.105ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X33Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y40.D3      net (fanout=326)      4.997   user_reset
    SLICE_X34Y40.D       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1095>
                                                       system/i2c_s/reset_regs_i[10][1]_AND_810_o1
    SLICE_X33Y40.SR      net (fanout=2)        0.362   system/i2c_s/reset_regs_i[10][1]_AND_810_o
    SLICE_X33Y40.CLK     Trck                  0.297   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (0.746ns logic, 5.359ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.370ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_809_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y40.D5      net (fanout=5)        2.209   user_ip_addr<1>
    SLICE_X34Y40.D       Tilo                  0.068   usr/txIla/U0/iTRIG_IN<1095>
                                                       system/i2c_s/reset_regs_i[10][1]_AND_810_o1
    SLICE_X33Y40.SR      net (fanout=2)        0.362   system/i2c_s/reset_regs_i[10][1]_AND_810_o
    SLICE_X33Y40.CLK     Trck                  0.297   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.059ns logic, 2.571ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X33Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.211ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y40.D3      net (fanout=326)      4.997   user_reset
    SLICE_X34Y40.DMUX    Tilo                  0.181   usr/txIla/U0/iTRIG_IN<1095>
                                                       system/i2c_s/reset_regs_i[10][1]_AND_809_o1
    SLICE_X33Y40.CLK     net (fanout=2)        0.230   system/i2c_s/reset_regs_i[10][1]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (0.562ns logic, 5.227ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.676ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.324ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y40.D5      net (fanout=5)        2.209   user_ip_addr<1>
    SLICE_X34Y40.DMUX    Tilo                  0.191   usr/txIla/U0/iTRIG_IN<1095>
                                                       system/i2c_s/reset_regs_i[10][1]_AND_809_o1
    SLICE_X33Y40.CLK     net (fanout=2)        0.230   system/i2c_s/reset_regs_i[10][1]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.885ns logic, 2.439ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X33Y40.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.573ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.573ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_809_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y40.D5      net (fanout=5)        1.015   user_ip_addr<1>
    SLICE_X34Y40.D       Tilo                  0.034   usr/txIla/U0/iTRIG_IN<1095>
                                                       system/i2c_s/reset_regs_i[10][1]_AND_810_o1
    SLICE_X33Y40.SR      net (fanout=2)        0.140   system/i2c_s/reset_regs_i[10][1]_AND_810_o
    SLICE_X33Y40.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (0.418ns logic, 1.155ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y40.D3      net (fanout=326)      2.554   user_reset
    SLICE_X34Y40.D       Tilo                  0.034   usr/txIla/U0/iTRIG_IN<1095>
                                                       system/i2c_s/reset_regs_i[10][1]_AND_810_o1
    SLICE_X33Y40.SR      net (fanout=2)        0.140   system/i2c_s/reset_regs_i[10][1]_AND_810_o
    SLICE_X33Y40.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.224ns logic, 2.694ns route)
                                                       (7.7% logic, 92.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X33Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.499ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.499ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y40.D5      net (fanout=5)        1.015   user_ip_addr<1>
    SLICE_X34Y40.DMUX    Tilo                  0.078   usr/txIla/U0/iTRIG_IN<1095>
                                                       system/i2c_s/reset_regs_i[10][1]_AND_809_o1
    SLICE_X33Y40.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[10][1]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      1.499ns (0.387ns logic, 1.112ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X33Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.844ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.844ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y40.D3      net (fanout=326)      2.554   user_reset
    SLICE_X34Y40.DMUX    Tilo                  0.078   usr/txIla/U0/iTRIG_IN<1095>
                                                       system/i2c_s/reset_regs_i[10][1]_AND_809_o1
    SLICE_X33Y40.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[10][1]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (0.193ns logic, 2.651ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.292ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X34Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y38.B2      net (fanout=326)      5.059   user_reset
    SLICE_X37Y38.B       Tilo                  0.068   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_808_o1
    SLICE_X34Y38.SR      net (fanout=2)        0.487   system/i2c_s/reset_regs_i[10][2]_AND_808_o
    SLICE_X34Y38.CLK     Trck                  0.297   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (0.746ns logic, 5.546ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.562ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.438ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_807_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y38.B1      net (fanout=5)        2.888   user_ip_addr<2>
    SLICE_X37Y38.B       Tilo                  0.068   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_808_o1
    SLICE_X34Y38.SR      net (fanout=2)        0.487   system/i2c_s/reset_regs_i[10][2]_AND_808_o
    SLICE_X34Y38.CLK     Trck                  0.297   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (1.063ns logic, 3.375ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X34Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.766ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.234ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y38.B2      net (fanout=326)      5.059   user_reset
    SLICE_X37Y38.BMUX    Tilo                  0.197   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_807_o1
    SLICE_X34Y38.CLK     net (fanout=2)        0.597   system/i2c_s/reset_regs_i[10][2]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      6.234ns (0.578ns logic, 5.656ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.620ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.380ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y38.B1      net (fanout=5)        2.888   user_ip_addr<2>
    SLICE_X37Y38.BMUX    Tilo                  0.197   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_807_o1
    SLICE_X34Y38.CLK     net (fanout=2)        0.597   system/i2c_s/reset_regs_i[10][2]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      4.380ns (0.895ns logic, 3.485ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X34Y38.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.084ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.084ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_807_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y38.B1      net (fanout=5)        1.392   user_ip_addr<2>
    SLICE_X37Y38.B       Tilo                  0.034   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_808_o1
    SLICE_X34Y38.SR      net (fanout=2)        0.271   system/i2c_s/reset_regs_i[10][2]_AND_808_o
    SLICE_X34Y38.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.421ns logic, 1.663ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y38.B2      net (fanout=326)      2.519   user_reset
    SLICE_X37Y38.B       Tilo                  0.034   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_808_o1
    SLICE_X34Y38.SR      net (fanout=2)        0.271   system/i2c_s/reset_regs_i[10][2]_AND_808_o
    SLICE_X34Y38.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (0.224ns logic, 2.790ns route)
                                                       (7.4% logic, 92.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X34Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.101ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.101ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y38.B1      net (fanout=5)        1.392   user_ip_addr<2>
    SLICE_X37Y38.BMUX    Tilo                  0.075   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_807_o1
    SLICE_X34Y38.CLK     net (fanout=2)        0.322   system/i2c_s/reset_regs_i[10][2]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.387ns logic, 1.714ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X34Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.031ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y38.B2      net (fanout=326)      2.519   user_reset
    SLICE_X37Y38.BMUX    Tilo                  0.075   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_807_o1
    SLICE_X34Y38.CLK     net (fanout=2)        0.322   system/i2c_s/reset_regs_i[10][2]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.190ns logic, 2.841ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.232ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X35Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y41.C2      net (fanout=326)      5.109   user_reset
    SLICE_X34Y41.C       Tilo                  0.068   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_812_o1
    SLICE_X35Y39.SR      net (fanout=2)        0.377   system/i2c_s/reset_regs_i[10][0]_AND_812_o
    SLICE_X35Y39.CLK     Trck                  0.297   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (0.746ns logic, 5.486ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.642ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_811_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y41.C5      net (fanout=5)        2.875   user_ip_addr<0>
    SLICE_X34Y41.C       Tilo                  0.068   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_812_o1
    SLICE_X35Y39.SR      net (fanout=2)        0.377   system/i2c_s/reset_regs_i[10][0]_AND_812_o
    SLICE_X35Y39.CLK     Trck                  0.297   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.106ns logic, 3.252ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X35Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.976ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y41.C2      net (fanout=326)      5.109   user_reset
    SLICE_X34Y41.CMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_811_o1
    SLICE_X35Y39.CLK     net (fanout=2)        0.343   system/i2c_s/reset_regs_i[10][0]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (0.572ns logic, 5.452ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.850ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y41.C5      net (fanout=5)        2.875   user_ip_addr<0>
    SLICE_X34Y41.CMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_811_o1
    SLICE_X35Y39.CLK     net (fanout=2)        0.343   system/i2c_s/reset_regs_i[10][0]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (0.932ns logic, 3.218ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X35Y39.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.133ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.133ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_811_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y41.C5      net (fanout=5)        1.528   user_ip_addr<0>
    SLICE_X34Y41.C       Tilo                  0.034   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_812_o1
    SLICE_X35Y39.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][0]_AND_812_o
    SLICE_X35Y39.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.458ns logic, 1.675ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.961ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.961ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y41.C2      net (fanout=326)      2.590   user_reset
    SLICE_X34Y41.C       Tilo                  0.034   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_812_o1
    SLICE_X35Y39.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][0]_AND_812_o
    SLICE_X35Y39.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.224ns logic, 2.737ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X35Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.095ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.095ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y41.C5      net (fanout=5)        1.528   user_ip_addr<0>
    SLICE_X34Y41.CMUX    Tilo                  0.077   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_811_o1
    SLICE_X35Y39.CLK     net (fanout=2)        0.141   system/i2c_s/reset_regs_i[10][0]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (0.426ns logic, 1.669ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X35Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.919ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y41.C2      net (fanout=326)      2.590   user_reset
    SLICE_X34Y41.CMUX    Tilo                  0.073   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_811_o1
    SLICE_X35Y39.CLK     net (fanout=2)        0.141   system/i2c_s/reset_regs_i[10][0]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.188ns logic, 2.731ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.355ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X35Y36.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.355ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y36.A3      net (fanout=326)      5.256   user_reset
    SLICE_X34Y36.A       Tilo                  0.068   system/i2c_s/reset_regs_i[10][3]_AND_806_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_806_o1
    SLICE_X35Y36.SR      net (fanout=2)        0.353   system/i2c_s/reset_regs_i[10][3]_AND_806_o
    SLICE_X35Y36.CLK     Trck                  0.297   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (0.746ns logic, 5.609ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.905ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_805_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y36.A2      net (fanout=5)        2.617   user_ip_addr<3>
    SLICE_X34Y36.A       Tilo                  0.068   system/i2c_s/reset_regs_i[10][3]_AND_806_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_806_o1
    SLICE_X35Y36.SR      net (fanout=2)        0.353   system/i2c_s/reset_regs_i[10][3]_AND_806_o
    SLICE_X35Y36.CLK     Trck                  0.297   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (1.125ns logic, 2.970ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X35Y36.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.817ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.183ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y36.A3      net (fanout=326)      5.256   user_reset
    SLICE_X34Y36.AMUX    Tilo                  0.182   system/i2c_s/reset_regs_i[10][3]_AND_806_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_805_o1
    SLICE_X35Y36.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[10][3]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      6.183ns (0.563ns logic, 5.620ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.065ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y36.A2      net (fanout=5)        2.617   user_ip_addr<3>
    SLICE_X34Y36.AMUX    Tilo                  0.194   system/i2c_s/reset_regs_i[10][3]_AND_806_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_805_o1
    SLICE_X35Y36.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[10][3]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (0.954ns logic, 2.981ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X35Y36.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.774ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      1.774ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_805_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y36.A2      net (fanout=5)        1.165   user_ip_addr<3>
    SLICE_X34Y36.A       Tilo                  0.034   system/i2c_s/reset_regs_i[10][3]_AND_806_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_806_o1
    SLICE_X35Y36.SR      net (fanout=2)        0.134   system/i2c_s/reset_regs_i[10][3]_AND_806_o
    SLICE_X35Y36.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.475ns logic, 1.299ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y36.A3      net (fanout=326)      2.652   user_reset
    SLICE_X34Y36.A       Tilo                  0.034   system/i2c_s/reset_regs_i[10][3]_AND_806_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_806_o1
    SLICE_X35Y36.SR      net (fanout=2)        0.134   system/i2c_s/reset_regs_i[10][3]_AND_806_o
    SLICE_X35Y36.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.224ns logic, 2.786ns route)
                                                       (7.4% logic, 92.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X35Y36.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.753ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      1.753ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y36.A2      net (fanout=5)        1.165   user_ip_addr<3>
    SLICE_X34Y36.AMUX    Tilo                  0.075   system/i2c_s/reset_regs_i[10][3]_AND_806_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_805_o1
    SLICE_X35Y36.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][3]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.441ns logic, 1.312ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X35Y36.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.993ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.993ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y36.A3      net (fanout=326)      2.652   user_reset
    SLICE_X34Y36.AMUX    Tilo                  0.079   system/i2c_s/reset_regs_i[10][3]_AND_806_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_805_o1
    SLICE_X35Y36.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][3]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.194ns logic, 2.799ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.462ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X36Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y46.A3      net (fanout=326)      4.408   user_reset
    SLICE_X37Y46.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_748_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X36Y46.SR      net (fanout=2)        0.351   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X36Y46.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (0.703ns logic, 4.759ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.023ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X37Y46.A1      net (fanout=5)        2.563   user_ip_addr<0>
    SLICE_X37Y46.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_748_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X36Y46.SR      net (fanout=2)        0.351   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X36Y46.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (1.063ns logic, 2.914ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X36Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.794ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.206ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y46.A3      net (fanout=326)      4.408   user_reset
    SLICE_X37Y46.AMUX    Tilo                  0.182   system/i2c_s/reset_regs_i[6][0]_AND_748_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X36Y46.CLK     net (fanout=2)        0.235   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      5.206ns (0.563ns logic, 4.643ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.267ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X37Y46.A1      net (fanout=5)        2.563   user_ip_addr<0>
    SLICE_X37Y46.AMUX    Tilo                  0.194   system/i2c_s/reset_regs_i[6][0]_AND_748_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X36Y46.CLK     net (fanout=2)        0.235   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (0.935ns logic, 2.798ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X36Y46.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.838ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.838ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X37Y46.A1      net (fanout=5)        1.269   user_ip_addr<0>
    SLICE_X37Y46.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_748_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X36Y46.SR      net (fanout=2)        0.132   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X36Y46.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.437ns logic, 1.401ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.598ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y46.A3      net (fanout=326)      2.263   user_reset
    SLICE_X37Y46.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_748_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X36Y46.SR      net (fanout=2)        0.132   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X36Y46.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.203ns logic, 2.395ns route)
                                                       (7.8% logic, 92.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X36Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.789ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.789ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X37Y46.A1      net (fanout=5)        1.269   user_ip_addr<0>
    SLICE_X37Y46.AMUX    Tilo                  0.074   system/i2c_s/reset_regs_i[6][0]_AND_748_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X36Y46.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (0.423ns logic, 1.366ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X36Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.554ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X37Y46.A3      net (fanout=326)      2.263   user_reset
    SLICE_X37Y46.AMUX    Tilo                  0.079   system/i2c_s/reset_regs_i[6][0]_AND_748_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X36Y46.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.194ns logic, 2.360ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.797ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X33Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    26.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X33Y43.B5      net (fanout=326)      4.570   user_reset
    SLICE_X33Y43.B       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X33Y43.SR      net (fanout=2)        0.481   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X33Y43.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.797ns (0.746ns logic, 5.051ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.217ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.783ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X33Y43.B1      net (fanout=5)        2.239   user_ip_addr<2>
    SLICE_X33Y43.B       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X33Y43.SR      net (fanout=2)        0.481   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X33Y43.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.783ns (1.063ns logic, 2.720ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X33Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.490ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.510ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X33Y43.B5      net (fanout=326)      4.570   user_reset
    SLICE_X33Y43.BMUX    Tilo                  0.196   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X33Y43.CLK     net (fanout=2)        0.363   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (0.577ns logic, 4.933ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.503ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X33Y43.B1      net (fanout=5)        2.239   user_ip_addr<2>
    SLICE_X33Y43.BMUX    Tilo                  0.197   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X33Y43.CLK     net (fanout=2)        0.363   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (0.895ns logic, 2.602ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X33Y43.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.617ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.617ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X33Y43.B1      net (fanout=5)        1.011   user_ip_addr<2>
    SLICE_X33Y43.B       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X33Y43.SR      net (fanout=2)        0.185   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X33Y43.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (0.421ns logic, 1.196ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X33Y43.B5      net (fanout=326)      2.387   user_reset
    SLICE_X33Y43.B       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X33Y43.SR      net (fanout=2)        0.185   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X33Y43.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.224ns logic, 2.572ns route)
                                                       (8.0% logic, 92.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X33Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.544ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.544ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X33Y43.B1      net (fanout=5)        1.011   user_ip_addr<2>
    SLICE_X33Y43.BMUX    Tilo                  0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X33Y43.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.387ns logic, 1.157ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X33Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.727ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X33Y43.B5      net (fanout=326)      2.387   user_reset
    SLICE_X33Y43.BMUX    Tilo                  0.079   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X33Y43.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.194ns logic, 2.533ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.037ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X32Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X32Y40.A3      net (fanout=326)      4.982   user_reset
    SLICE_X32Y40.A       Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X32Y40.SR      net (fanout=2)        0.352   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X32Y40.CLK     Trck                  0.254   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (0.703ns logic, 5.334ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.383ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X32Y40.A4      net (fanout=5)        2.183   user_ip_addr<3>
    SLICE_X32Y40.A       Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X32Y40.SR      net (fanout=2)        0.352   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X32Y40.CLK     Trck                  0.254   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (1.082ns logic, 2.535ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X32Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.085ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.915ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X32Y40.A3      net (fanout=326)      4.982   user_reset
    SLICE_X32Y40.AMUX    Tilo                  0.189   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X32Y40.CLK     net (fanout=2)        0.363   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (0.570ns logic, 5.345ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.504ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X32Y40.A4      net (fanout=5)        2.183   user_ip_addr<3>
    SLICE_X32Y40.AMUX    Tilo                  0.190   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X32Y40.CLK     net (fanout=2)        0.363   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (0.950ns logic, 2.546ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X32Y40.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.589ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.589ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X32Y40.A4      net (fanout=5)        1.002   user_ip_addr<3>
    SLICE_X32Y40.A       Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X32Y40.SR      net (fanout=2)        0.133   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X32Y40.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.454ns logic, 1.135ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.878ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X32Y40.A3      net (fanout=326)      2.542   user_reset
    SLICE_X32Y40.A       Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X32Y40.SR      net (fanout=2)        0.133   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X32Y40.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.878ns (0.203ns logic, 2.675ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X32Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.593ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.593ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X32Y40.A4      net (fanout=5)        1.002   user_ip_addr<3>
    SLICE_X32Y40.AMUX    Tilo                  0.079   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X32Y40.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.445ns logic, 1.148ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X32Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.883ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.883ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X32Y40.A3      net (fanout=326)      2.542   user_reset
    SLICE_X32Y40.AMUX    Tilo                  0.080   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X32Y40.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.195ns logic, 2.688ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.231ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    25.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y44.B2      net (fanout=326)      4.733   user_reset
    SLICE_X34Y44.B       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X35Y46.SR      net (fanout=2)        0.752   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X35Y46.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (0.746ns logic, 5.485ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  27.971ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.029ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y44.B1      net (fanout=5)        2.218   user_ip_addr<1>
    SLICE_X34Y44.B       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X35Y46.SR      net (fanout=2)        0.752   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X35Y46.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.029ns (1.059ns logic, 2.970ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  26.346ns (requirement - data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.654ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.381   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y44.B2      net (fanout=326)      4.733   user_reset
    SLICE_X34Y44.BMUX    Tilo                  0.197   system/ip_mac/mac_addr_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X35Y46.CLK     net (fanout=2)        0.343   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      5.654ns (0.578ns logic, 5.076ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  28.548ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y44.B1      net (fanout=5)        2.218   user_ip_addr<1>
    SLICE_X34Y44.BMUX    Tilo                  0.197   system/ip_mac/mac_addr_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X35Y46.CLK     net (fanout=2)        0.343   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (0.891ns logic, 2.561ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y46.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.877ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.877ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y44.B1      net (fanout=5)        1.003   user_ip_addr<1>
    SLICE_X34Y44.B       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X35Y46.SR      net (fanout=2)        0.456   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X35Y46.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (0.418ns logic, 1.459ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y44.B2      net (fanout=326)      2.437   user_reset
    SLICE_X34Y44.B       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X35Y46.SR      net (fanout=2)        0.456   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X35Y46.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.224ns logic, 2.893ns route)
                                                       (7.2% logic, 92.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.529ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.529ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y44.B1      net (fanout=5)        1.003   user_ip_addr<1>
    SLICE_X34Y44.BMUX    Tilo                  0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X35Y46.CLK     net (fanout=2)        0.142   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.384ns logic, 1.145ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.769ns (data path)
  Source:               system/rst/rst_fabric_o (FF)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.769ns (Levels of Logic = 1)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric_o to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y114.AQ     Tcko                  0.115   user_reset
                                                       system/rst/rst_fabric_o
    SLICE_X34Y44.B2      net (fanout=326)      2.437   user_reset
    SLICE_X34Y44.BMUX    Tilo                  0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X35Y46.CLK     net (fanout=2)        0.142   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.190ns logic, 2.579ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.667ns|            0|            0|            0|      1396673|
| TS_clk125_2_n                 |      8.000ns|      6.667ns|      6.347ns|            0|            0|         2457|      1394148|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     25.388ns|          N/A|            0|            0|      1157496|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     23.592ns|          N/A|            0|            0|        98706|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     25.048ns|          N/A|            0|            0|       137946|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      6.402ns|            0|            0|            0|           68|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      5.918ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.509ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      5.648ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      5.791ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      5.679ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      5.657ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      6.222ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      5.591ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      6.402ns|          N/A|            0|            0|            4|            0|
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      6.105ns|          N/A|            0|            0|            4|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      6.292ns|          N/A|            0|            0|            4|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      6.232ns|          N/A|            0|            0|            4|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      6.355ns|          N/A|            0|            0|            4|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      5.462ns|          N/A|            0|            0|            4|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      5.797ns|          N/A|            0|            0|            4|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      6.037ns|          N/A|            0|            0|            4|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      6.231ns|          N/A|            0|            0|            4|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     21.666ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     21.666ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.611ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      3.332ns|      4.110ns|            0|            0|            0|64205696011982|
| TS_cdce_out0_n                |      4.167ns|      3.332ns|      4.110ns|            0|            0|          354|64205696011628|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|     24.660ns|          N/A|            0|            0|64205696011628|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     25.000ns|     10.000ns|     19.872ns|            0|            0|            0|         9716|
| TS_xpoint1_clk3_n             |     25.000ns|     10.000ns|     19.872ns|            0|            0|            0|         9716|
|  TS_usr_clkDiv_clkout0_0      |     25.000ns|     19.872ns|          N/A|            0|            0|         9653|            0|
|  TS_usr_clkDiv_clkout1_0      |      3.125ns|      1.968ns|          N/A|            0|            0|           63|            0|
| TS_usr_clkDiv_clkout0         |     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout1         |      3.125ns|      1.429ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cdce_out0_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out0_n    |   24.660|         |         |         |
cdce_out0_p    |   24.660|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cdce_out0_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out0_n    |   24.660|         |         |         |
cdce_out0_p    |   24.660|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.900|         |         |         |
clk125_2_p     |   19.900|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.900|         |         |         |
clk125_2_p     |   19.900|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |         |         |    6.232|         |
clk125_2_p     |         |         |    6.232|         |
v6_cpld<0>     |         |         |    0.830|    0.830|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |         |         |    6.231|         |
clk125_2_p     |         |         |    6.231|         |
v6_cpld<1>     |         |         |    1.127|    1.127|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |         |         |    6.292|         |
clk125_2_p     |         |         |    6.292|         |
v6_cpld<2>     |         |         |    0.979|    0.979|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |         |         |    6.355|         |
clk125_2_p     |         |         |    6.355|         |
v6_cpld<3>     |         |         |    0.913|    0.913|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.432|         |         |         |
xpoint1_clk1_p |    4.432|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.432|         |         |         |
xpoint1_clk1_p |    4.432|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    8.641|         |         |         |
xpoint1_clk3_p |    8.641|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    8.641|         |         |         |
xpoint1_clk3_p |    8.641|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 64205697509264 paths, 0 nets, and 88318 connections

Design statistics:
   Minimum period:  25.388ns{1}   (Maximum frequency:  39.389MHz)
   Maximum path delay from/to any node:   6.402ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 09 12:25:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1077 MB



