# Hi! I'm Marko ðŸ‘‹
**Primary Interests:**
```verilog
> Computer Hardware
> Computer Architecture
> Digital Systems Design
> VLSI Technology
> Digital Electronics
> Analog Electronics
> Operating Systems
```

[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=markociricilic&hide=stata,matlab,swig,makefile&layout=donut)](https://github.com/markociricilic/github-readme-stats)
