// Seed: 332705179
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd96
) (
    output tri0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wand _id_4,
    input supply1 id_5,
    output uwire id_6,
    output wire id_7,
    output wand id_8,
    input wor id_9,
    output supply1 id_10
);
  logic [-1 : id_4] id_12;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
endmodule
