<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - include/fsp.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">include</a> - fsp.h<span style="font-size: 80%;"> (source / <a href="fsp.h.func.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2015-05-28</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntryMed">75.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : /* Copyright 2013-2014 IBM Corp.</a>
<span class="lineNum">       2 </span>                :            :  *
<span class="lineNum">       3 </span>                :            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
<span class="lineNum">       4 </span>                :            :  * you may not use this file except in compliance with the License.
<span class="lineNum">       5 </span>                :            :  * You may obtain a copy of the License at
<span class="lineNum">       6 </span>                :            :  *
<span class="lineNum">       7 </span>                :            :  *      http://www.apache.org/licenses/LICENSE-2.0
<span class="lineNum">       8 </span>                :            :  *
<span class="lineNum">       9 </span>                :            :  * Unless required by applicable law or agreed to in writing, software
<span class="lineNum">      10 </span>                :            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
<span class="lineNum">      11 </span>                :            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
<span class="lineNum">      12 </span>                :            :  * implied.
<span class="lineNum">      13 </span>                :            :  * See the License for the specific language governing permissions and
<span class="lineNum">      14 </span>                :            :  * limitations under the License.
<span class="lineNum">      15 </span>                :            :  */
<span class="lineNum">      16 </span>                :            : 
<span class="lineNum">      17 </span>                :            : 
<span class="lineNum">      18 </span>                :            : /*
<span class="lineNum">      19 </span>                :            :  * IBM System P FSP (Flexible Service Processor)
<span class="lineNum">      20 </span>                :            :  */
<span class="lineNum">      21 </span>                :            : #ifndef __FSP_H
<span class="lineNum">      22 </span>                :            : #define __FSP_H
<span class="lineNum">      23 </span>                :            : 
<span class="lineNum">      24 </span>                :            : #include &lt;skiboot.h&gt;
<span class="lineNum">      25 </span>                :            : #include &lt;psi.h&gt;
<span class="lineNum">      26 </span>                :            : 
<span class="lineNum">      27 </span>                :            : /* Current max number of FSPs
<span class="lineNum">      28 </span>                :            :  * one primary and one secondary is all we support
<span class="lineNum">      29 </span>                :            :  */
<span class="lineNum">      30 </span>                :            : #define FSP_MAX                 2
<span class="lineNum">      31 </span>                :            : 
<span class="lineNum">      32 </span>                :            : /* Command protocol.
<span class="lineNum">      33 </span>                :            :  *
<span class="lineNum">      34 </span>                :            :  * Commands have a byte class and a byte subcommand. With the exception
<span class="lineNum">      35 </span>                :            :  * of some HMC related commands (class 0xe0) which we don't support,
<span class="lineNum">      36 </span>                :            :  * only one outstanding command is allowed for a given class.
<span class="lineNum">      37 </span>                :            :  *
<span class="lineNum">      38 </span>                :            :  * Note: 0xCE and 0xCF fall into the same class, ie, only one of them can
<span class="lineNum">      39 </span>                :            :  *       be outstanding.
<span class="lineNum">      40 </span>                :            :  *
<span class="lineNum">      41 </span>                :            :  * A command is outstanding until it has been acknowledged. This doesn't
<span class="lineNum">      42 </span>                :            :  * imply a response, the response can come later.
<span class="lineNum">      43 </span>                :            :  */
<span class="lineNum">      44 </span>                :            : 
<span class="lineNum">      45 </span>                :            : /* Protocol status error codes used by the protocol */
<span class="lineNum">      46 </span>                :            : #define FSP_STATUS_SUCCESS              0x00    /* Command successful */
<span class="lineNum">      47 </span>                :            : #define FSP_STATUS_MORE_DATA            0x02    /* Success, EOF not reached */
<span class="lineNum">      48 </span>                :            : #define FSP_STATUS_DATA_INLINE          0x11    /* Data inline in mbox */
<span class="lineNum">      49 </span>                :            : #define FSP_STATUS_INVALID_SUBCMD       0x20
<span class="lineNum">      50 </span>                :            : #define FSP_STATUS_INVALID_MOD          0x21
<span class="lineNum">      51 </span>                :            : #define FSP_STATUS_INVALID_DATA         0x22
<span class="lineNum">      52 </span>                :            : #define FSP_STATUS_INVALID_DPOSTATE     0x23
<span class="lineNum">      53 </span>                :            : #define FSP_STATUS_DMA_ERROR            0x24
<span class="lineNum">      54 </span>                :            : #define FSP_STATUS_INVALID_CMD          0x2c
<span class="lineNum">      55 </span>                :            : #define FSP_STATUS_SEQ_ERROR            0x2d
<span class="lineNum">      56 </span>                :            : #define FSP_STATUS_BAD_STATE            0x2e
<span class="lineNum">      57 </span>                :            : #define FSP_STATUS_NOT_SUPPORTED        0x2f
<span class="lineNum">      58 </span>                :            : #define FSP_STATUS_FILE_TOO_LARGE       0x43
<span class="lineNum">      59 </span>                :            : #define FSP_STATUS_FLASH_INPROGRESS     0x61
<span class="lineNum">      60 </span>                :            : #define FSP_STATUS_FLASH_NOPROGRESS     0x62
<span class="lineNum">      61 </span>                :            : #define FSP_STATUS_FLASH_INVALID_SIDE   0x63
<span class="lineNum">      62 </span>                :            : #define FSP_STATUS_GENERIC_ERROR        0xfe
<span class="lineNum">      63 </span>                :            : #define FSP_STATUS_EOF_ERROR            0x02
<span class="lineNum">      64 </span>                :            : #define FSP_STATUS_DMA_ERROR            0x24
<span class="lineNum">      65 </span>                :            : #define FSP_STATUS_BUSY                 0x3e
<span class="lineNum">      66 </span>                :            : #define FSP_STATUS_FLASH_BUSY           0x3f
<span class="lineNum">      67 </span>                :            : #define FSP_STATUS_INVALID_SUBID        0x41
<span class="lineNum">      68 </span>                :            : #define FSP_STATUS_LENGTH_ERROR         0x42
<span class="lineNum">      69 </span>                :            : #define FSP_STAUS_INVALID_HMC_ID        0x51
<span class="lineNum">      70 </span>                :            : #define FSP_STATUS_SPCN_ERROR           0xA8    /* SPCN error */
<span class="lineNum">      71 </span>                :            : #define FSP_STATUS_INVALID_LC           0xC0    /* Invalid location code */
<span class="lineNum">      72 </span>                :            : #define FSP_STATUS_ENCL_IND_RESET       0xC2    /* Enclosure Indicator cannot be reset */
<span class="lineNum">      73 </span>                :            : #define FSP_STATUS_TOD_RESET            0xA9    /* TOD reset due to invalid state at POR */
<span class="lineNum">      74 </span>                :            : #define FSP_STATUS_TOD_PERMANENT_ERROR  0xAF    /* Permanent error in TOD */
<span class="lineNum">      75 </span>                :            : #define FSP_STATUS_I2C_TRANS_ERROR      0xE4    /* I2C device / transmission error */
<span class="lineNum">      76 </span>                :            : #define FSP_STATUS_IND_PARTIAL_SUCCESS  0xE5    /* Indicator partial success */
<span class="lineNum">      77 </span>                :            : #define FSP_STATUS_GENERIC_FAILURE      0xEF    /* Generic Failure in execution */
<span class="lineNum">      78 </span>                :            : 
<span class="lineNum">      79 </span>                :            : /*
<span class="lineNum">      80 </span>                :            :  * FSP registers
<span class="lineNum">      81 </span>                :            :  *
<span class="lineNum">      82 </span>                :            :  * All of the below register definitions come from the FSP0 &quot;Black Widow&quot; spec
<span class="lineNum">      83 </span>                :            :  * They are the same for FSP1 except they are presented big-endian vs
<span class="lineNum">      84 </span>                :            :  * little-endian for FSP0 -- which used PCI
<span class="lineNum">      85 </span>                :            :  * all regs are 4 bytes wide, and we read the larger data areas in 4 byte
<span class="lineNum">      86 </span>                :            :  * granularity as well 
<span class="lineNum">      87 </span>                :            :  *
<span class="lineNum">      88 </span>                :            :  * there are actually two defined sets of MBX registers
<span class="lineNum">      89 </span>                :            :  * MBX2 can't generate interrupts to the host and only MBX1 is currently 
<span class="lineNum">      90 </span>                :            :  * used by firmware running on the FSP, so we're mostly ignoring MBX2
<span class="lineNum">      91 </span>                :            :  */
<span class="lineNum">      92 </span>                :            : 
<span class="lineNum">      93 </span>                :            : /* Device Reset Control Register */
<span class="lineNum">      94 </span>                :            : #define FSP_DRCR_REG                    0x00
<span class="lineNum">      95 </span>                :            : #define FSP_DRCR_CLR_REG                0x04
<span class="lineNum">      96 </span>                :            : 
<span class="lineNum">      97 </span>                :            : /* Bit masks for DRCR */
<span class="lineNum">      98 </span>                :            : #define FSP_DRCR_CMD_VALID              PPC_BIT32(16)
<span class="lineNum">      99 </span>                :            : #define FSP_DRCR_TERMINATE              PPC_BIT32(17)
<span class="lineNum">     100 </span>                :            : #define FSP_DRCR_PREP_FOR_RESET         PPC_BIT32(23)
<span class="lineNum">     101 </span>                :            : #define FSP_DRCR_CLEAR_DISR             PPC_BIT32(30)
<span class="lineNum">     102 </span>                :            : 
<span class="lineNum">     103 </span>                :            : /* DRCR commands need the CMD_VALID bit set */
<span class="lineNum">     104 </span>                :            : #define FSP_PREP_FOR_RESET_CMD          (FSP_DRCR_CMD_VALID | \
<span class="lineNum">     105 </span>                :            :                                                 FSP_DRCR_PREP_FOR_RESET)
<span class="lineNum">     106 </span>                :            : #define FSP_DRCR_ACK_MASK               (0xff &lt;&lt; 8)
<span class="lineNum">     107 </span>                :            : 
<span class="lineNum">     108 </span>                :            : /* Device Immediate Status Register */
<span class="lineNum">     109 </span>                :            : #define FSP_DISR_REG                    0x08
<span class="lineNum">     110 </span>                :            : #define FSP_DISR_CLR_REG                0x0C
<span class="lineNum">     111 </span>                :            : 
<span class="lineNum">     112 </span>                :            : /* Bit masks for DISR */
<span class="lineNum">     113 </span>                :            : #define FSP_DISR_FSP_UNIT_CHECK         PPC_BIT32(16)
<span class="lineNum">     114 </span>                :            : #define FSP_DISR_FSP_RUNTIME_TERM       PPC_BIT32(21)
<span class="lineNum">     115 </span>                :            : #define FSP_DISR_FSP_RR_COMPLETE        PPC_BIT32(22)
<span class="lineNum">     116 </span>                :            : #define FSP_DISR_FSP_FLASH_TERM         PPC_BIT32(23)
<span class="lineNum">     117 </span>                :            : #define FSP_DISR_RUNTIME_STATE_SYNCD    PPC_BIT32(24)
<span class="lineNum">     118 </span>                :            : #define FSP_DISR_DBG_IN_PROGRESS        PPC_BIT32(25)
<span class="lineNum">     119 </span>                :            : #define FSP_DISR_FSP_IN_RR              PPC_BIT32(26)
<span class="lineNum">     120 </span>                :            : #define FSP_DISR_FSP_REBOOT_IN_PROGRESS PPC_BIT32(27)
<span class="lineNum">     121 </span>                :            : #define FSP_DISR_CRIT_OP_IN_PROGRESS    PPC_BIT32(28)
<span class="lineNum">     122 </span>                :            : #define FSP_DISR_STATUS_ACK_RXD         PPC_BIT32(31)
<span class="lineNum">     123 </span>                :            : 
<span class="lineNum">     124 </span>                :            : #define FSP_DISR_HIR_TRIGGER_MASK       (FSP_DISR_FSP_UNIT_CHECK | \
<span class="lineNum">     125 </span>                :            :                                                 FSP_DISR_FSP_RUNTIME_TERM | \
<span class="lineNum">     126 </span>                :            :                                                 FSP_DISR_FSP_FLASH_TERM)
<span class="lineNum">     127 </span>                :            : 
<span class="lineNum">     128 </span>                :            : /* The host version of the control register shares bits with the FSP's
<span class="lineNum">     129 </span>                :            :  * control reg. Those bits are defined such that one side can set
<span class="lineNum">     130 </span>                :            :  * a bit and the other side can clear it
<span class="lineNum">     131 </span>                :            :  */
<span class="lineNum">     132 </span>                :            : #define FSP_MBX1_HCTL_REG               0x080 /* AKA DSCR1 */
<span class="lineNum">     133 </span>                :            : #define FSP_MBX1_FCTL_REG               0x090
<span class="lineNum">     134 </span>                :            : #define FSP_MBX2_HCTL_REG               0x0a0 /* AKA DSCR2 */
<span class="lineNum">     135 </span>                :            : #define FSP_MBX2_FCTL_REG               0x0b0
<span class="lineNum">     136 </span>                :            : 
<span class="lineNum">     137 </span>                :            : /* Bits in the control reg */
<span class="lineNum">     138 </span>                :            : #define FSP_MBX_CTL_PTS                 (1 &lt;&lt; 31)
<span class="lineNum">     139 </span>                :            : #define FSP_MBX_CTL_ABORT               (1 &lt;&lt; 30)
<span class="lineNum">     140 </span>                :            : #define FSP_MBX_CTL_SPPEND              (1 &lt;&lt; 29)
<span class="lineNum">     141 </span>                :            : #define FSP_MBX_CTL_HPEND               (1 &lt;&lt; 28)
<span class="lineNum">     142 </span>                :            : #define FSP_MBX_CTL_XDN                 (1 &lt;&lt; 26)
<span class="lineNum">     143 </span>                :            : #define FSP_MBX_CTL_XUP                 (1 &lt;&lt; 25)
<span class="lineNum">     144 </span>                :            : #define FSP_MBX_CTL_HCHOST_MASK         (0xf &lt;&lt; 20)
<span class="lineNum">     145 </span>                :            : #define FSP_MBX_CTL_HCHOST_SHIFT        20
<span class="lineNum">     146 </span>                :            : #define FSP_MBX_CTL_DCHOST_MASK         (0xff &lt;&lt; 12)
<span class="lineNum">     147 </span>                :            : #define FSP_MBX_CTL_DCHOST_SHIFT        12
<span class="lineNum">     148 </span>                :            : #define FSP_MBX_CTL_HCSP_MASK           (0xf &lt;&lt; 8)
<span class="lineNum">     149 </span>                :            : #define FSP_MBX_CTL_HCSP_SHIFT          8
<span class="lineNum">     150 </span>                :            : #define FSP_MBX_CTL_DCSP_MASK           (0xff)
<span class="lineNum">     151 </span>                :            : #define FSP_MBX_CTL_DCSP_SHIFT          0
<span class="lineNum">     152 </span>                :            : 
<span class="lineNum">     153 </span>                :            : /* Three header registers owned by the host */
<span class="lineNum">     154 </span>                :            : #define FSP_MBX1_HHDR0_REG              0x84
<span class="lineNum">     155 </span>                :            : #define FSP_MBX1_HHDR1_REG              0x88
<span class="lineNum">     156 </span>                :            : #define FSP_MBX1_HHDR2_REG              0x8C
<span class="lineNum">     157 </span>                :            : #define FSP_MBX2_HHDR0_REG              0xa4
<span class="lineNum">     158 </span>                :            : #define FSP_MBX2_HHDR1_REG              0xa8
<span class="lineNum">     159 </span>                :            : #define FSP_MBX2_HHDR2_REG              0xaC
<span class="lineNum">     160 </span>                :            : 
<span class="lineNum">     161 </span>                :            : /* SP Doorbell Error Status register */
<span class="lineNum">     162 </span>                :            : #define FSP_SDES_REG                    0xc0
<span class="lineNum">     163 </span>                :            : 
<span class="lineNum">     164 </span>                :            : /* Host Doorbell Error Status register */
<span class="lineNum">     165 </span>                :            : #define FSP_HDES_REG                    0xc4
<span class="lineNum">     166 </span>                :            : 
<span class="lineNum">     167 </span>                :            : /* Bit definitions for both SDES and HDES
<span class="lineNum">     168 </span>                :            :  *
<span class="lineNum">     169 </span>                :            :  * Notes:
<span class="lineNum">     170 </span>                :            :  *
<span class="lineNum">     171 </span>                :            :  * - CLR: is written to clear the status and always reads
<span class="lineNum">     172 </span>                :            :  *   as 0. It can be used to detect an error state (a HB
<span class="lineNum">     173 </span>                :            :  *   freeze will return all 1's)
<span class="lineNum">     174 </span>                :            :  * - ILLEGAL: illegal operation such as host trying to write
<span class="lineNum">     175 </span>                :            :  *   to an FSP only register etc...
<span class="lineNum">     176 </span>                :            :  * - WFULL: set if host tried to write to the SP doorbell while
<span class="lineNum">     177 </span>                :            :  *   the pending bit is still set
<span class="lineNum">     178 </span>                :            :  * - REMPTY: tried to read while host pending bit not set
<span class="lineNum">     179 </span>                :            :  * - PAR: SP RAM parity error
<span class="lineNum">     180 </span>                :            :  */
<span class="lineNum">     181 </span>                :            : #define FSP_DBERRSTAT_ILLEGAL1          (1 &lt;&lt; 27)
<span class="lineNum">     182 </span>                :            : #define FSP_DBERRSTAT_WFULL1            (1 &lt;&lt; 26)
<span class="lineNum">     183 </span>                :            : #define FSP_DBERRSTAT_REMPTY1           (1 &lt;&lt; 25)
<span class="lineNum">     184 </span>                :            : #define FSP_DBERRSTAT_PAR1              (1 &lt;&lt; 24)
<span class="lineNum">     185 </span>                :            : #define FSP_DBERRSTAT_CLR1              (1 &lt;&lt; 16)
<span class="lineNum">     186 </span>                :            : #define FSP_DBERRSTAT_ILLEGAL2          (1 &lt;&lt; 11)
<span class="lineNum">     187 </span>                :            : #define FSP_DBERRSTAT_WFULL2            (1 &lt;&lt; 10)
<span class="lineNum">     188 </span>                :            : #define FSP_DBERRSTAT_REMPTY2           (1 &lt;&lt;  9)
<span class="lineNum">     189 </span>                :            : #define FSP_DBERRSTAT_PAR2              (1 &lt;&lt;  8)
<span class="lineNum">     190 </span>                :            : #define FSP_DBERRSTAT_CLR2              (1 &lt;&lt;  0)
<span class="lineNum">     191 </span>                :            : 
<span class="lineNum">     192 </span>                :            : /* Host Doorbell Interrupt Register and mask
<span class="lineNum">     193 </span>                :            :  *
<span class="lineNum">     194 </span>                :            :  * Note that while HDIR has bits for MBX2, only
<span class="lineNum">     195 </span>                :            :  * MBX1 can actually generate interrupts. Thus only the
<span class="lineNum">     196 </span>                :            :  * MBX1 bits are implemented in the mask register.
<span class="lineNum">     197 </span>                :            :  */
<span class="lineNum">     198 </span>                :            : #define FSP_HDIR_REG                    0xc8
<span class="lineNum">     199 </span>                :            : #define FSP_HDIM_SET_REG                0xcc
<span class="lineNum">     200 </span>                :            : #define FSP_HDIM_CLR_REG                0xd0
<span class="lineNum">     201 </span>                :            : #define FSP_DBIRQ_ERROR2                (1 &lt;&lt; 10)
<span class="lineNum">     202 </span>                :            : #define FSP_DBIRQ_XUP2                  (1 &lt;&lt;  9)
<span class="lineNum">     203 </span>                :            : #define FSP_DBIRQ_HPEND2                (1 &lt;&lt;  8)
<span class="lineNum">     204 </span>                :            : #define FSP_DBIRQ_ERROR1                (1 &lt;&lt;  2)
<span class="lineNum">     205 </span>                :            : #define FSP_DBIRQ_XUP1                  (1 &lt;&lt;  1)
<span class="lineNum">     206 </span>                :            : #define FSP_DBIRQ_HPEND1                (1 &lt;&lt;  0)
<span class="lineNum">     207 </span>                :            : #define FSP_DBIRQ_MBOX1                 (FSP_DBIRQ_ERROR1 | FSP_DBIRQ_XUP1 | \
<span class="lineNum">     208 </span>                :            :                                          FSP_DBIRQ_HPEND1)
<span class="lineNum">     209 </span>                :            : #define FSP_DBIRQ_MBOX2                 (FSP_DBIRQ_ERROR2 | FSP_DBIRQ_XUP2 | \
<span class="lineNum">     210 </span>                :            :                                          FSP_DBIRQ_HPEND2)
<span class="lineNum">     211 </span>                :            : #define FSP_DBIRQ_ALL                   (FSP_DBIRQ_MBOX1 | FSP_DBIRQ_MBOX2)
<span class="lineNum">     212 </span>                :            : 
<span class="lineNum">     213 </span>                :            : /* Doorbell Interrupt Register (FSP internal interrupt latch
<span class="lineNum">     214 </span>                :            :  * read-only on host side
<span class="lineNum">     215 </span>                :            :  */
<span class="lineNum">     216 </span>                :            : #define FSP_PDIR_REG                    0xd4
<span class="lineNum">     217 </span>                :            : /* And associated mask */
<span class="lineNum">     218 </span>                :            : #define FSP_PDIM_SET_REG                0xd8
<span class="lineNum">     219 </span>                :            : #define FSP_PDIM_CLR_REG                0xdc
<span class="lineNum">     220 </span>                :            : 
<span class="lineNum">     221 </span>                :            : /* Bits for the above */
<span class="lineNum">     222 </span>                :            : #define FSP_PDIRQ_ABORT2                (1 &lt;&lt; 7)
<span class="lineNum">     223 </span>                :            : #define FSP_PDIRQ_ABORT1                (1 &lt;&lt; 6)
<span class="lineNum">     224 </span>                :            : #define FSP_PDIRQ_ERROR2                (1 &lt;&lt; 5)
<span class="lineNum">     225 </span>                :            : #define FSP_PDIRQ_ERROR1                (1 &lt;&lt; 4)
<span class="lineNum">     226 </span>                :            : #define FSP_PDIRQ_XDN2                  (1 &lt;&lt; 3)
<span class="lineNum">     227 </span>                :            : #define FSP_PDIRQ_XDN1                  (1 &lt;&lt; 2)
<span class="lineNum">     228 </span>                :            : #define FSP_PDIRQ_SPPEND2               (1 &lt;&lt; 1)
<span class="lineNum">     229 </span>                :            : #define FSP_PDIRQ_SPPEND1               (1 &lt;&lt; 0)
<span class="lineNum">     230 </span>                :            : 
<span class="lineNum">     231 </span>                :            : /* FSP owned headers */
<span class="lineNum">     232 </span>                :            : #define FSP_MBX1_FHDR0_REG              0x094
<span class="lineNum">     233 </span>                :            : #define FSP_MBX1_FHDR1_REG              0x098
<span class="lineNum">     234 </span>                :            : #define FSP_MBX1_FHDR2_REG              0x09C
<span class="lineNum">     235 </span>                :            : #define FSP_MBX2_FHDR0_REG              0x0b4
<span class="lineNum">     236 </span>                :            : #define FSP_MBX2_FHDR1_REG              0x0b8
<span class="lineNum">     237 </span>                :            : #define FSP_MBX2_FHDR2_REG              0x0bC
<span class="lineNum">     238 </span>                :            : 
<span class="lineNum">     239 </span>                :            : /* Data areas, we can only write to host data, and read from FSP data
<span class="lineNum">     240 </span>                :            :  *
<span class="lineNum">     241 </span>                :            :  * Each area is 0x140 bytes long
<span class="lineNum">     242 </span>                :            :  */
<span class="lineNum">     243 </span>                :            : #define FSP_MBX1_HDATA_AREA             0x100
<span class="lineNum">     244 </span>                :            : #define FSP_MBX1_FDATA_AREA             0x200
<span class="lineNum">     245 </span>                :            : #define FSP_MBX2_HDATA_AREA             0x300
<span class="lineNum">     246 </span>                :            : #define FSP_MBX2_FDATA_AREA             0x400
<span class="lineNum">     247 </span>                :            : 
<span class="lineNum">     248 </span>                :            : /* These are scratch registers */
<span class="lineNum">     249 </span>                :            : #define FSP_SCRATCH0_REG                0xe0
<span class="lineNum">     250 </span>                :            : #define FSP_SCRATCH1_REG                0xe4
<span class="lineNum">     251 </span>                :            : #define FSP_SCRATCH2_REG                0xe8
<span class="lineNum">     252 </span>                :            : #define FSP_SCRATCH3_REG                0xec
<span class="lineNum">     253 </span>                :            : 
<span class="lineNum">     254 </span>                :            : /* This is what the cmd_sub_mod will have for FSP_MCLASS_RR_EVENT */
<span class="lineNum">     255 </span>                :            : #define FSP_RESET_START                 0x1
<span class="lineNum">     256 </span>                :            : #define FSP_RELOAD_COMPLETE             0x2
<span class="lineNum">     257 </span>                :            : 
<span class="lineNum">     258 </span>                :            : /*
<span class="lineNum">     259 </span>                :            :  * Message classes
<span class="lineNum">     260 </span>                :            :  */
<span class="lineNum">     261 </span>                :            : 
<span class="lineNum">     262 </span>                :            : /* The FSP_MCLASS_RR_EVENT is a special message class that doesn't
<span class="lineNum">     263 </span>                :            :  * participate in mbox event related activities. Its relevant only
<span class="lineNum">     264 </span>                :            :  * for hypervisor internal use. So, handle it specially for command
<span class="lineNum">     265 </span>                :            :  * class extraction too.
<span class="lineNum">     266 </span>                :            :  */
<span class="lineNum">     267 </span>                :            : #define FSP_MCLASS_RR_EVENT             0xaa    /* see FSP_R/R defines above */
<span class="lineNum">     268 </span>                :            : #define FSP_MCLASS_FIRST                0xce
<span class="lineNum">     269 </span>                :            : #define FSP_MCLASS_SERVICE              0xce
<span class="lineNum">     270 </span>                :            : #define FSP_MCLASS_IPL                  0xcf
<span class="lineNum">     271 </span>                :            : #define FSP_MCLASS_PCTRL_MSG            0xd0
<span class="lineNum">     272 </span>                :            : #define FSP_MCLASS_PCTRL_ABORTS         0xd1
<span class="lineNum">     273 </span>                :            : #define FSP_MCLASS_ERR_LOG              0xd2
<span class="lineNum">     274 </span>                :            : #define FSP_MCLASS_CODE_UPDATE          0xd3
<span class="lineNum">     275 </span>                :            : #define FSP_MCLASS_FETCH_SPDATA         0xd4
<span class="lineNum">     276 </span>                :            : #define FSP_MCLASS_FETCH_HVDATA         0xd5
<span class="lineNum">     277 </span>                :            : #define FSP_MCLASS_NVRAM                0xd6
<span class="lineNum">     278 </span>                :            : #define FSP_MCLASS_MBOX_SURV            0xd7
<span class="lineNum">     279 </span>                :            : #define FSP_MCLASS_RTC                  0xd8
<span class="lineNum">     280 </span>                :            : #define FSP_MCLASS_SMART_CHIP           0xd9
<span class="lineNum">     281 </span>                :            : #define FSP_MCLASS_INDICATOR            0xda
<span class="lineNum">     282 </span>                :            : #define FSP_MCLASS_HMC_INTFMSG          0xe0
<span class="lineNum">     283 </span>                :            : #define FSP_MCLASS_HMC_VT               0xe1
<span class="lineNum">     284 </span>                :            : #define FSP_MCLASS_HMC_BUFFERS          0xe2
<span class="lineNum">     285 </span>                :            : #define FSP_MCLASS_SHARK                0xe3
<span class="lineNum">     286 </span>                :            : #define FSP_MCLASS_MEMORY_ERR           0xe4
<span class="lineNum">     287 </span>                :            : #define FSP_MCLASS_CUOD_EVENT           0xe5
<span class="lineNum">     288 </span>                :            : #define FSP_MCLASS_HW_MAINT             0xe6
<span class="lineNum">     289 </span>                :            : #define FSP_MCLASS_VIO                  0xe7
<span class="lineNum">     290 </span>                :            : #define FSP_MCLASS_SRC_MSG              0xe8
<span class="lineNum">     291 </span>                :            : #define FSP_MCLASS_DATA_COPY            0xe9
<span class="lineNum">     292 </span>                :            : #define FSP_MCLASS_TONE                 0xea
<span class="lineNum">     293 </span>                :            : #define FSP_MCLASS_VIRTUAL_NVRAM        0xeb
<span class="lineNum">     294 </span>                :            : #define FSP_MCLASS_TORRENT              0xec
<span class="lineNum">     295 </span>                :            : #define FSP_MCLASS_NODE_PDOWN           0xed
<span class="lineNum">     296 </span>                :            : #define FSP_MCLASS_DIAG                 0xee
<span class="lineNum">     297 </span>                :            : #define FSP_MCLASS_PCIE_LINK_TOPO       0xef
<span class="lineNum">     298 </span>                :            : #define FSP_MCLASS_OCC                  0xf0
<span class="lineNum">     299 </span>                :            : #define FSP_MCLASS_LAST                 0xf0
<span class="lineNum">     300 </span>                :            : 
<span class="lineNum">     301 </span>                :            : /*
<span class="lineNum">     302 </span>                :            :  * Commands are provided in rxxyyzz form where:
<span class="lineNum">     303 </span>                :            :  *
<span class="lineNum">     304 </span>                :            :  *   -  r is 0: no response or 1: response expected
<span class="lineNum">     305 </span>                :            :  *   - xx is class
<span class="lineNum">     306 </span>                :            :  *   - yy is subcommand
<span class="lineNum">     307 </span>                :            :  *   - zz is mod
<span class="lineNum">     308 </span>                :            :  *
<span class="lineNum">     309 </span>                :            :  * WARNING: We only set the r bit for HV-&gt;FSP commands
<span class="lineNum">     310 </span>                :            :  *          long run, we want to remove use of that bit
<span class="lineNum">     311 </span>                :            :  *          and instead have a table of all commands in
<span class="lineNum">     312 </span>                :            :  *          the FSP driver indicating which ones take a
<span class="lineNum">     313 </span>                :            :  *          response...
<span class="lineNum">     314 </span>                :            :  */
<span class="lineNum">     315 </span>                :            : 
<span class="lineNum">     316 </span>                :            : /*
<span class="lineNum">     317 </span>                :            :  * Class 0xCF
<span class="lineNum">     318 </span>                :            :  */
<span class="lineNum">     319 </span>                :            : #define FSP_CMD_OPL             0x0cf7100 /* HV-&gt;FSP: Operational Load Compl. */
<span class="lineNum">     320 </span>                :            : #define FSP_CMD_HV_STATE_CHG    0x0cf0200 /* FSP-&gt;HV: Request HV state change */
<span class="lineNum">     321 </span>                :            : #define FSP_RSP_HV_STATE_CHG    0x0cf8200
<span class="lineNum">     322 </span>                :            : #define FSP_CMD_SP_NEW_ROLE     0x0cf0700 /* FSP-&gt;HV: FSP assuming a new role */
<span class="lineNum">     323 </span>                :            : #define FSP_RSP_SP_NEW_ROLE     0x0cf8700
<span class="lineNum">     324 </span>                :            : #define FSP_CMD_SP_RELOAD_COMP  0x0cf0102 /* FSP-&gt;HV: FSP reload complete */
<span class="lineNum">     325 </span>                :            : 
<span class="lineNum">     326 </span>                :            : 
<span class="lineNum">     327 </span>                :            : /*
<span class="lineNum">     328 </span>                :            :  * Class 0xCE
<span class="lineNum">     329 </span>                :            :  */
<span class="lineNum">     330 </span>                :            : #define FSP_CMD_ACK_DUMP        0x1ce0200 /* HV-&gt;FSP: Dump ack */
<span class="lineNum">     331 </span>                :            : #define FSP_CMD_HV_QUERY_CAPS   0x1ce0400 /* HV-&gt;FSP: Query capabilities */
<span class="lineNum">     332 </span>                :            : #define FSP_RSP_HV_QUERY_CAPS   0x1ce8400
<span class="lineNum">     333 </span>                :            : #define FSP_CMD_SP_QUERY_CAPS   0x0ce0501 /* FSP-&gt;HV */
<span class="lineNum">     334 </span>                :            : #define FSP_RSP_SP_QUERY_CAPS   0x0ce8500
<span class="lineNum">     335 </span>                :            : #define FSP_CMD_GET_IPL_SIDE    0x1ce0600 /* HV-&gt;FSP: Get IPL side and speed */
<span class="lineNum">     336 </span>                :            : #define FSP_CMD_SET_IPL_SIDE    0x1ce0780 /* HV-&gt;FSP: Set next IPL side */
<span class="lineNum">     337 </span>                :            : #define FSP_CMD_ERRLOG_PHYP_ACK 0x1ce0800 /* HV-&gt;FSP */
<span class="lineNum">     338 </span>                :            : #define FSP_RSP_ERRLOG_PHYP_ACK 0x0ce8800 /* FSP-&gt;HV */
<span class="lineNum">     339 </span>                :            : #define FSP_CMD_ERRLOG_GET_PLID 0x0ce0900 /* FSP-&gt;HV: Get PLID */
<span class="lineNum">     340 </span>                :            : #define FSP_RSP_ERRLOG_GET_PLID 0x0ce8900 /* HV-&gt;FSP */
<span class="lineNum">     341 </span>                :            : #define FSP_CMD_SA_INDICATOR    0x1ce1000 /* HV-&gt;FSP: read/update SAI */
<span class="lineNum">     342 </span>                :            : #define FSP_RSP_SA_INDICATOR    0x0ce9000 /* FSP-&gt;HV */
<span class="lineNum">     343 </span>                :            : #define FSP_CMD_QUERY_SPARM     0x1ce1200 /* HV-&gt;FSP: System parameter query */
<span class="lineNum">     344 </span>                :            : #define FSP_RSP_QUERY_SPARM     0x0ce9200 /* FSP-&gt;HV: System parameter resp */
<span class="lineNum">     345 </span>                :            : #define FSP_CMD_SET_SPARM_1     0x1ce1301 /* HV-&gt;FSP: Set system parameter */
<span class="lineNum">     346 </span>                :            : #define FSP_CMD_SET_SPARM_2     0x1ce1302 /* HV-&gt;FSP: Set system parameter TCE */
<span class="lineNum">     347 </span>                :            : #define FSP_RSP_SET_SPARM       0x0ce9300 /* FSP-&gt;HV: Set system parameter resp */
<span class="lineNum">     348 </span>                :            : #define FSP_CMD_SP_SPARM_UPD_0  0x0ce1600 /* FSP-&gt;HV: Sysparm updated no data */
<span class="lineNum">     349 </span>                :            : #define FSP_CMD_SP_SPARM_UPD_1  0x0ce1601 /* FSP-&gt;HV: Sysparm updated data */
<span class="lineNum">     350 </span>                :            : #define FSP_CMD_HYP_MDST_TABLE  0x1ce2600 /* HV-&gt;FSP: Sapphire MDST table */
<span class="lineNum">     351 </span>                :            : #define FSP_CMD_TPO_READ        0x1ce4201 /* FSP-&gt;HV */
<span class="lineNum">     352 </span>                :            : #define FSP_CMD_TPO_WRITE       0x1ce4301 /* HV-&gt;FSP */
<span class="lineNum">     353 </span>                :            : #define FSP_CMD_STATUS_REQ      0x1ce4800 /* HV-&gt;FSP: Request normal panel status */
<span class="lineNum">     354 </span>                :            : #define FSP_CMD_STATUS_EX1_REQ  0x1ce4802 /* HV-&gt;FSP: Request extended 1 panel status */
<span class="lineNum">     355 </span>                :            : #define FSP_CMD_STATUS_EX2_REQ  0x1ce4803 /* HV-&gt;FSP: Request extended 2 panel status */
<span class="lineNum">     356 </span>                :            : #define FSP_CMD_CONTINUE_ACK    0x0ce5700 /* HV-&gt;FSP: HV acks CONTINUE IPL */
<span class="lineNum">     357 </span>                :            : #define FSP_CMD_HV_FUNCTNAL     0x1ce5707 /* HV-&gt;FSP: Set HV functional state */
<span class="lineNum">     358 </span>                :            : #define FSP_CMD_FSP_FUNCTNAL    0x0ce5708 /* FSP-&gt;HV: FSP functional state */
<span class="lineNum">     359 </span>                :            : #define FSP_CMD_CONTINUE_IPL    0x0ce7000 /* FSP-&gt;HV: HV has control */
<span class="lineNum">     360 </span>                :            : #define FSP_RSP_SYS_DUMP_OLD    0x0ce7800 /* FSP-&gt;HV: Sys Dump Available */
<span class="lineNum">     361 </span>                :            : #define FSP_RSP_SYS_DUMP        0x0ce7802 /* FSP-&gt;HV: Sys Dump Available */
<span class="lineNum">     362 </span>                :            : #define FSP_RSP_RES_DUMP        0x0ce7807 /* FSP-&gt;HV: Resource Dump Available */
<span class="lineNum">     363 </span>                :            : #define FSP_CMD_PCI_POWER_CONF  0x1ce1b00 /* HV-&gt;FSP: Send PCIe list to FSP */
<span class="lineNum">     364 </span>                :            : #define FSP_CMD_POWERDOWN_NORM  0x1ce4d00 /* HV-&gt;FSP: Normal power down */
<span class="lineNum">     365 </span>                :            : #define FSP_CMD_POWERDOWN_QUICK 0x1ce4d01 /* HV-&gt;FSP: Quick power down */
<span class="lineNum">     366 </span>                :            : #define FSP_CMD_POWERDOWN_PCIRS 0x1ce4d02 /* HV-&gt;FSP: PCI cfg reset power dwn */
<span class="lineNum">     367 </span>                :            : #define FSP_CMD_REBOOT          0x1ce4e00 /* HV-&gt;FSP: Standard IPL */
<span class="lineNum">     368 </span>                :            : #define FSP_CMD_DEEP_REBOOT     0x1ce4e04 /* HV-&gt;FSP: Deep IPL */
<span class="lineNum">     369 </span>                :            : #define FSP_CMD_INIT_DPO        0x0ce5b00 /* FSP-&gt;HV: Initialize Delayed Power Off */
<span class="lineNum">     370 </span>                :            : #define FSP_RSP_INIT_DPO        0x0cedb00 /* HV-&gt;FSP: Response for DPO init command */
<span class="lineNum">     371 </span>                :            : #define FSP_CMD_PANELSTATUS     0x0ce5c00 /* FSP-&gt;HV */
<span class="lineNum">     372 </span>                :            : #define FSP_CMD_PANELSTATUS_EX1 0x0ce5c02 /* FSP-&gt;HV */
<span class="lineNum">     373 </span>                :            : #define FSP_CMD_PANELSTATUS_EX2 0x0ce5c03 /* FSP-&gt;HV */
<span class="lineNum">     374 </span>                :            : 
<span class="lineNum">     375 </span>                :            : /* SAI read/update sub commands */
<span class="lineNum">     376 </span>                :            : #define FSP_LED_RESET_REAL_SAI          0x00
<span class="lineNum">     377 </span>                :            : #define FSP_LED_READ_REAL_SAI           0x02
<span class="lineNum">     378 </span>                :            : #define FSP_LED_RESET_PARTITION_SAI     0x80
<span class="lineNum">     379 </span>                :            : #define FSP_LED_SET_PARTITION_SAI       0x81
<span class="lineNum">     380 </span>                :            : #define FSP_LED_READ_PARTITION_SAI      0x82
<span class="lineNum">     381 </span>                :            : #define FSP_LED_READ_PLAT_SAI           0x83
<span class="lineNum">     382 </span>                :            : #define FSP_LED_RESET_PLAT_SAI          0x84
<span class="lineNum">     383 </span>                :            : #define FSP_LED_SET_PLAT_SAI            0x85
<span class="lineNum">     384 </span>                :            : 
<span class="lineNum">     385 </span>                :            : /*
<span class="lineNum">     386 </span>                :            :  * Class 0xD2
<span class="lineNum">     387 </span>                :            :  */
<span class="lineNum">     388 </span>                :            : #define FSP_CMD_CREATE_ERRLOG           0x1d21000 /* HV-&gt;FSP */
<span class="lineNum">     389 </span>                :            : #define FSP_RSP_CREATE_ERRLOG           0x0d29000 /* FSP-&gt;HV */
<span class="lineNum">     390 </span>                :            : #define FSP_CMD_ERRLOG_NOTIFICATION     0x0d25a00 /* FSP-&gt;HV */
<span class="lineNum">     391 </span>                :            : #define FSP_RSP_ERRLOG_NOTIFICATION     0x0d2da00 /* HV-&gt;FSP */
<span class="lineNum">     392 </span>                :            : #define FSP_RSP_ELOG_NOTIFICATION_ERROR 0x1d2dafe /* HV-&gt;FSP */
<span class="lineNum">     393 </span>                :            : #define FSP_CMD_FSP_DUMP_INIT           0x1d21200 /* HV-&gt;FSP: FSP dump init */
<span class="lineNum">     394 </span>                :            : 
<span class="lineNum">     395 </span>                :            : /*
<span class="lineNum">     396 </span>                :            :  * Class 0xD0
<span class="lineNum">     397 </span>                :            :  */
<span class="lineNum">     398 </span>                :            : #define FSP_CMD_SPCN_PASSTHRU   0x1d05400 /* HV-&gt;FSP */
<span class="lineNum">     399 </span>                :            : #define FSP_RSP_SPCN_PASSTHRU   0x0d0d400 /* FSP-&gt;HV */
<span class="lineNum">     400 </span>                :            : 
<span class="lineNum">     401 </span>                :            : /*
<span class="lineNum">     402 </span>                :            :  * Class 0xD3
<span class="lineNum">     403 </span>                :            :  */
<span class="lineNum">     404 </span>                :            : #define FSP_CMD_FLASH_START     0x01d30101 /* HV-&gt;FSP: Code update start */
<span class="lineNum">     405 </span>                :            : #define FSP_CMD_FLASH_COMPLETE  0x01d30201 /* HV-&gt;FSP: Code update complete */
<span class="lineNum">     406 </span>                :            : #define FSP_CMD_FLASH_ABORT     0x01d302ff /* HV-&gt;FSP: Code update complete */
<span class="lineNum">     407 </span>                :            : #define FSP_CMD_FLASH_WRITE     0x01d30300 /* HV-&gt;FSP: Write LID */
<span class="lineNum">     408 </span>                :            : #define FSP_CMD_FLASH_DEL       0x01d30500 /* HV-&gt;FSP: Delete LID */
<span class="lineNum">     409 </span>                :            : #define FSP_CMD_FLASH_NORMAL    0x01d30401 /* HV-&gt;FSP: Commit (T -&gt; P) */
<span class="lineNum">     410 </span>                :            : #define FSP_CMD_FLASH_REMOVE    0x01d30402 /* HV-&gt;FSP: Reject (P -&gt; T) */
<span class="lineNum">     411 </span>                :            : #define FSP_CMD_FLASH_SWAP      0x01d30403 /* HV-&gt;FSP: Swap */
<span class="lineNum">     412 </span>                :            : #define FSP_CMD_FLASH_OUTC      0x00d30601 /* FSP-&gt;HV: Out of band commit */
<span class="lineNum">     413 </span>                :            : #define FSP_CMD_FLASH_OUTR      0x00d30602 /* FSP-&gt;HV: Out of band reject */
<span class="lineNum">     414 </span>                :            : #define FSP_CMD_FLASH_OUTS      0x00d30603 /* FSP-&gt;HV: Out of band swap */
<span class="lineNum">     415 </span>                :            : #define FSP_CMD_FLASH_OUT_RSP   0x00d38600 /* HV-&gt;FSP: Out of band Resp */
<span class="lineNum">     416 </span>                :            : #define FSP_CMD_FLASH_CACHE     0x00d30700 /* FSP-&gt;HV: Update LID cache */
<span class="lineNum">     417 </span>                :            : #define FSP_CMD_FLASH_CACHE_RSP 0x00d38700 /* HV-&gt;FSP: Update LID cache Resp */
<span class="lineNum">     418 </span>                :            : 
<span class="lineNum">     419 </span>                :            : /*
<span class="lineNum">     420 </span>                :            :  * Class 0xD4
<span class="lineNum">     421 </span>                :            :  */
<span class="lineNum">     422 </span>                :            : #define FSP_CMD_FETCH_SP_DATA   0x1d40101 /* HV-&gt;FSP: Fetch &amp; DMA data */
<span class="lineNum">     423 </span>                :            : #define FSP_CMD_WRITE_SP_DATA   0x1d40201 /* HV-&gt;FSP: Fetch &amp; DMA data */
<span class="lineNum">     424 </span>                :            : 
<span class="lineNum">     425 </span>                :            : /* Data set IDs for SP data commands */
<span class="lineNum">     426 </span>                :            : #define FSP_DATASET_SP_DUMP     0x01
<span class="lineNum">     427 </span>                :            : #define FSP_DATASET_HW_DUMP     0x02
<span class="lineNum">     428 </span>                :            : #define FSP_DATASET_ERRLOG      0x03    /* error log entry */
<span class="lineNum">     429 </span>                :            : #define FSP_DATASET_MASTER_LID  0x04
<span class="lineNum">     430 </span>                :            : #define FSP_DATASET_NONSP_LID   0x05
<span class="lineNum">     431 </span>                :            : #define FSP_DATASET_ELID_RDATA  0x06
<span class="lineNum">     432 </span>                :            : #define FSP_DATASET_BLADE_PARM  0x07
<span class="lineNum">     433 </span>                :            : #define FSP_DATASET_LOC_PORTMAP 0x08
<span class="lineNum">     434 </span>                :            : #define FSP_DATASET_SYSIND_CAP  0x09
<span class="lineNum">     435 </span>                :            : #define FSP_DATASET_FSP_RSRCDMP 0x0a
<span class="lineNum">     436 </span>                :            : #define FSP_DATASET_HBRT_BLOB   0x0b
<span class="lineNum">     437 </span>                :            : 
<span class="lineNum">     438 </span>                :            : /* Adjustment to get T side LIDs */
<span class="lineNum">     439 </span>                :            : #define ADJUST_T_SIDE_LID_NO    0x8000
<span class="lineNum">     440 </span>                :            : 
<span class="lineNum">     441 </span>                :            : /*
<span class="lineNum">     442 </span>                :            :  * Class 0xD5
<span class="lineNum">     443 </span>                :            :  */
<span class="lineNum">     444 </span>                :            : #define FSP_CMD_ALLOC_INBOUND   0x0d50400 /* FSP-&gt;HV: Allocate inbound buf. */
<span class="lineNum">     445 </span>                :            : #define FSP_RSP_ALLOC_INBOUND   0x0d58400
<span class="lineNum">     446 </span>                :            : 
<span class="lineNum">     447 </span>                :            : /*
<span class="lineNum">     448 </span>                :            :  * Class 0xD7
<span class="lineNum">     449 </span>                :            :  */
<span class="lineNum">     450 </span>                :            : #define FSP_CMD_SURV_HBEAT      0x1d70000 /* ? */
<span class="lineNum">     451 </span>                :            : #define FSP_CMD_SURV_ACK        0x0d78000 /* ? */
<span class="lineNum">     452 </span>                :            : 
<span class="lineNum">     453 </span>                :            : /*
<span class="lineNum">     454 </span>                :            :  * Class 0xD8
<span class="lineNum">     455 </span>                :            :  */
<span class="lineNum">     456 </span>                :            : #define FSP_CMD_READ_TOD        0x1d82000 /* HV-&gt;FSP */
<span class="lineNum">     457 </span>                :            : #define FSP_CMD_READ_TOD_EXT    0x1d82001 /* HV-&gt;FSP */
<span class="lineNum">     458 </span>                :            : #define FSP_CMD_WRITE_TOD       0x1d82100 /* HV-&gt;FSP */
<span class="lineNum">     459 </span>                :            : #define FSP_CMD_WRITE_TOD_EXT   0x1d82101 /* HV-&gt;FSP */
<span class="lineNum">     460 </span>                :            : 
<span class="lineNum">     461 </span>                :            : /*
<span class="lineNum">     462 </span>                :            :  * Class 0xDA
<span class="lineNum">     463 </span>                :            :  */
<span class="lineNum">     464 </span>                :            : #define FSP_CMD_GET_LED_LIST   0x00da1101 /* Location code information structure */
<span class="lineNum">     465 </span>                :            : #define FSP_RSP_GET_LED_LIST   0x00da9100
<span class="lineNum">     466 </span>                :            : #define FSP_CMD_RET_LED_BUFFER 0x00da1102 /* Location code buffer information */
<span class="lineNum">     467 </span>                :            : #define FSP_RSP_RET_LED_BUFFER 0x00da9100
<span class="lineNum">     468 </span>                :            : #define FSP_CMD_GET_LED_STATE  0x00da1103 /* Retrieve Indicator State */
<span class="lineNum">     469 </span>                :            : #define FSP_RSP_GET_LED_STATE  0x00da9100
<span class="lineNum">     470 </span>                :            : #define FSP_CMD_SET_LED_STATE  0x00da1104 /* Set Service Indicator State */
<span class="lineNum">     471 </span>                :            : #define FSP_RSP_SET_LED_STATE  0x00da9100
<span class="lineNum">     472 </span>                :            : #define FSP_CMD_GET_MTMS_LIST  0x00da1105 /* Get MTMS and config ID list */
<span class="lineNum">     473 </span>                :            : #define FSP_RSP_GET_MTMS_LIST  0x00da9100
<span class="lineNum">     474 </span>                :            : #define FSP_CMD_SET_ENCL_MTMS  0x00da1106 /* Set MTMS */
<span class="lineNum">     475 </span>                :            : #define FSP_RSP_SET_ENCL_MTMS  0x00da9100
<span class="lineNum">     476 </span>                :            : #define FSP_CMD_SET_ENCL_CNFG  0x00da1107 /* Set config ID */
<span class="lineNum">     477 </span>                :            : #define FSP_RSP_SET_ENCL_CNFG  0x00da9100
<span class="lineNum">     478 </span>                :            : #define FSP_CMD_CLR_INCT_ENCL  0x00da1108 /* Clear inactive address */
<span class="lineNum">     479 </span>                :            : #define FSP_RSP_CLR_INCT_ENCL  0x00da9100
<span class="lineNum">     480 </span>                :            : #define FSP_CMD_RET_MTMS_BUFFER  0x00da1109 /* Return MTMS buffer */
<span class="lineNum">     481 </span>                :            : #define FSP_RSP_RET_MTMS_BUFFER  0x00da9100
<span class="lineNum">     482 </span>                :            : #define FSP_CMD_ENCL_MCODE_INIT  0x00da110A /* Mcode update (Initiate download) */
<span class="lineNum">     483 </span>                :            : #define FSP_RSP_ENCL_MCODE_INIT  0x00da9100
<span class="lineNum">     484 </span>                :            : #define FSP_CMD_ENCL_MCODE_INTR  0x00da110B /* Mcode update (Interrupt download) */
<span class="lineNum">     485 </span>                :            : #define FSP_RSP_ENCL_MCODE_INTR  0x00da9100
<span class="lineNum">     486 </span>                :            : #define FSP_CMD_ENCL_POWR_TRACE  0x00da110D /* Enclosure power network trace */
<span class="lineNum">     487 </span>                :            : #define FSP_RSP_ENCL_POWR_TRACE  0x00da9100
<span class="lineNum">     488 </span>                :            : #define FSP_CMD_RET_ENCL_TRACE_BUFFER  0x00da110E /* Return power trace buffer */
<span class="lineNum">     489 </span>                :            : #define FSP_RSP_RET_ENCL_TRACE_BUFFER  0x00da9100
<span class="lineNum">     490 </span>                :            : #define FSP_CMD_GET_SPCN_LOOP_STATUS   0x00da110F /* Get SPCN loop status */
<span class="lineNum">     491 </span>                :            : #define FSP_RSP_GET_SPCN_LOOP_STATUS   0x00da9100
<span class="lineNum">     492 </span>                :            : #define FSP_CMD_INITIATE_LAMP_TEST     0x00da1300 /* Initiate LAMP test */
<span class="lineNum">     493 </span>                :            : 
<span class="lineNum">     494 </span>                :            : /*
<span class="lineNum">     495 </span>                :            :  * Class 0xE0
<span class="lineNum">     496 </span>                :            :  *
<span class="lineNum">     497 </span>                :            :  * HACK ALERT: We mark E00A01 (associate serial port) as not needing
<span class="lineNum">     498 </span>                :            :  * a response. We need to do that because the FSP will send as a result
<span class="lineNum">     499 </span>                :            :  * an Open Virtual Serial of the same class *and* expect a reply before
<span class="lineNum">     500 </span>                :            :  * it will respond to associate serial port. That breaks our logic of
<span class="lineNum">     501 </span>                :            :  * supporting only one cmd/resp outstanding per class.
<span class="lineNum">     502 </span>                :            :  */
<span class="lineNum">     503 </span>                :            : #define FSP_CMD_HMC_INTF_QUERY  0x0e00100 /* FSP-&gt;HV */
<span class="lineNum">     504 </span>                :            : #define FSP_RSP_HMC_INTF_QUERY  0x0e08100 /* HV-&gt;FSP */
<span class="lineNum">     505 </span>                :            : #define FSP_CMD_ASSOC_SERIAL    0x0e00a01 /* HV-&gt;FSP: Associate with a port */
<span class="lineNum">     506 </span>                :            : #define FSP_RSP_ASSOC_SERIAL    0x0e08a00 /* FSP-&gt;HV */
<span class="lineNum">     507 </span>                :            : #define FSP_CMD_UNASSOC_SERIAL  0x0e00b01 /* HV-&gt;FSP: Deassociate */
<span class="lineNum">     508 </span>                :            : #define FSP_RSP_UNASSOC_SERIAL  0x0e08b00 /* FSP-&gt;HV */
<span class="lineNum">     509 </span>                :            : #define FSP_CMD_OPEN_VSERIAL    0x0e00601 /* FSP-&gt;HV: Open serial session */
<span class="lineNum">     510 </span>                :            : #define FSP_RSP_OPEN_VSERIAL    0x0e08600 /* HV-&gt;FSP */
<span class="lineNum">     511 </span>                :            : #define FSP_CMD_CLOSE_VSERIAL   0x0e00701 /* FSP-&gt;HV: Close serial session */
<span class="lineNum">     512 </span>                :            : #define FSP_RSP_CLOSE_VSERIAL   0x0e08700 /* HV-&gt;FSP */
<span class="lineNum">     513 </span>                :            : #define FSP_CMD_CLOSE_HMC_INTF  0x0e00300 /* FSP-&gt;HV: Close HMC interface */
<span class="lineNum">     514 </span>                :            : #define FSP_RSP_CLOSE_HMC_INTF  0x0e08300 /* HV-&gt;FSP */
<span class="lineNum">     515 </span>                :            : 
<span class="lineNum">     516 </span>                :            : /*
<span class="lineNum">     517 </span>                :            :  * Class E1
<span class="lineNum">     518 </span>                :            :  */
<span class="lineNum">     519 </span>                :            : #define FSP_CMD_VSERIAL_IN      0x0e10100 /* FSP-&gt;HV */
<span class="lineNum">     520 </span>                :            : #define FSP_CMD_VSERIAL_OUT     0x0e10200 /* HV-&gt;FSP */
<span class="lineNum">     521 </span>                :            : 
<span class="lineNum">     522 </span>                :            : /*
<span class="lineNum">     523 </span>                :            :  * Class E8
<span class="lineNum">     524 </span>                :            :  */
<span class="lineNum">     525 </span>                :            : #define FSP_CMD_READ_SRC        0x1e84a40 /* HV-&gt;FSP */
<span class="lineNum">     526 </span>                :            : #define FSP_CMD_DISP_SRC_INDIR  0x1e84a41 /* HV-&gt;FSP */
<span class="lineNum">     527 </span>                :            : #define FSP_CMD_DISP_SRC_DIRECT 0x1e84a42 /* HV-&gt;FSP */
<span class="lineNum">     528 </span>                :            : #define FSP_CMD_CLEAR_SRC       0x1e84b00 /* HV-&gt;FSP */
<span class="lineNum">     529 </span>                :            : #define FSP_CMD_DIS_SRC_ECHO    0x1e87600 /* HV-&gt;FSP */
<span class="lineNum">     530 </span>                :            : 
<span class="lineNum">     531 </span>                :            : /*
<span class="lineNum">     532 </span>                :            :  * Class EB
<span class="lineNum">     533 </span>                :            :  */
<span class="lineNum">     534 </span>                :            : #define FSP_CMD_GET_VNVRAM_SIZE 0x01eb0100 /* HV-&gt;FSP */
<span class="lineNum">     535 </span>                :            : #define FSP_CMD_OPEN_VNVRAM     0x01eb0200 /* HV-&gt;FSP */
<span class="lineNum">     536 </span>                :            : #define FSP_CMD_READ_VNVRAM     0x01eb0300 /* HV-&gt;FSP */
<span class="lineNum">     537 </span>                :            : #define FSP_CMD_WRITE_VNVRAM    0x01eb0400 /* HV-&gt;FSP */
<span class="lineNum">     538 </span>                :            : #define FSP_CMD_GET_VNV_STATS   0x00eb0500 /* FSP-&gt;HV */
<span class="lineNum">     539 </span>                :            : #define FSP_RSP_GET_VNV_STATS   0x00eb8500
<span class="lineNum">     540 </span>                :            : #define FSP_CMD_FREE_VNV_STATS  0x00eb0600 /* FSP-&gt;HV */
<span class="lineNum">     541 </span>                :            : #define FSP_RSP_FREE_VNV_STATS  0x00eb8600
<span class="lineNum">     542 </span>                :            : 
<span class="lineNum">     543 </span>                :            : /*
<span class="lineNum">     544 </span>                :            :  * Class 0xEE
<span class="lineNum">     545 </span>                :            :  */
<span class="lineNum">     546 </span>                :            : #define FSP_RSP_DIAG_LINK_ERROR  0x00ee1100 /* FSP-&gt;HV */
<span class="lineNum">     547 </span>                :            : #define FSP_RSP_DIAG_ACK_TIMEOUT 0x00ee0000 /* FSP-&gt;HV */
<span class="lineNum">     548 </span>                :            : 
<span class="lineNum">     549 </span>                :            : /*
<span class="lineNum">     550 </span>                :            :  * Class F0
<span class="lineNum">     551 </span>                :            :  */
<span class="lineNum">     552 </span>                :            : #define FSP_CMD_LOAD_OCC        0x00f00100 /* FSP-&gt;HV */
<span class="lineNum">     553 </span>                :            : #define FSP_RSP_LOAD_OCC        0x00f08100 /* HV-&gt;FSP */
<span class="lineNum">     554 </span>                :            : #define FSP_CMD_LOAD_OCC_STAT   0x01f00300 /* HV-&gt;FSP */
<span class="lineNum">     555 </span>                :            : #define FSP_CMD_RESET_OCC       0x00f00200 /* FSP-&gt;HV */
<span class="lineNum">     556 </span>                :            : #define FSP_RSP_RESET_OCC       0x00f08200 /* HV-&gt;FSP */
<span class="lineNum">     557 </span>                :            : #define FSP_CMD_RESET_OCC_STAT  0x01f00400 /* HV-&gt;FSP */
<span class="lineNum">     558 </span>                :            : 
<span class="lineNum">     559 </span>                :            : /*
<span class="lineNum">     560 </span>                :            :  * Class E4
<span class="lineNum">     561 </span>                :            :  */
<span class="lineNum">     562 </span>                :            : #define FSP_CMD_MEM_RES_CE      0x00e40300 /* FSP-&gt;HV: Memory resilience CE */
<span class="lineNum">     563 </span>                :            : #define FSP_CMD_MEM_RES_UE      0x00e40301 /* FSP-&gt;HV: Memory resilience UE */
<span class="lineNum">     564 </span>                :            : #define FSP_CMD_MEM_RES_UE_SCRB 0x00e40302 /* FSP-&gt;HV: UE detected by scrub */
<span class="lineNum">     565 </span>                :            : #define FSP_RSP_MEM_RES         0x00e48300 /* HV-&gt;FSP */
<span class="lineNum">     566 </span>                :            : #define FSP_CMD_MEM_DYN_DEALLOC 0x00e40500 /* FSP-&gt;HV: Dynamic mem dealloc */
<span class="lineNum">     567 </span>                :            : #define FSP_RSP_MEM_DYN_DEALLOC 0x00e48500 /* HV-&gt;FSP */
<span class="lineNum">     568 </span>                :            : 
<span class="lineNum">     569 </span>                :            : /*
<span class="lineNum">     570 </span>                :            :  * Functions exposed to the rest of skiboot
<span class="lineNum">     571 </span>                :            :  */
<span class="lineNum">     572 </span>                :            : 
<span class="lineNum">     573 </span>                :            : /* An FSP message */
<span class="lineNum">     574 </span>                :            : 
<span class="lineNum">     575 </span>                :            : enum fsp_msg_state {
<span class="lineNum">     576 </span>                :            :         fsp_msg_unused = 0,
<span class="lineNum">     577 </span>                :            :         fsp_msg_queued,
<span class="lineNum">     578 </span>                :            :         fsp_msg_sent,
<span class="lineNum">     579 </span>                :            :         fsp_msg_wresp,
<span class="lineNum">     580 </span>                :            :         fsp_msg_done,
<span class="lineNum">     581 </span>                :            :         fsp_msg_timeout,
<span class="lineNum">     582 </span>                :            :         fsp_msg_incoming,
<span class="lineNum">     583 </span>                :            :         fsp_msg_response,
<span class="lineNum">     584 </span>                :            :         fsp_msg_cancelled,
<span class="lineNum">     585 </span>                :            : };
<span class="lineNum">     586 </span>                :            : 
<span class="lineNum">     587 </span>                :            : struct fsp_msg {
<span class="lineNum">     588 </span>                :            :         /*
<span class="lineNum">     589 </span>                :            :          * User fields. Don't populate word0.seq (upper 16 bits), this
<span class="lineNum">     590 </span>                :            :          * will be done by fsp_queue_msg()
<span class="lineNum">     591 </span>                :            :          */
<span class="lineNum">     592 </span>                :            :         u8                      dlen;   /* not including word0/word1 */
<span class="lineNum">     593 </span>                :            :         u32                     word0;  /* seq &lt;&lt; 16 | cmd */
<span class="lineNum">     594 </span>                :            :         u32                     word1;  /* mod &lt;&lt; 8 | sub */
<span class="lineNum">     595 </span>                :            :         union {
<span class="lineNum">     596 </span>                :            :                 u32             words[14];
<span class="lineNum">     597 </span>                :            :                 u8              bytes[56];
<span class="lineNum">     598 </span>                :            :         } data;
<span class="lineNum">     599 </span>                :            : 
<span class="lineNum">     600 </span>                :            :         /* Completion function. Called with no lock held */
<span class="lineNum">     601 </span>                :            :         void (*complete)(struct fsp_msg *msg);
<span class="lineNum">     602 </span>                :            :         void *user_data;
<span class="lineNum">     603 </span>                :            : 
<span class="lineNum">     604 </span>                :            :         /*
<span class="lineNum">     605 </span>                :            :          * Driver updated fields
<span class="lineNum">     606 </span>                :            :          */
<span class="lineNum">     607 </span>                :            : 
<span class="lineNum">     608 </span>                :            :         /* Current msg state */
<span class="lineNum">     609 </span>                :            :         enum fsp_msg_state      state;
<span class="lineNum">     610 </span>                :            : 
<span class="lineNum">     611 </span>                :            :         /* Set if the message expects a response */
<span class="lineNum">     612 </span>                :            :         bool                    response;
<span class="lineNum">     613 </span>                :            : 
<span class="lineNum">     614 </span>                :            :         /* Response will be filed by driver when response received */
<span class="lineNum">     615 </span>                :            :         struct fsp_msg          *resp;
<span class="lineNum">     616 </span>                :            : 
<span class="lineNum">     617 </span>                :            :         /* Internal queuing */
<span class="lineNum">     618 </span>                :            :         struct list_node        link;
<span class="lineNum">     619 </span>                :            : };
<a name="620"><span class="lineNum">     620 </span>                :            : </a>
<span class="lineNum">     621 </span>                :            : /* This checks if a message is still &quot;in progress&quot; in the FSP driver */
<span class="lineNum">     622 </span>                :<span class="lineCov">     111808 : static inline bool fsp_msg_busy(struct fsp_msg *msg)</span>
<span class="lineNum">     623 </span>                :            : {
<span class="lineNum">     624 </span>[<span class="branchCov" title="Branch 0 was taken 55904 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span>][<span class="branchCov" title="Branch 2 was taken 55879 times"> + </span><span class="branchCov" title="Branch 3 was taken 25 times"> + </span>]:<span class="lineCov">      55904 :         switch(msg-&gt;state) {</span>
<span class="lineNum">     625 </span>                :            :         case fsp_msg_unused:
<span class="lineNum">     626 </span>                :            :         case fsp_msg_done:
<span class="lineNum">     627 </span>                :            :         case fsp_msg_timeout:
<span class="lineNum">     628 </span>                :            :         case fsp_msg_response: /* A response is considered a completed msg */
<span class="lineNum">     629 </span>                :            :                 return false;
<span class="lineNum">     630 </span>                :            :         default:
<span class="lineNum">     631 </span>                :            :                 break;
<span class="lineNum">     632 </span>                :            :         }
<span class="lineNum">     633 </span>                :            :         return true;
<a name="634"><span class="lineNum">     634 </span>                :            : }</a>
<span class="lineNum">     635 </span>                :            : 
<span class="lineNum">     636 </span>                :<span class="lineCov">          4 : static inline u32 fsp_msg_cmd(const struct fsp_msg *msg)</span>
<span class="lineNum">     637 </span>                :            : {
<span class="lineNum">     638 </span>                :            :         u32 cmd_sub_mod;
<span class="lineNum">     639 </span>                :<span class="lineCov">          2 :         cmd_sub_mod = (msg-&gt;word0 &amp; 0xff) &lt;&lt; 16;</span>
<span class="lineNum">     640 </span>                :<span class="lineCov">          2 :         cmd_sub_mod |= (msg-&gt;word1 &amp; 0xff) &lt;&lt; 8;</span>
<span class="lineNum">     641 </span>                :<span class="lineCov">          2 :         cmd_sub_mod |= (msg-&gt;word1 &amp; 0xff00) &gt;&gt; 8;</span>
<span class="lineNum">     642 </span>                :<span class="lineCov">          2 :         return cmd_sub_mod;</span>
<span class="lineNum">     643 </span>                :            : }
<span class="lineNum">     644 </span>                :            : 
<span class="lineNum">     645 </span>                :            : /* Initialize the FSP mailbox driver */
<span class="lineNum">     646 </span>                :            : extern void fsp_init(void);
<span class="lineNum">     647 </span>                :            : 
<span class="lineNum">     648 </span>                :            : /* Perform the OPL sequence */
<span class="lineNum">     649 </span>                :            : extern void fsp_opl(void);
<span class="lineNum">     650 </span>                :            : 
<span class="lineNum">     651 </span>                :            : /* Check if system has an FSP */
<span class="lineNum">     652 </span>                :            : extern bool fsp_present(void);
<span class="lineNum">     653 </span>                :            : 
<span class="lineNum">     654 </span>                :            : /* Allocate and populate an fsp_msg structure
<span class="lineNum">     655 </span>                :            :  *
<span class="lineNum">     656 </span>                :            :  * WARNING: Do _NOT_ use free() on an fsp_msg, use fsp_freemsg()
<span class="lineNum">     657 </span>                :            :  * instead as we will eventually use pre-allocated message pools
<span class="lineNum">     658 </span>                :            :  */
<span class="lineNum">     659 </span>                :            : extern struct fsp_msg *fsp_allocmsg(bool alloc_response) __warn_unused_result;
<span class="lineNum">     660 </span>                :            : extern struct fsp_msg *fsp_mkmsg(u32 cmd_sub_mod, u8 add_words, ...) __warn_unused_result;
<span class="lineNum">     661 </span>                :            : 
<span class="lineNum">     662 </span>                :            : /* Populate a pre-allocated msg */
<span class="lineNum">     663 </span>                :            : extern void fsp_fillmsg(struct fsp_msg *msg, u32 cmd_sub_mod, u8 add_words, ...);
<span class="lineNum">     664 </span>                :            : 
<span class="lineNum">     665 </span>                :            : /* Free a message
<span class="lineNum">     666 </span>                :            :  *
<span class="lineNum">     667 </span>                :            :  * WARNING: This will also free an attached response if any
<span class="lineNum">     668 </span>                :            :  */
<span class="lineNum">     669 </span>                :            : extern void fsp_freemsg(struct fsp_msg *msg);
<span class="lineNum">     670 </span>                :            : 
<span class="lineNum">     671 </span>                :            : /* Free a message and not the attached reply */
<span class="lineNum">     672 </span>                :            : extern void __fsp_freemsg(struct fsp_msg *msg);
<span class="lineNum">     673 </span>                :            : 
<span class="lineNum">     674 </span>                :            : /* Cancel a message from the msg queue
<span class="lineNum">     675 </span>                :            :  *
<span class="lineNum">     676 </span>                :            :  * WARNING: * This is intended for use only in the FSP r/r scenario.
<span class="lineNum">     677 </span>                :            :  *          * This will also free an attached response if any
<span class="lineNum">     678 </span>                :            :  */
<span class="lineNum">     679 </span>                :            : extern void fsp_cancelmsg(struct fsp_msg *msg);
<span class="lineNum">     680 </span>                :            : 
<span class="lineNum">     681 </span>                :            : /* Enqueue it in the appropriate FSP queue
<span class="lineNum">     682 </span>                :            :  *
<span class="lineNum">     683 </span>                :            :  * NOTE: This supports being called with the FSP lock already
<span class="lineNum">     684 </span>                :            :  * held. This is the only function in this module that does so
<span class="lineNum">     685 </span>                :            :  * and is meant to be used that way for sending serial &quot;poke&quot;
<span class="lineNum">     686 </span>                :            :  * commands to the FSP.
<span class="lineNum">     687 </span>                :            :  */
<span class="lineNum">     688 </span>                :            : extern int fsp_queue_msg(struct fsp_msg *msg,
<span class="lineNum">     689 </span>                :            :                          void (*comp)(struct fsp_msg *msg)) __warn_unused_result;
<span class="lineNum">     690 </span>                :            : 
<span class="lineNum">     691 </span>                :            : /* Synchronously send a command. If there's a response, the status is
<span class="lineNum">     692 </span>                :            :  * returned as a positive number. A negative result means an error
<span class="lineNum">     693 </span>                :            :  * sending the message.
<span class="lineNum">     694 </span>                :            :  *
<span class="lineNum">     695 </span>                :            :  * If autofree is set, the message and the reply (if any) are freed
<span class="lineNum">     696 </span>                :            :  * after extracting the status. If not set, you are responsible for
<span class="lineNum">     697 </span>                :            :  * freeing both the message and an eventual response
<span class="lineNum">     698 </span>                :            :  *
<span class="lineNum">     699 </span>                :            :  * NOTE: This will call fsp_queue_msg(msg, NULL), hence clearing the
<span class="lineNum">     700 </span>                :            :  * completion field of the message. No synchronous message is expected
<span class="lineNum">     701 </span>                :            :  * to utilize asynchronous completions.
<span class="lineNum">     702 </span>                :            :  */
<span class="lineNum">     703 </span>                :            : extern int fsp_sync_msg(struct fsp_msg *msg, bool autofree);
<span class="lineNum">     704 </span>                :            : 
<span class="lineNum">     705 </span>                :            : /* Handle FSP interrupts */
<span class="lineNum">     706 </span>                :            : extern void fsp_interrupt(void);
<span class="lineNum">     707 </span>                :            : 
<span class="lineNum">     708 </span>                :            : /* An FSP client is interested in messages for a given class */
<span class="lineNum">     709 </span>                :            : struct fsp_client {
<span class="lineNum">     710 </span>                :            :         /* Return true to &quot;own&quot; the message (you can free it) */
<span class="lineNum">     711 </span>                :            :         bool    (*message)(u32 cmd_sub_mod, struct fsp_msg *msg);
<span class="lineNum">     712 </span>                :            :         struct list_node        link;
<span class="lineNum">     713 </span>                :            : };
<span class="lineNum">     714 </span>                :            : 
<span class="lineNum">     715 </span>                :            : /* WARNING: Command class FSP_MCLASS_IPL is aliased to FSP_MCLASS_SERVICE,
<span class="lineNum">     716 </span>                :            :  * thus a client of one will get both types of messages.
<span class="lineNum">     717 </span>                :            :  *
<span class="lineNum">     718 </span>                :            :  * WARNING: Client register/unregister takes *NO* lock. These are expected
<span class="lineNum">     719 </span>                :            :  * to be called early at boot before CPUs are brought up and before
<span class="lineNum">     720 </span>                :            :  * fsp_poll() can race. The client callback is called with no lock held.
<span class="lineNum">     721 </span>                :            :  */
<span class="lineNum">     722 </span>                :            : extern void fsp_register_client(struct fsp_client *client, u8 msgclass);
<span class="lineNum">     723 </span>                :            : extern void fsp_unregister_client(struct fsp_client *client, u8 msgclass);
<span class="lineNum">     724 </span>                :            : 
<span class="lineNum">     725 </span>                :            : /* FSP TCE map/unmap functions */
<span class="lineNum">     726 </span>                :            : extern void fsp_tce_map(u32 offset, void *addr, u32 size);
<span class="lineNum">     727 </span>                :            : extern void fsp_tce_unmap(u32 offset, u32 size);
<span class="lineNum">     728 </span>                :            : extern void *fsp_inbound_buf_from_tce(u32 tce_token);
<span class="lineNum">     729 </span>                :            : 
<span class="lineNum">     730 </span>                :            : /* Data fetch helper */
<span class="lineNum">     731 </span>                :            : extern uint32_t fsp_adjust_lid_side(uint32_t lid_no);
<span class="lineNum">     732 </span>                :            : extern int fsp_fetch_data(uint8_t flags, uint16_t id, uint32_t sub_id,
<span class="lineNum">     733 </span>                :            :                           uint32_t offset, void *buffer, size_t *length);
<span class="lineNum">     734 </span>                :            : extern int fsp_fetch_data_queue(uint8_t flags, uint16_t id, uint32_t sub_id,
<span class="lineNum">     735 </span>                :            :                                 uint32_t offset, void *buffer, size_t *length,
<span class="lineNum">     736 </span>                :            :                                 void (*comp)(struct fsp_msg *msg)) __warn_unused_result;
<span class="lineNum">     737 </span>                :            : extern int fsp_start_preload_resource(enum resource_id id, uint32_t idx,
<span class="lineNum">     738 </span>                :            :                                       void *buf, size_t *size);
<span class="lineNum">     739 </span>                :            : extern int fsp_resource_loaded(enum resource_id id, uint32_t idx);
<span class="lineNum">     740 </span>                :            : extern int fsp_preload_lid(uint32_t lid_no, char *buf, size_t *size);
<span class="lineNum">     741 </span>                :            : extern int fsp_wait_lid_loaded(uint32_t lid_no);
<span class="lineNum">     742 </span>                :            : 
<span class="lineNum">     743 </span>                :            : /* FSP console stuff */
<span class="lineNum">     744 </span>                :            : extern void fsp_console_preinit(void);
<span class="lineNum">     745 </span>                :            : extern void fsp_console_init(void);
<span class="lineNum">     746 </span>                :            : extern void fsp_console_add_nodes(void);
<span class="lineNum">     747 </span>                :            : extern void fsp_console_select_stdout(void);
<span class="lineNum">     748 </span>                :            : extern void fsp_console_reset(void);
<span class="lineNum">     749 </span>                :            : extern void fsp_console_poll(void *);
<span class="lineNum">     750 </span>                :            : 
<span class="lineNum">     751 </span>                :            : /* Mark FSP lock */
<span class="lineNum">     752 </span>                :            : extern void fsp_used_by_console(void);
<span class="lineNum">     753 </span>                :            : 
<span class="lineNum">     754 </span>                :            : /* NVRAM */
<span class="lineNum">     755 </span>                :            : extern int fsp_nvram_info(uint32_t *total_size);
<span class="lineNum">     756 </span>                :            : extern int fsp_nvram_start_read(void *dst, uint32_t src, uint32_t len);
<span class="lineNum">     757 </span>                :            : extern int fsp_nvram_write(uint32_t offset, void *src, uint32_t size);
<span class="lineNum">     758 </span>                :            : extern void fsp_nvram_wait_open(void);
<span class="lineNum">     759 </span>                :            : 
<span class="lineNum">     760 </span>                :            : /* RTC */
<span class="lineNum">     761 </span>                :            : extern void fsp_rtc_init(void);
<span class="lineNum">     762 </span>                :            : 
<span class="lineNum">     763 </span>                :            : /* ELOG */
<span class="lineNum">     764 </span>                :            : extern void fsp_elog_read_init(void);
<span class="lineNum">     765 </span>                :            : extern void fsp_elog_write_init(void);
<span class="lineNum">     766 </span>                :            : 
<span class="lineNum">     767 </span>                :            : /* Code update */
<span class="lineNum">     768 </span>                :            : extern void fsp_code_update_init(void);
<span class="lineNum">     769 </span>                :            : extern void fsp_code_update_wait_vpd(bool is_boot);
<span class="lineNum">     770 </span>                :            : 
<span class="lineNum">     771 </span>                :            : /* Dump */
<span class="lineNum">     772 </span>                :            : extern void fsp_dump_init(void);
<span class="lineNum">     773 </span>                :            : extern void fsp_fips_dump_notify(uint32_t dump_id, uint32_t dump_len);
<span class="lineNum">     774 </span>                :            : 
<span class="lineNum">     775 </span>                :            : /* Attention Handler */
<span class="lineNum">     776 </span>                :            : extern void fsp_attn_init(void);
<span class="lineNum">     777 </span>                :            : 
<span class="lineNum">     778 </span>                :            : /* MDST table */
<span class="lineNum">     779 </span>                :            : extern void fsp_mdst_table_init(void);
<span class="lineNum">     780 </span>                :            : 
<span class="lineNum">     781 </span>                :            : /* This can be set by the fsp_opal_update_flash so that it can
<span class="lineNum">     782 </span>                :            :  * get called just reboot we reboot shutdown the machine.
<span class="lineNum">     783 </span>                :            :  */
<span class="lineNum">     784 </span>                :            : extern int (*fsp_flash_term_hook)(void);
<span class="lineNum">     785 </span>                :            : 
<span class="lineNum">     786 </span>                :            : /* Surveillance */
<span class="lineNum">     787 </span>                :            : extern void fsp_init_surveillance(void);
<span class="lineNum">     788 </span>                :            : extern void fsp_surv_query(void);
<span class="lineNum">     789 </span>                :            : 
<span class="lineNum">     790 </span>                :            : /* Reset/Reload */
<span class="lineNum">     791 </span>                :            : extern void fsp_reinit_fsp(void);
<span class="lineNum">     792 </span>                :            : extern void fsp_trigger_reset(void);
<span class="lineNum">     793 </span>                :            : 
<span class="lineNum">     794 </span>                :            : /* FSP memory errors */
<span class="lineNum">     795 </span>                :            : extern void fsp_memory_err_init(void);
<span class="lineNum">     796 </span>                :            : 
<span class="lineNum">     797 </span>                :            : /* Sensor */
<span class="lineNum">     798 </span>                :            : extern void fsp_init_sensor(void);
<span class="lineNum">     799 </span>                :            : extern int64_t fsp_opal_read_sensor(uint32_t sensor_hndl, int token,
<span class="lineNum">     800 </span>                :            :                         uint32_t *sensor_data);
<span class="lineNum">     801 </span>                :            : 
<span class="lineNum">     802 </span>                :            : /* Diagnostic */
<span class="lineNum">     803 </span>                :            : extern void fsp_init_diag(void);
<span class="lineNum">     804 </span>                :            : 
<span class="lineNum">     805 </span>                :            : /* LED */
<span class="lineNum">     806 </span>                :            : extern void fsp_led_init(void);
<span class="lineNum">     807 </span>                :            : extern void create_led_device_nodes(void);
<span class="lineNum">     808 </span>                :            : 
<span class="lineNum">     809 </span>                :            : /* EPOW */
<span class="lineNum">     810 </span>                :            : extern void fsp_epow_init(void);
<span class="lineNum">     811 </span>                :            : 
<span class="lineNum">     812 </span>                :            : /* DPO */
<span class="lineNum">     813 </span>                :            : extern void fsp_dpo_init(void);
<span class="lineNum">     814 </span>                :            : 
<span class="lineNum">     815 </span>                :            : #endif /* __FSP_H */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.9</a></td></tr>
  </table>
  <br>

</body>
</html>
