#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jun 24 10:55:12 2022
# Process ID: 29688
# Current directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1
# Command line: vivado -log xilinx_zc706_base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_zc706_base_wrapper.tcl
# Log file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/xilinx_zc706_base_wrapper.vds
# Journal file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/vivado.jou
# Running On: mdu-virtual-machine, OS: Linux, CPU Frequency: 2000.000 MHz, CPU Physical cores: 8, Host memory: 33672 MB
#-----------------------------------------------------------
source xilinx_zc706_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36737
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.457 ; gain = 5.984 ; free physical = 13943 ; free virtual = 26751
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top xilinx_zc706_base_wrapper -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29698
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12465 ; free virtual = 25286
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_wrapper' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/hdl/xilinx_zc706_base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2312]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_axi_ic_ps7_M_AXI_GP1_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3308]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_CJUHIY' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1072]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_pc_2' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_pc_2' (1#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'xilinx_zc706_base_auto_pc_2' is unconnected for instance 'auto_pc' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1307]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'xilinx_zc706_base_auto_pc_2' is unconnected for instance 'auto_pc' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1307]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'xilinx_zc706_base_auto_pc_2' has 59 connections declared, but only 57 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1307]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_CJUHIY' (2#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1072]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_axi_ic_ps7_M_AXI_GP1_0' (3#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3308]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_axi_intc_0_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_axi_intc_0_0' (4#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0/synth/xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (5#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0' (6#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0/synth/xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_axi_vip_0_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_axi_vip_0_0' (7#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_clk_wiz_0_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_clk_wiz_0_0' (8#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_interconnect_axifull_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3613]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_GGBKXZ' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_pc_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_pc_0' (9#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_GGBKXZ' (10#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:12]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_104RENT' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:417]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_us_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_us_0' (11#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'xilinx_zc706_base_auto_us_0' is unconnected for instance 'auto_us' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:704]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'xilinx_zc706_base_auto_us_0' is unconnected for instance 'auto_us' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:704]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'xilinx_zc706_base_auto_us_0' has 72 connections declared, but only 70 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:704]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_104RENT' (12#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:417]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1TOEHTK' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1367]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_us_df_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_us_df_0' (13#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_df_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'xilinx_zc706_base_auto_us_df_0' is unconnected for instance 'auto_us_df' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1693]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'xilinx_zc706_base_auto_us_df_0' is unconnected for instance 'auto_us_df' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1693]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'xilinx_zc706_base_auto_us_df_0' has 72 connections declared, but only 70 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1693]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_s01_regslice_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_s01_regslice_0' (14#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1TOEHTK' (15#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1367]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_QE7YIJ' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1839]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_us_df_1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_df_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_us_df_1' (16#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_df_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'xilinx_zc706_base_auto_us_df_1' is unconnected for instance 'auto_us_df' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2165]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'xilinx_zc706_base_auto_us_df_1' is unconnected for instance 'auto_us_df' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2165]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'xilinx_zc706_base_auto_us_df_1' has 72 connections declared, but only 70 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2165]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_s02_regslice_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_s02_regslice_0' (17#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_QE7YIJ' (18#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1839]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_xbar_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_xbar_0' (19#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'xilinx_zc706_base_xbar_0' is unconnected for instance 'xbar' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4667]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'xilinx_zc706_base_xbar_0' is unconnected for instance 'xbar' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4667]
WARNING: [Synth 8-7023] instance 'xbar' of module 'xilinx_zc706_base_xbar_0' has 78 connections declared, but only 76 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4667]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_interconnect_axifull_0' (20#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3613]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_irq_const_tieoff_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_irq_const_tieoff_0/synth/xilinx_zc706_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (21#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_irq_const_tieoff_0' (22#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_irq_const_tieoff_0/synth/xilinx_zc706_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_matmul_1_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_matmul_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_matmul_1_0' (23#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_matmul_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_local_block' of module 'xilinx_zc706_base_matmul_1_0' is unconnected for instance 'matmul_1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2969]
WARNING: [Synth 8-7023] instance 'matmul_1' of module 'xilinx_zc706_base_matmul_1_0' has 91 connections declared, but only 90 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2969]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_100MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' (24#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_100MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3060]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3060]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3060]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_100MHz' of module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' has 10 connections declared, but only 7 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3060]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_142MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' (25#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_142MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_142MHz' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_166MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' (26#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_166MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_166MHz' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_200MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' (27#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_200MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_200MHz' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_41MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' (28#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_41MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_41MHz' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_50MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' (29#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_50MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_50MHz' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_ps7_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_ps7_0' (30#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_ps7_0_stub.v:6]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7023] instance 'ps7' of module 'xilinx_zc706_base_ps7_0' has 153 connections declared, but only 144 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_ps7_axi_periph_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4746]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_2WZ361' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:777]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_pc_1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_pc_1' (31#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'xilinx_zc706_base_auto_pc_1' is unconnected for instance 'auto_pc' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1012]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'xilinx_zc706_base_auto_pc_1' is unconnected for instance 'auto_pc' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1012]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'xilinx_zc706_base_auto_pc_1' has 59 connections declared, but only 57 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1012]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_2WZ361' (32#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:777]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_ps7_axi_periph_0' (33#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4746]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base' (34#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2312]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_wrapper' (35#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/hdl/xilinx_zc706_base_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_2WZ361 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_2WZ361 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module xilinx_zc706_base_ps7_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module xilinx_zc706_base_ps7_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_QE7YIJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_QE7YIJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s02_couplers_imp_QE7YIJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awlock[1] in module s02_couplers_imp_QE7YIJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_1TOEHTK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_1TOEHTK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s01_couplers_imp_1TOEHTK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awlock[1] in module s01_couplers_imp_1TOEHTK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_104RENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_104RENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[5] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[4] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[3] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[2] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[5] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[4] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[3] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[2] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12232 ; free virtual = 25056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13097 ; free virtual = 25922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13097 ; free virtual = 25922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13087 ; free virtual = 25912
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_vip_0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_vip_0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc] for cell 'xilinx_zc706_base_i/ps7'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc] for cell 'xilinx_zc706_base_i/ps7'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/xbar'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/xbar'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s02_regslice_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s02_regslice_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_1_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_1_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1_in_context.xdc] for cell 'xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1_in_context.xdc] for cell 'xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0_in_context.xdc] for cell 'xilinx_zc706_base_i/matmul_1'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0_in_context.xdc] for cell 'xilinx_zc706_base_i/matmul_1'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_1_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_1_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1/s00_couplers/auto_pc'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13053 ; free virtual = 25882
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13053 ; free virtual = 25882
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13129 ; free virtual = 25963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13129 ; free virtual = 25963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_vip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_100MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_142MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_166MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_200MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_41MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_50MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/ps7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/ps7_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/matmul_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_intc_0_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13131 ; free virtual = 25965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13129 ; free virtual = 25964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13112 ; free virtual = 25954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12982 ; free virtual = 25831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12982 ; free virtual = 25831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12980 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |xilinx_zc706_base_auto_pc_2               |         1|
|2     |xilinx_zc706_base_xbar_0                  |         1|
|3     |xilinx_zc706_base_auto_pc_0               |         1|
|4     |xilinx_zc706_base_auto_us_0               |         1|
|5     |xilinx_zc706_base_auto_us_df_0            |         1|
|6     |xilinx_zc706_base_s01_regslice_0          |         1|
|7     |xilinx_zc706_base_auto_us_df_1            |         1|
|8     |xilinx_zc706_base_s02_regslice_0          |         1|
|9     |xilinx_zc706_base_auto_pc_1               |         1|
|10    |xilinx_zc706_base_axi_intc_0_0            |         1|
|11    |xilinx_zc706_base_axi_vip_0_0             |         1|
|12    |xilinx_zc706_base_clk_wiz_0_0             |         1|
|13    |xilinx_zc706_base_matmul_1_0              |         1|
|14    |xilinx_zc706_base_proc_sys_reset_100MHz_0 |         1|
|15    |xilinx_zc706_base_proc_sys_reset_142MHz_0 |         1|
|16    |xilinx_zc706_base_proc_sys_reset_166MHz_0 |         1|
|17    |xilinx_zc706_base_proc_sys_reset_200MHz_0 |         1|
|18    |xilinx_zc706_base_proc_sys_reset_41MHz_0  |         1|
|19    |xilinx_zc706_base_proc_sys_reset_50MHz_0  |         1|
|20    |xilinx_zc706_base_ps7_0                   |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |xilinx_zc706_base_auto_pc               |     3|
|4     |xilinx_zc706_base_auto_us               |     1|
|5     |xilinx_zc706_base_auto_us_df            |     2|
|7     |xilinx_zc706_base_axi_intc_0            |     1|
|8     |xilinx_zc706_base_axi_vip_0             |     1|
|9     |xilinx_zc706_base_clk_wiz_0             |     1|
|10    |xilinx_zc706_base_matmul_1              |     1|
|11    |xilinx_zc706_base_proc_sys_reset_100MHz |     1|
|12    |xilinx_zc706_base_proc_sys_reset_142MHz |     1|
|13    |xilinx_zc706_base_proc_sys_reset_166MHz |     1|
|14    |xilinx_zc706_base_proc_sys_reset_200MHz |     1|
|15    |xilinx_zc706_base_proc_sys_reset_41MHz  |     1|
|16    |xilinx_zc706_base_proc_sys_reset_50MHz  |     1|
|17    |xilinx_zc706_base_ps7                   |     1|
|18    |xilinx_zc706_base_s01_regslice          |     1|
|19    |xilinx_zc706_base_s02_regslice          |     1|
|20    |xilinx_zc706_base_xbar                  |     1|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13033 ; free virtual = 25887
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13033 ; free virtual = 25887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13122 ; free virtual = 25977
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13046 ; free virtual = 25902
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 48ed63ee
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 2742.555 ; gain = 0.098 ; free physical = 13236 ; free virtual = 26092
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/xilinx_zc706_base_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 10:56:14 2022...
