<stg><name>drive_group_head_phase</name>


<trans_list>

<trans id="81" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
<literal name="icmp_ln226_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
<literal name="icmp_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
<literal name="icmp_ln226_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
<literal name="icmp_ln226_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
<literal name="icmp_ln226_1" val="1"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln199 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln199"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="66">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="66">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:12 %start_r_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r

]]></Node>
<StgValue><ssdm name="start_r_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="layer_idx_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %group_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %group_idx

]]></Node>
<StgValue><ssdm name="group_idx_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="32">
<![CDATA[
entry:15 %trunc_ln216 = trunc i32 %group_idx_read

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:16 %icmp_ln220 = icmp_sgt  i31 %trunc_ln216, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
entry:17 %head_ctx_ref_0_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_0

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:18 %br_ln220 = br i1 %icmp_ln220, void %if.end, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:0 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end:1 %icmp_ln225 = icmp_eq  i8 %trunc_ln, i8 14

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:2 %br_ln225 = br i1 %icmp_ln225, void %if.then3, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then3:0 %icmp_ln226 = icmp_eq  i8 %trunc_ln, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then3:1 %and_ln226 = and i1 %icmp_ln226, i1 %start_r_read

]]></Node>
<StgValue><ssdm name="and_ln226"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then3:2 %icmp_ln226_1 = icmp_eq  i32 %group_idx_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln226_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then3:3 %br_ln226 = br i1 %icmp_ln226_1, void %arrayidx.default, void %start_head2.case.0

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="67" op_0_bw="67" op_1_bw="66" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayidx.default:0 %call_ret9 = call i67 @run_single_head, i66 %head_ctx_ref_0_read, i32 %layer_idx_read, i1 %and_ln226

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="67">
<![CDATA[
arrayidx.default:1 %tmp_2 = extractvalue i67 %call_ret9

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="66" op_0_bw="67">
<![CDATA[
arrayidx.default:2 %head_ctx_ref_0_ret2 = extractvalue i67 %call_ret9

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_ret2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
<literal name="icmp_ln226_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.default:3 %br_ln227 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
<literal name="icmp_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
start_head2.case.0:6 %br_ln227 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
cleanup:0 %head_ctx_ref_0_flag_0 = phi i1 0, void %entry, i1 0, void %if.end, i1 1, void %start_head2.case.0, i1 1, void %arrayidx.default

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_flag_0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="66" op_0_bw="66" op_1_bw="0" op_2_bw="66" op_3_bw="0" op_4_bw="66" op_5_bw="0" op_6_bw="66" op_7_bw="0">
<![CDATA[
cleanup:1 %head_ctx_ref_0_loc_0 = phi i66 %head_ctx_ref_0_read, void %entry, i66 %head_ctx_ref_0_read, void %if.end, i66 %head_ctx_ref_0_ret4, void %start_head2.case.0, i66 %head_ctx_ref_0_ret2, void %arrayidx.default

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_loc_0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
cleanup:2 %group_finished = phi i1 1, void %entry, i1 1, void %if.end, i1 %tmp_1, void %start_head2.case.0, i1 %tmp_2, void %arrayidx.default

]]></Node>
<StgValue><ssdm name="group_finished"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup:3 %br_ln220 = br i1 %icmp_ln220, void %if.end.1, void %cleanup.1

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.end.1:0 %head_ctx_ref_1_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_1_read"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.1:1 %trunc_ln225_1 = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.1:2 %icmp_ln225_1 = icmp_eq  i8 %trunc_ln225_1, i8 14

]]></Node>
<StgValue><ssdm name="icmp_ln225_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.1:3 %br_ln225 = br i1 %icmp_ln225_1, void %if.then3.1, void %cleanup.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then3.1:0 %icmp_ln226_2 = icmp_eq  i8 %trunc_ln225_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln226_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then3.1:1 %and_ln226_1 = and i1 %icmp_ln226_2, i1 %start_r_read

]]></Node>
<StgValue><ssdm name="and_ln226_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then3.1:2 %icmp_ln226_3 = icmp_eq  i32 %group_idx_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln226_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then3.1:3 %br_ln226 = br i1 %icmp_ln226_3, void %arrayidx.1.default, void %start_head2.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="1"/>
<literal name="icmp_ln225_1" val="0"/>
<literal name="icmp_ln226_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
<literal name="icmp_ln226_1" val="1"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
start_head2.1.case.1:0 %tmp_77 = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 52, i32 65

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="1"/>
<literal name="icmp_ln225_1" val="0"/>
<literal name="icmp_ln226_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225" val="0"/>
<literal name="icmp_ln226_1" val="1"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="51" op_0_bw="66">
<![CDATA[
start_head2.1.case.1:1 %trunc_ln226_1 = trunc i66 %head_ctx_ref_1_read

]]></Node>
<StgValue><ssdm name="trunc_ln226_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
start_head2.case.0:0 %tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 52, i32 65

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="51" op_0_bw="66">
<![CDATA[
start_head2.case.0:1 %trunc_ln226 = trunc i66 %head_ctx_ref_0_read

]]></Node>
<StgValue><ssdm name="trunc_ln226"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="66" op_0_bw="66" op_1_bw="14" op_2_bw="1" op_3_bw="51">
<![CDATA[
start_head2.case.0:2 %or_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i14.i1.i51, i14 %tmp_s, i1 %and_ln226, i51 %trunc_ln226

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="67" op_0_bw="67" op_1_bw="66" op_2_bw="32" op_3_bw="1">
<![CDATA[
start_head2.case.0:3 %call_ret7 = call i67 @run_single_head, i66 %or_ln, i32 %layer_idx_read, i1 %and_ln226

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="67">
<![CDATA[
start_head2.case.0:4 %tmp_1 = extractvalue i67 %call_ret7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="66" op_0_bw="67">
<![CDATA[
start_head2.case.0:5 %head_ctx_ref_0_ret4 = extractvalue i67 %call_ret7

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_ret4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="67" op_0_bw="67" op_1_bw="66" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayidx.1.default:0 %call_ret = call i67 @run_single_head, i66 %head_ctx_ref_0_loc_0, i32 %layer_idx_read, i1 %and_ln226_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="67">
<![CDATA[
arrayidx.1.default:1 %tmp_5 = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="66" op_0_bw="67">
<![CDATA[
arrayidx.1.default:2 %head_ctx_ref_0_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
<literal name="icmp_ln226_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.1.default:3 %br_ln227 = br void %arrayidx.1.exit

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
<literal name="icmp_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
start_head2.1.case.1:7 %br_ln227 = br void %arrayidx.1.exit

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx.1.exit:0 %head_ctx_ref_0_flag_1 = phi i1 %head_ctx_ref_0_flag_0, void %start_head2.1.case.1, i1 1, void %arrayidx.1.default

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_flag_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="66" op_0_bw="66" op_1_bw="0" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayidx.1.exit:1 %head_ctx_ref_0_new_1 = phi i66 %head_ctx_ref_0_loc_0, void %start_head2.1.case.1, i66 %head_ctx_ref_0_ret, void %arrayidx.1.default

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_new_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx.1.exit:2 %head_done = phi i1 %tmp_4, void %start_head2.1.case.1, i1 %tmp_5, void %arrayidx.1.default

]]></Node>
<StgValue><ssdm name="head_done"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx.1.exit:3 %group_finished_1 = and i1 %head_done, i1 %group_finished

]]></Node>
<StgValue><ssdm name="group_finished_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.1.exit:4 %br_ln232 = br void %cleanup.1

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
cleanup.1:0 %head_ctx_ref_0_flag_2 = phi i1 %head_ctx_ref_0_flag_0, void %cleanup, i1 %head_ctx_ref_0_flag_0, void %if.end.1, i1 %head_ctx_ref_0_flag_1, void %arrayidx.1.exit

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_flag_2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="66" op_0_bw="66" op_1_bw="0" op_2_bw="66" op_3_bw="0" op_4_bw="66" op_5_bw="0">
<![CDATA[
cleanup.1:1 %head_ctx_ref_0_new_2 = phi i66 %head_ctx_ref_0_loc_0, void %cleanup, i66 %head_ctx_ref_0_loc_0, void %if.end.1, i66 %head_ctx_ref_0_new_1, void %arrayidx.1.exit

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_new_2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
cleanup.1:2 %group_finished_2 = phi i1 %group_finished, void %cleanup, i1 %group_finished, void %if.end.1, i1 %group_finished_1, void %arrayidx.1.exit

]]></Node>
<StgValue><ssdm name="group_finished_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.1:3 %br_ln0 = br i1 %head_ctx_ref_0_flag_2, void %cleanup.1.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="head_ctx_ref_0_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
mergeST:0 %write_ln226 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_0, i66 %head_ctx_ref_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln226"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="head_ctx_ref_0_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %cleanup.1.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1">
<![CDATA[
cleanup.1.new:0 %ret_ln241 = ret i1 %group_finished_2

]]></Node>
<StgValue><ssdm name="ret_ln241"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="66" op_0_bw="66" op_1_bw="14" op_2_bw="1" op_3_bw="51">
<![CDATA[
start_head2.1.case.1:2 %or_ln226_1 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i14.i1.i51, i14 %tmp_77, i1 %and_ln226_1, i51 %trunc_ln226_1

]]></Node>
<StgValue><ssdm name="or_ln226_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="67" op_0_bw="67" op_1_bw="66" op_2_bw="32" op_3_bw="1">
<![CDATA[
start_head2.1.case.1:3 %call_ret1 = call i67 @run_single_head, i66 %or_ln226_1, i32 %layer_idx_read, i1 %and_ln226_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="67">
<![CDATA[
start_head2.1.case.1:4 %tmp_4 = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="66" op_0_bw="67">
<![CDATA[
start_head2.1.case.1:5 %head_ctx_ref_1_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_1_ret"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
start_head2.1.case.1:6 %write_ln227 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_1, i66 %head_ctx_ref_1_ret

]]></Node>
<StgValue><ssdm name="write_ln227"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
