// Seed: 3154801680
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_28;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin
    if (1 == id_7) id_3 <= 1;
  end
  wire id_9;
  assign id_3 = 1'b0;
  module_0(
      id_4,
      id_2,
      id_5,
      id_9,
      id_6,
      id_4,
      id_6,
      id_1,
      id_4,
      id_1,
      id_9,
      id_1,
      id_6,
      id_5,
      id_4,
      id_1,
      id_9,
      id_5,
      id_9,
      id_6,
      id_6,
      id_2,
      id_4,
      id_6,
      id_1,
      id_1,
      id_4
  );
  wire id_10;
  wire id_11;
  wire id_12 = id_9;
  assign id_3 = {1, 1 == 1};
endmodule
