0.6
2019.2
Nov  6 2019
<<<<<<< HEAD
<<<<<<< HEAD
21:42:20
/home/skillet/git/ECE433/lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v,1633591998,verilog,,,,lab3detectUnitTB,,,,,,,,
/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v,1633515618,verilog,,/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v,,lab3Detect11001fall2021,,,,,,,,
=======
21:57:16
C:/Xilinx/projects/lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1633517064,verilog,,,,glbl,,,,,,,,
C:/Xilinx/projects/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v,1633517509,verilog,,,,lab3detectUnitTB,,,,,,,,
C:/Xilinx/projects/lab3/lab3.srcs/sources_1/new/lab3detect11001.v,1633517064,verilog,,C:/Xilinx/projects/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v,,lab3Detect11001fall2021,,,,,,,,
>>>>>>> 053dff3e48178ff6e3e9bcf9cc3ca5e5d8fd6076
=======
21:42:20
/home/skillet/git/ECE433/lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v,1633516689,verilog,,,,lab3detectUnitTB,,,,,,,,
/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v,1633515618,verilog,,/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v,,lab3Detect11001fall2021,,,,,,,,
>>>>>>> parent of 053dff3... lab3 wip
