# RISC-V SoC Tapeout Program – Learning Journey

This repository contains the **weekly submissions** for the RISC-V SoC tapeout program.  
It summarizes the content covered and tasks completed each week.

---

##  Table of Contents

| Week | Focus / Description | Details |
|------|-------------------|---------|
| [**Week 0**](/Week0) | Introduction to SoC Tapeout Flow | Understanding the application specification, chip modeling, and installing open-source tools like **Yosys**, **Icarus Verilog**, and **GTKWave**. |
| [**Week 1**](/Week2) |RTL Design and Synthesis | Hands-on Verilog coding, simulation, synthesis, optimization, and understanding library, hierarchical vs. flat synthesis, flip-flop usage, and hardware replication. |

### Week 1 – Daily Breakdown

| Day | Topic | Description |
|-----|-------|------------|
| **Day 1** | [RTL Design and Simulation Workshop](/Week1/Day1) | Basics of RTL design, simulation setup, testbench creation, and waveform verification. |
| **Day 2** | [Timing Libraries & Efficient Use of Flip-Flops](/Week1/Day2) | Understanding timing libraries, hierarchical vs. flat synthesis, flip-flop coding styles, and multiplication optimizations. |
| **Day 3** | [Gate-Level Modeling and Simulation](/Week1/Day3) | Introduction to gate-level models, netlist generation, timing-aware vs functional models, and GLS verification. |
| **Day 4** | [Gate-Level Simulation (GLS)](/Week1/Day4) | Detailed GLS process, blocking vs non-blocking statements, sensitivity list issues, and waveform analysis for verification. |
| **Day 5** | [Optimization in Synthesis](/Week1/Day5) | IF/case statement pitfalls, inferred latches, partial/overlapping assignments, loops, for-generate, and ripple carry adder example. |
