# RTLnBitMultiplier
Parameterised (8-bit ready) Multiplier SystemVerilog RTL Design with 1-Cycle Shift+Add
