v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 44100 40800 1 0 0 LAN9221-1.sym
{
T 46600 48400 5 10 1 1 0 0 1
refdes=U?
T 47900 47000 5 10 0 1 0 0 1
device=LAN9221
}
C 47600 45800 1 0 0 resistor-1.sym
{
T 47900 46200 5 10 0 0 0 0 1
device=RESISTOR
T 47800 46100 5 10 1 1 0 0 1
refdes=R?
}
C 48700 45400 1 0 0 gnd-1.sym
N 47300 45900 47600 45900 4
N 48500 45900 48800 45900 4
N 48800 45900 48800 45700 4
C 47600 42100 1 0 0 gnd-1.sym
N 47300 42900 47700 42900 4
N 47700 42900 47700 42400 4
N 47300 42600 47700 42600 4
C 45400 50500 1 0 0 crystal-1.sym
{
T 45600 51000 5 10 0 0 0 0 1
device=CRYSTAL
T 45600 50800 5 10 1 1 0 0 1
refdes=U?
T 45600 51200 5 10 0 0 0 0 1
symversion=0.1
}
C 45300 49400 1 0 0 resistor-1.sym
{
T 45600 49800 5 10 0 0 0 0 1
device=RESISTOR
T 45500 49700 5 10 1 1 0 0 1
refdes=R?
}
C 46500 50500 1 270 0 resistor-1.sym
{
T 46900 50200 5 10 0 0 270 0 1
device=RESISTOR
T 46800 50300 5 10 1 1 270 0 1
refdes=R?
}
N 45500 48600 44900 48600 4
N 44900 48600 44900 50600 4
N 46000 48600 46600 48600 4
N 46600 48600 46600 49600 4
N 46600 50600 46600 50500 4
N 46200 49500 46600 49500 4
N 45300 49500 44900 49500 4
C 47000 50400 1 270 0 capacitor-2.sym
{
T 47700 50200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 47500 50200 5 10 1 1 270 0 1
refdes=C?
T 47900 50200 5 10 0 0 270 0 1
symversion=0.1
}
C 44100 50400 1 270 0 capacitor-2.sym
{
T 44800 50200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 44600 50200 5 10 1 1 270 0 1
refdes=C?
T 45000 50200 5 10 0 0 270 0 1
symversion=0.1
}
C 47100 49000 1 0 0 gnd-1.sym
C 44200 49000 1 0 0 gnd-1.sym
N 47200 49500 47200 49300 4
N 44300 49500 44300 49300 4
N 44300 50400 44300 50600 4
N 44300 50600 45400 50600 4
N 47200 50400 47200 50600 4
N 46100 50600 47200 50600 4
C 41100 41600 1 0 0 input-1.sym
{
T 41100 41900 5 10 0 0 0 0 1
device=INPUT
T 41200 41600 5 10 1 1 0 0 1
refdes=nCS
}
C 41100 41900 1 0 0 input-1.sym
{
T 41100 42200 5 10 0 0 0 0 1
device=INPUT
T 41200 41900 5 10 1 1 0 0 1
refdes=nWR
}
C 41100 42200 1 0 0 input-1.sym
{
T 41100 42500 5 10 0 0 0 0 1
device=INPUT
T 41200 42200 5 10 1 1 0 0 1
refdes=nRD
}
C 41100 43000 1 0 0 input-1.sym
{
T 41100 43300 5 10 0 0 0 0 1
device=INPUT
T 41200 43000 5 10 1 1 0 0 1
refdes=A1
}
C 41100 43300 1 0 0 input-1.sym
{
T 41100 43600 5 10 0 0 0 0 1
device=INPUT
T 41200 43300 5 10 1 1 0 0 1
refdes=A2
}
C 41100 43600 1 0 0 input-1.sym
{
T 41100 43900 5 10 0 0 0 0 1
device=INPUT
T 41200 43600 5 10 1 1 0 0 1
refdes=A3
}
C 41100 43900 1 0 0 input-1.sym
{
T 41100 44200 5 10 0 0 0 0 1
device=INPUT
T 41200 43900 5 10 1 1 0 0 1
refdes=A4
}
C 41100 44200 1 0 0 input-1.sym
{
T 41100 44500 5 10 0 0 0 0 1
device=INPUT
T 41200 44200 5 10 1 1 0 0 1
refdes=A5
}
C 41100 44500 1 0 0 input-1.sym
{
T 41100 44800 5 10 0 0 0 0 1
device=INPUT
T 41200 44500 5 10 1 1 0 0 1
refdes=A6
}
C 41100 44800 1 0 0 input-1.sym
{
T 41100 45100 5 10 0 0 0 0 1
device=INPUT
T 41200 44800 5 10 1 1 0 0 1
refdes=A7
}
C 41100 45100 1 0 0 input-1.sym
{
T 41100 45400 5 10 0 0 0 0 1
device=INPUT
T 41200 45100 5 10 1 1 0 0 1
refdes=A10
}
C 41100 45600 1 0 0 input-1.sym
{
T 41100 45900 5 10 0 0 0 0 1
device=INPUT
T 41200 45600 5 10 1 1 0 0 1
refdes=D0
}
C 41100 45900 1 0 0 input-1.sym
{
T 41100 46200 5 10 0 0 0 0 1
device=INPUT
T 41200 45900 5 10 1 1 0 0 1
refdes=D1
}
C 41100 46200 1 0 0 input-1.sym
{
T 41100 46500 5 10 0 0 0 0 1
device=INPUT
T 41200 46200 5 10 1 1 0 0 1
refdes=D2
}
C 41100 46500 1 0 0 input-1.sym
{
T 41100 46800 5 10 0 0 0 0 1
device=INPUT
T 41200 46500 5 10 1 1 0 0 1
refdes=D3
}
C 41100 46800 1 0 0 input-1.sym
{
T 41100 47100 5 10 0 0 0 0 1
device=INPUT
T 41200 46800 5 10 1 1 0 0 1
refdes=D4
}
C 41100 47100 1 0 0 input-1.sym
{
T 41100 47400 5 10 0 0 0 0 1
device=INPUT
T 41200 47100 5 10 1 1 0 0 1
refdes=D5
}
C 41100 47400 1 0 0 input-1.sym
{
T 41100 47700 5 10 0 0 0 0 1
device=INPUT
T 41200 47400 5 10 1 1 0 0 1
refdes=D6
}
C 41100 47700 1 0 0 input-1.sym
{
T 41100 48000 5 10 0 0 0 0 1
device=INPUT
T 41200 47700 5 10 1 1 0 0 1
refdes=D7
}
C 41100 48200 1 0 0 input-1.sym
{
T 41100 48500 5 10 0 0 0 0 1
device=INPUT
T 41200 48200 5 10 1 1 0 0 1
refdes=D8
}
C 41100 48500 1 0 0 input-1.sym
{
T 41100 48800 5 10 0 0 0 0 1
device=INPUT
T 41200 48500 5 10 1 1 0 0 1
refdes=D9
}
C 41100 48800 1 0 0 input-1.sym
{
T 41100 49100 5 10 0 0 0 0 1
device=INPUT
T 41200 48800 5 10 1 1 0 0 1
refdes=D10
}
C 41100 49100 1 0 0 input-1.sym
{
T 41100 49400 5 10 0 0 0 0 1
device=INPUT
T 41200 49100 5 10 1 1 0 0 1
refdes=D11
}
C 41100 49400 1 0 0 input-1.sym
{
T 41100 49700 5 10 0 0 0 0 1
device=INPUT
T 41200 49400 5 10 1 1 0 0 1
refdes=D12
}
C 41100 49700 1 0 0 input-1.sym
{
T 41100 50000 5 10 0 0 0 0 1
device=INPUT
T 41200 49700 5 10 1 1 0 0 1
refdes=D13
}
C 41100 50000 1 0 0 input-1.sym
{
T 41100 50300 5 10 0 0 0 0 1
device=INPUT
T 41200 50000 5 10 1 1 0 0 1
refdes=D14
}
C 41100 50300 1 0 0 input-1.sym
{
T 41100 50600 5 10 0 0 0 0 1
device=INPUT
T 41200 50300 5 10 1 1 0 0 1
refdes=D15
}
U 42700 50500 42700 42700 10 -1
N 44200 47900 42900 47900 4
{
T 43100 47900 5 10 1 1 0 0 1
netname=D15
}
C 42900 47900 1 180 0 busripper-1.sym
{
T 42900 48300 5 8 0 0 0 0 1
device=none
}
N 44200 47700 42900 47700 4
{
T 43100 47700 5 10 1 1 0 0 1
netname=D14
}
C 42900 47700 1 180 0 busripper-1.sym
{
T 42900 48100 5 8 0 0 0 0 1
device=none
}
N 44200 47500 42900 47500 4
{
T 43100 47500 5 10 1 1 0 0 1
netname=D13
}
C 42900 47500 1 180 0 busripper-1.sym
{
T 42900 47900 5 8 0 0 0 0 1
device=none
}
N 44200 47300 42900 47300 4
{
T 43100 47300 5 10 1 1 0 0 1
netname=D12
}
C 42900 47300 1 180 0 busripper-1.sym
{
T 42900 47700 5 8 0 0 0 0 1
device=none
}
N 44200 47100 42900 47100 4
{
T 43100 47100 5 10 1 1 0 0 1
netname=D11
}
C 42900 47100 1 180 0 busripper-1.sym
{
T 42900 47500 5 8 0 0 0 0 1
device=none
}
N 44200 46900 42900 46900 4
{
T 43100 46900 5 10 1 1 0 0 1
netname=D10
}
C 42900 46900 1 180 0 busripper-1.sym
{
T 42900 47300 5 8 0 0 0 0 1
device=none
}
N 44200 46700 42900 46700 4
{
T 43100 46700 5 10 1 1 0 0 1
netname=D9
}
C 42900 46700 1 180 0 busripper-1.sym
{
T 42900 47100 5 8 0 0 0 0 1
device=none
}
N 44200 46500 42900 46500 4
{
T 43100 46500 5 10 1 1 0 0 1
netname=D8
}
C 42900 46500 1 180 0 busripper-1.sym
{
T 42900 46900 5 8 0 0 0 0 1
device=none
}
N 44200 46300 42900 46300 4
{
T 43100 46300 5 10 1 1 0 0 1
netname=D7
}
C 42900 46300 1 180 0 busripper-1.sym
{
T 42900 46700 5 8 0 0 0 0 1
device=none
}
N 44200 46100 42900 46100 4
{
T 43100 46100 5 10 1 1 0 0 1
netname=D6
}
C 42900 46100 1 180 0 busripper-1.sym
{
T 42900 46500 5 8 0 0 0 0 1
device=none
}
N 44200 45900 42900 45900 4
{
T 43100 45900 5 10 1 1 0 0 1
netname=D5
}
C 42900 45900 1 180 0 busripper-1.sym
{
T 42900 46300 5 8 0 0 0 0 1
device=none
}
N 44200 45700 42900 45700 4
{
T 43100 45700 5 10 1 1 0 0 1
netname=D4
}
C 42900 45700 1 180 0 busripper-1.sym
{
T 42900 46100 5 8 0 0 0 0 1
device=none
}
N 44200 45500 42900 45500 4
{
T 43100 45500 5 10 1 1 0 0 1
netname=D3
}
C 42900 45500 1 180 0 busripper-1.sym
{
T 42900 45900 5 8 0 0 0 0 1
device=none
}
N 44200 45300 42900 45300 4
{
T 43100 45300 5 10 1 1 0 0 1
netname=D2
}
C 42900 45300 1 180 0 busripper-1.sym
{
T 42900 45700 5 8 0 0 0 0 1
device=none
}
N 44200 45100 42900 45100 4
{
T 43100 45100 5 10 1 1 0 0 1
netname=D1
}
C 42900 45100 1 180 0 busripper-1.sym
{
T 42900 45500 5 8 0 0 0 0 1
device=none
}
N 44200 44900 42900 44900 4
{
T 43100 44900 5 10 1 1 0 0 1
netname=D0
}
C 42900 44900 1 180 0 busripper-1.sym
{
T 42900 45300 5 8 0 0 0 0 1
device=none
}
N 44200 44600 42900 44600 4
{
T 43100 44600 5 10 1 1 0 0 1
netname=A7
}
C 42900 44600 1 180 0 busripper-1.sym
{
T 42900 45000 5 8 0 0 0 0 1
device=none
}
N 44200 44400 42900 44400 4
{
T 43100 44400 5 10 1 1 0 0 1
netname=A6
}
C 42900 44400 1 180 0 busripper-1.sym
{
T 42900 44800 5 8 0 0 0 0 1
device=none
}
N 44200 44200 42900 44200 4
{
T 43100 44200 5 10 1 1 0 0 1
netname=A5
}
C 42900 44200 1 180 0 busripper-1.sym
{
T 42900 44600 5 8 0 0 0 0 1
device=none
}
N 44200 44000 42900 44000 4
{
T 43100 44000 5 10 1 1 0 0 1
netname=A4
}
C 42900 44000 1 180 0 busripper-1.sym
{
T 42900 44400 5 8 0 0 0 0 1
device=none
}
N 44200 43800 42900 43800 4
{
T 43100 43800 5 10 1 1 0 0 1
netname=A3
}
C 42900 43800 1 180 0 busripper-1.sym
{
T 42900 44200 5 8 0 0 0 0 1
device=none
}
N 44200 43600 42900 43600 4
{
T 43100 43600 5 10 1 1 0 0 1
netname=A2
}
C 42900 43600 1 180 0 busripper-1.sym
{
T 42900 44000 5 8 0 0 0 0 1
device=none
}
N 44200 43400 42900 43400 4
{
T 43100 43400 5 10 1 1 0 0 1
netname=A1
}
C 42900 43400 1 180 0 busripper-1.sym
{
T 42900 43800 5 8 0 0 0 0 1
device=none
}
N 44200 43100 42900 43100 4
{
T 43100 43100 5 10 1 1 0 0 1
netname=A10
}
C 42900 43100 1 180 0 busripper-1.sym
{
T 42900 43500 5 8 0 0 0 0 1
device=none
}
N 41900 50400 42500 50400 4
{
T 41900 50400 5 10 1 1 0 0 1
netname=D15
}
C 42500 50400 1 270 0 busripper-1.sym
{
T 42500 50800 5 8 0 0 0 0 1
device=none
}
N 41900 50100 42500 50100 4
{
T 41900 50100 5 10 1 1 0 0 1
netname=D14
}
C 42500 50100 1 270 0 busripper-1.sym
{
T 42500 50500 5 8 0 0 0 0 1
device=none
}
N 41900 49800 42500 49800 4
{
T 41900 49800 5 10 1 1 0 0 1
netname=D13
}
C 42500 49800 1 270 0 busripper-1.sym
{
T 42500 50200 5 8 0 0 0 0 1
device=none
}
N 41900 49500 42500 49500 4
{
T 41900 49500 5 10 1 1 0 0 1
netname=D12
}
C 42500 49500 1 270 0 busripper-1.sym
{
T 42500 49900 5 8 0 0 0 0 1
device=none
}
N 41900 49200 42500 49200 4
{
T 41900 49200 5 10 1 1 0 0 1
netname=D11
}
C 42500 49200 1 270 0 busripper-1.sym
{
T 42500 49600 5 8 0 0 0 0 1
device=none
}
N 41900 48900 42500 48900 4
{
T 41900 48900 5 10 1 1 0 0 1
netname=D10
}
C 42500 48900 1 270 0 busripper-1.sym
{
T 42500 49300 5 8 0 0 0 0 1
device=none
}
N 41900 48600 42500 48600 4
{
T 41900 48600 5 10 1 1 0 0 1
netname=D9
}
C 42500 48600 1 270 0 busripper-1.sym
{
T 42500 49000 5 8 0 0 0 0 1
device=none
}
N 41900 48300 42500 48300 4
{
T 41900 48300 5 10 1 1 0 0 1
netname=D8
}
C 42500 48300 1 270 0 busripper-1.sym
{
T 42500 48700 5 8 0 0 0 0 1
device=none
}
N 41900 47800 42500 47800 4
{
T 41900 47800 5 10 1 1 0 0 1
netname=D7
}
C 42500 47800 1 270 0 busripper-1.sym
{
T 42500 48200 5 8 0 0 0 0 1
device=none
}
N 41900 47500 42500 47500 4
{
T 41900 47500 5 10 1 1 0 0 1
netname=D6
}
C 42500 47500 1 270 0 busripper-1.sym
{
T 42500 47900 5 8 0 0 0 0 1
device=none
}
N 41900 47200 42500 47200 4
{
T 41900 47200 5 10 1 1 0 0 1
netname=D5
}
C 42500 47200 1 270 0 busripper-1.sym
{
T 42500 47600 5 8 0 0 0 0 1
device=none
}
N 41900 46900 42500 46900 4
{
T 41900 46900 5 10 1 1 0 0 1
netname=D4
}
C 42500 46900 1 270 0 busripper-1.sym
{
T 42500 47300 5 8 0 0 0 0 1
device=none
}
N 41900 46600 42500 46600 4
{
T 41900 46600 5 10 1 1 0 0 1
netname=D3
}
C 42500 46600 1 270 0 busripper-1.sym
{
T 42500 47000 5 8 0 0 0 0 1
device=none
}
N 41900 46300 42500 46300 4
{
T 41900 46300 5 10 1 1 0 0 1
netname=D2
}
C 42500 46300 1 270 0 busripper-1.sym
{
T 42500 46700 5 8 0 0 0 0 1
device=none
}
N 41900 46000 42500 46000 4
{
T 41900 46000 5 10 1 1 0 0 1
netname=D1
}
C 42500 46000 1 270 0 busripper-1.sym
{
T 42500 46400 5 8 0 0 0 0 1
device=none
}
N 41900 45700 42500 45700 4
{
T 41900 45700 5 10 1 1 0 0 1
netname=D0
}
C 42500 45700 1 270 0 busripper-1.sym
{
T 42500 46100 5 8 0 0 0 0 1
device=none
}
N 41900 45200 42500 45200 4
{
T 41900 45200 5 10 1 1 0 0 1
netname=A10
}
C 42500 45200 1 270 0 busripper-1.sym
{
T 42500 45600 5 8 0 0 0 0 1
device=none
}
N 41900 44900 42500 44900 4
{
T 41900 44900 5 10 1 1 0 0 1
netname=A7
}
C 42500 44900 1 270 0 busripper-1.sym
{
T 42500 45300 5 8 0 0 0 0 1
device=none
}
N 41900 44600 42500 44600 4
{
T 41900 44600 5 10 1 1 0 0 1
netname=A6
}
C 42500 44600 1 270 0 busripper-1.sym
{
T 42500 45000 5 8 0 0 0 0 1
device=none
}
N 41900 44300 42500 44300 4
{
T 41900 44300 5 10 1 1 0 0 1
netname=A5
}
C 42500 44300 1 270 0 busripper-1.sym
{
T 42500 44700 5 8 0 0 0 0 1
device=none
}
N 41900 44000 42500 44000 4
{
T 41900 44000 5 10 1 1 0 0 1
netname=A4
}
C 42500 44000 1 270 0 busripper-1.sym
{
T 42500 44400 5 8 0 0 0 0 1
device=none
}
N 41900 43700 42500 43700 4
{
T 41900 43700 5 10 1 1 0 0 1
netname=A3
}
C 42500 43700 1 270 0 busripper-1.sym
{
T 42500 44100 5 8 0 0 0 0 1
device=none
}
N 41900 43400 42500 43400 4
{
T 41900 43400 5 10 1 1 0 0 1
netname=A2
}
C 42500 43400 1 270 0 busripper-1.sym
{
T 42500 43800 5 8 0 0 0 0 1
device=none
}
N 41900 43100 42500 43100 4
{
T 41900 43100 5 10 1 1 0 0 1
netname=A1
}
C 42500 43100 1 270 0 busripper-1.sym
{
T 42500 43500 5 8 0 0 0 0 1
device=none
}
N 44200 42800 43000 42800 4
N 43000 42800 43000 42300 4
N 43000 42300 41900 42300 4
N 44200 42500 43200 42500 4
N 43200 42500 43200 42000 4
N 43200 42000 41900 42000 4
N 44200 42200 43400 42200 4
N 43400 42200 43400 41700 4
N 43400 41700 41900 41700 4
C 47400 40400 1 0 0 output-1.sym
{
T 47500 40700 5 10 0 0 0 0 1
device=OUTPUT
T 47700 40400 5 10 1 1 0 0 1
refdes=IRQ
}
C 41100 41000 1 0 0 input-1.sym
{
T 41100 41300 5 10 0 0 0 0 1
device=INPUT
T 41200 41200 5 10 1 1 0 0 1
refdes=nRESET
}
N 44200 41900 43600 41900 4
N 43600 41900 43600 40500 4
N 43600 40500 47400 40500 4
N 44200 41600 43800 41600 4
N 43800 41600 43800 41100 4
N 43800 41100 41900 41100 4
C 54000 44600 1 0 0 J00_00XXNL-1.sym
{
T 55600 49000 5 10 1 1 0 0 1
refdes=CONN?
T 55800 48200 5 10 0 1 0 0 1
device=J00_00XXNL
}
N 47300 46300 54000 46300 4
N 47300 46500 48600 46500 4
N 48600 46500 48600 46900 4
N 48600 46900 54000 46900 4
N 47300 46900 48300 46900 4
N 48300 46900 48300 47300 4
N 48300 47300 54000 47300 4
N 47300 47100 48000 47100 4
N 48000 47100 48000 47900 4
N 48000 47900 54000 47900 4
C 52600 49400 1 270 0 resistor-1.sym
{
T 53000 49100 5 10 0 0 270 0 1
device=RESISTOR
T 52900 49200 5 10 1 1 270 0 1
refdes=R?
}
C 51900 49400 1 270 0 resistor-1.sym
{
T 52300 49100 5 10 0 0 270 0 1
device=RESISTOR
T 52200 49200 5 10 1 1 270 0 1
refdes=R?
}
C 51200 49400 1 270 0 resistor-1.sym
{
T 51600 49100 5 10 0 0 270 0 1
device=RESISTOR
T 51500 49200 5 10 1 1 270 0 1
refdes=R?
}
C 50500 49400 1 270 0 resistor-1.sym
{
T 50900 49100 5 10 0 0 270 0 1
device=RESISTOR
T 50800 49200 5 10 1 1 270 0 1
refdes=R?
}
C 49800 49400 1 270 0 resistor-1.sym
{
T 50200 49100 5 10 0 0 270 0 1
device=RESISTOR
T 50100 49200 5 10 1 1 270 0 1
refdes=R?
}
N 52000 48500 52000 47900 4
N 51300 48500 51300 47300 4
N 50600 48500 50600 46900 4
N 49900 48500 49900 46300 4
N 54000 47600 52700 47600 4
N 54000 46600 52700 46600 4
C 52600 43200 1 0 0 gnd-1.sym
C 53100 43200 1 0 0 gnd-1.sym
N 54000 45800 53200 45800 4
N 53200 45800 53200 43500 4
C 52500 44600 1 270 0 capacitor-2.sym
{
T 53200 44400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 53000 44400 5 10 1 1 270 0 1
refdes=C?
T 53400 44400 5 10 0 0 270 0 1
symversion=0.1
}
N 52700 48500 52700 44600 4
N 52700 43700 52700 43500 4
N 54000 48400 52300 48400 4
N 52300 48400 52300 45000 4
N 52300 45000 47300 45000 4
{
T 47800 45000 5 10 1 1 0 0 1
netname=nLINK_ACTIVE
}
N 47300 45300 53000 45300 4
{
T 47800 45300 5 10 1 1 0 0 1
netname=nSPD100
}
N 53000 45300 53000 45000 4
N 53000 45000 54000 45000 4
N 54000 45400 53400 45400 4
N 53400 45400 53400 49100 4
N 54000 48800 53900 48800 4
N 53900 48800 53900 49100 4
C 53800 50000 1 270 0 resistor-1.sym
{
T 54200 49700 5 10 0 0 270 0 1
device=RESISTOR
T 54100 49800 5 10 1 1 270 0 1
refdes=R?
}
C 53300 50000 1 270 0 resistor-1.sym
{
T 53700 49700 5 10 0 0 270 0 1
device=RESISTOR
T 53600 49800 5 10 1 1 270 0 1
refdes=R?
}
C 53700 50400 1 0 0 3.3V-plus-1.sym
C 52500 50400 1 0 0 3.3V-plus-1.sym
N 53900 50000 53900 50400 4
N 53400 50000 53400 50200 4
N 53400 50200 53900 50200 4
N 52700 49400 52700 50400 4
N 52000 49400 52000 49800 4
N 51300 49800 51300 49400 4
N 50600 49800 50600 49400 4
N 49900 49800 52700 49800 4
N 49900 49800 49900 49400 4
T 50600 49900 9 10 1 0 0 0 1
Pull up to analog supply
C 50200 43100 1 270 0 93Cx6-1.sym
{
T 51350 42800 5 10 0 0 270 0 1
device=93Cx6
T 51200 42100 5 10 1 1 270 0 1
refdes=U?
T 52150 42800 5 10 0 0 270 0 1
footprint=DIP8
}
C 49200 43000 1 0 0 resistor-1.sym
{
T 49500 43400 5 10 0 0 0 0 1
device=RESISTOR
T 49400 43300 5 10 1 1 0 0 1
refdes=R?
}
N 50700 43500 50700 43100 4
N 50900 43800 50900 43100 4
N 47300 44100 50500 44100 4
N 50500 44100 50500 43100 4
C 51400 44400 1 270 0 resistor-1.sym
{
T 51800 44100 5 10 0 0 270 0 1
device=RESISTOR
T 51700 44200 5 10 1 1 270 0 1
refdes=R?
}
C 48200 43400 1 270 0 resistor-1.sym
{
T 48600 43100 5 10 0 0 270 0 1
device=RESISTOR
T 48500 43200 5 10 1 1 270 0 1
refdes=R?
}
C 48200 42100 1 0 0 gnd-1.sym
C 51300 44500 1 0 0 3.3V-plus-1.sym
N 47300 43500 51500 43500 4
N 47300 43800 50900 43800 4
N 48300 43400 48300 43800 4
N 48300 42500 48300 42400 4
N 51500 44400 51500 44500 4
N 50100 43100 50300 43100 4
N 49200 43100 49000 43100 4
N 49000 43100 49000 44100 4
T 49800 40900 9 10 1 0 0 0 1
Processor module LAN (ethernet)
T 54000 40100 9 10 1 0 0 0 1
Stephen Williams
T 51500 41900 9 10 1 0 0 0 1
EEPROM for MAC ID.
