// Seed: 2784307966
module module_0 #(
    parameter id_2 = 32'd39
) (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire _id_2;
  ;
  wire id_3[-1 : id_2];
  always
  `define pp_4 0
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd51
) (
    output wor  _id_0,
    input  wire id_1,
    input  tri1 id_2,
    input  wand id_3 [id_0 : 1]
    , id_6,
    input  tri  id_4
);
  wire [1 : -1] id_7, id_8[-1 : (  -1  )];
  module_0 modCall_1 (id_6);
endmodule
