# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ADDER.srcs/sources_1/new/adder2.v" \
"../../../../ADDER.srcs/sources_1/new/lut_add.v" \
"../../../../ADDER.srcs/sources_1/new/main.v" \
"../../../../ADDER.srcs/sim_1/new/test_add.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
