{
  "module_name": "twl.h",
  "hash_id": "2e05f22ab23c4b4248db203afc7d61d008333c9e2874f6a0e183860f8c30a519",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/twl.h",
  "human_readable_source": " \n \n\n#ifndef __TWL_H_\n#define __TWL_H_\n\n#include <linux/types.h>\n#include <linux/input/matrix_keypad.h>\n\n \n\n \nenum twl_module_ids {\n\tTWL_MODULE_USB,\n\tTWL_MODULE_PIH,\n\tTWL_MODULE_MAIN_CHARGE,\n\tTWL_MODULE_PM_MASTER,\n\tTWL_MODULE_PM_RECEIVER,\n\n\tTWL_MODULE_RTC,\n\tTWL_MODULE_PWM,\n\tTWL_MODULE_LED,\n\tTWL_MODULE_SECURED_REG,\n\n\tTWL_MODULE_LAST,\n};\n\n \nenum twl4030_module_ids {\n\tTWL4030_MODULE_AUDIO_VOICE = TWL_MODULE_LAST,\n\tTWL4030_MODULE_GPIO,\n\tTWL4030_MODULE_INTBR,\n\tTWL4030_MODULE_TEST,\n\tTWL4030_MODULE_KEYPAD,\n\n\tTWL4030_MODULE_MADC,\n\tTWL4030_MODULE_INTERRUPTS,\n\tTWL4030_MODULE_PRECHARGE,\n\tTWL4030_MODULE_BACKUP,\n\tTWL4030_MODULE_INT,\n\n\tTWL5031_MODULE_ACCESSORY,\n\tTWL5031_MODULE_INTERRUPTS,\n\n\tTWL4030_MODULE_LAST,\n};\n\n \nenum twl6030_module_ids {\n\tTWL6030_MODULE_ID0 = TWL_MODULE_LAST,\n\tTWL6030_MODULE_ID1,\n\tTWL6030_MODULE_ID2,\n\tTWL6030_MODULE_GPADC,\n\tTWL6030_MODULE_GASGAUGE,\n\n\t \n\tTWL6032_MODULE_CHARGE,\n\tTWL6030_MODULE_LAST,\n};\n\n \n#define TWL4030_MODULE_LED\tTWL_MODULE_LED\n\n#define GPIO_INTR_OFFSET\t0\n#define KEYPAD_INTR_OFFSET\t1\n#define BCI_INTR_OFFSET\t\t2\n#define MADC_INTR_OFFSET\t3\n#define USB_INTR_OFFSET\t\t4\n#define CHARGERFAULT_INTR_OFFSET 5\n#define BCI_PRES_INTR_OFFSET\t9\n#define USB_PRES_INTR_OFFSET\t10\n#define RTC_INTR_OFFSET\t\t11\n\n \n#define PWR_INTR_OFFSET\t\t0\n#define HOTDIE_INTR_OFFSET\t12\n#define SMPSLDO_INTR_OFFSET\t13\n#define BATDETECT_INTR_OFFSET\t14\n#define SIMDETECT_INTR_OFFSET\t15\n#define MMCDETECT_INTR_OFFSET\t16\n#define GASGAUGE_INTR_OFFSET\t17\n#define USBOTG_INTR_OFFSET\t4\n#define CHARGER_INTR_OFFSET\t2\n#define RSV_INTR_OFFSET\t\t0\n\n \n#define REG_INT_STS_A\t\t\t0x00\n#define REG_INT_STS_B\t\t\t0x01\n#define REG_INT_STS_C\t\t\t0x02\n\n#define REG_INT_MSK_LINE_A\t\t0x03\n#define REG_INT_MSK_LINE_B\t\t0x04\n#define REG_INT_MSK_LINE_C\t\t0x05\n\n#define REG_INT_MSK_STS_A\t\t0x06\n#define REG_INT_MSK_STS_B\t\t0x07\n#define REG_INT_MSK_STS_C\t\t0x08\n\n \n#define TWL6030_PWR_INT_MASK \t\t0x07\n#define TWL6030_RTC_INT_MASK \t\t0x18\n#define TWL6030_HOTDIE_INT_MASK \t0x20\n#define TWL6030_SMPSLDOA_INT_MASK\t0xC0\n\n \n#define TWL6030_SMPSLDOB_INT_MASK \t0x01\n#define TWL6030_BATDETECT_INT_MASK \t0x02\n#define TWL6030_SIMDETECT_INT_MASK \t0x04\n#define TWL6030_MMCDETECT_INT_MASK \t0x08\n#define TWL6030_GPADC_INT_MASK \t\t0x60\n#define TWL6030_GASGAUGE_INT_MASK \t0x80\n\n \n#define TWL6030_USBOTG_INT_MASK  \t0x0F\n#define TWL6030_CHARGER_CTRL_INT_MASK \t0x10\n#define TWL6030_CHARGER_FAULT_INT_MASK \t0x60\n\n#define TWL6030_MMCCTRL\t\t0xEE\n#define VMMC_AUTO_OFF\t\t\t(0x1 << 3)\n#define SW_FC\t\t\t\t(0x1 << 2)\n#define STS_MMC\t\t\t0x1\n\n#define TWL6030_CFG_INPUT_PUPD3\t0xF2\n#define MMC_PU\t\t\t\t(0x1 << 3)\n#define MMC_PD\t\t\t\t(0x1 << 2)\n\n#define TWL_SIL_TYPE(rev)\t\t((rev) & 0x00FFFFFF)\n#define TWL_SIL_REV(rev)\t\t((rev) >> 24)\n#define TWL_SIL_5030\t\t\t0x09002F\n#define TWL5030_REV_1_0\t\t\t0x00\n#define TWL5030_REV_1_1\t\t\t0x10\n#define TWL5030_REV_1_2\t\t\t0x30\n\n#define TWL4030_CLASS_ID \t\t0x4030\n#define TWL6030_CLASS_ID \t\t0x6030\nunsigned int twl_rev(void);\n#define GET_TWL_REV (twl_rev())\n#define TWL_CLASS_IS(class, id)\t\t\t\\\nstatic inline int twl_class_is_ ##class(void)\t\\\n{\t\t\t\t\t\t\\\n\treturn ((id) == (GET_TWL_REV)) ? 1 : 0;\t\\\n}\n\nTWL_CLASS_IS(4030, TWL4030_CLASS_ID)\nTWL_CLASS_IS(6030, TWL6030_CLASS_ID)\n\n \nint twl_set_regcache_bypass(u8 mod_no, bool enable);\n\n \nint twl_i2c_write(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes);\nint twl_i2c_read(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes);\n\n \nstatic inline int twl_i2c_write_u8(u8 mod_no, u8 val, u8 reg) {\n\treturn twl_i2c_write(mod_no, &val, reg, 1);\n}\n\nstatic inline int twl_i2c_read_u8(u8 mod_no, u8 *val, u8 reg) {\n\treturn twl_i2c_read(mod_no, val, reg, 1);\n}\n\nstatic inline int twl_i2c_write_u16(u8 mod_no, u16 val, u8 reg) {\n\t__le16 value;\n\n\tvalue = cpu_to_le16(val);\n\treturn twl_i2c_write(mod_no, (u8 *) &value, reg, 2);\n}\n\nstatic inline int twl_i2c_read_u16(u8 mod_no, u16 *val, u8 reg) {\n\tint ret;\n\t__le16 value;\n\n\tret = twl_i2c_read(mod_no, (u8 *) &value, reg, 2);\n\t*val = le16_to_cpu(value);\n\treturn ret;\n}\n\nint twl_get_type(void);\nint twl_get_version(void);\nint twl_get_hfclk_rate(void);\n\nint twl6030_interrupt_unmask(u8 bit_mask, u8 offset);\nint twl6030_interrupt_mask(u8 bit_mask, u8 offset);\n\n \n#ifdef CONFIG_TWL4030_CORE\nint twl6030_mmc_card_detect_config(void);\n#else\nstatic inline int twl6030_mmc_card_detect_config(void)\n{\n\tpr_debug(\"twl6030_mmc_card_detect_config not supported\\n\");\n\treturn 0;\n}\n#endif\n\n \n#ifdef CONFIG_TWL4030_CORE\nint twl6030_mmc_card_detect(struct device *dev, int slot);\n#else\nstatic inline int twl6030_mmc_card_detect(struct device *dev, int slot)\n{\n\tpr_debug(\"Call back twl6030_mmc_card_detect not supported\\n\");\n\treturn -EIO;\n}\n#endif\n \n\n \n\n#define TWL4030_SIH_CTRL_EXCLEN_MASK\tBIT(0)\n#define TWL4030_SIH_CTRL_PENDDIS_MASK\tBIT(1)\n#define TWL4030_SIH_CTRL_COR_MASK\tBIT(2)\n\n \n\n \n\n#define REG_GPIODATAIN1\t\t\t0x0\n#define REG_GPIODATAIN2\t\t\t0x1\n#define REG_GPIODATAIN3\t\t\t0x2\n#define REG_GPIODATADIR1\t\t0x3\n#define REG_GPIODATADIR2\t\t0x4\n#define REG_GPIODATADIR3\t\t0x5\n#define REG_GPIODATAOUT1\t\t0x6\n#define REG_GPIODATAOUT2\t\t0x7\n#define REG_GPIODATAOUT3\t\t0x8\n#define REG_CLEARGPIODATAOUT1\t\t0x9\n#define REG_CLEARGPIODATAOUT2\t\t0xA\n#define REG_CLEARGPIODATAOUT3\t\t0xB\n#define REG_SETGPIODATAOUT1\t\t0xC\n#define REG_SETGPIODATAOUT2\t\t0xD\n#define REG_SETGPIODATAOUT3\t\t0xE\n#define REG_GPIO_DEBEN1\t\t\t0xF\n#define REG_GPIO_DEBEN2\t\t\t0x10\n#define REG_GPIO_DEBEN3\t\t\t0x11\n#define REG_GPIO_CTRL\t\t\t0x12\n#define REG_GPIOPUPDCTR1\t\t0x13\n#define REG_GPIOPUPDCTR2\t\t0x14\n#define REG_GPIOPUPDCTR3\t\t0x15\n#define REG_GPIOPUPDCTR4\t\t0x16\n#define REG_GPIOPUPDCTR5\t\t0x17\n#define REG_GPIO_ISR1A\t\t\t0x19\n#define REG_GPIO_ISR2A\t\t\t0x1A\n#define REG_GPIO_ISR3A\t\t\t0x1B\n#define REG_GPIO_IMR1A\t\t\t0x1C\n#define REG_GPIO_IMR2A\t\t\t0x1D\n#define REG_GPIO_IMR3A\t\t\t0x1E\n#define REG_GPIO_ISR1B\t\t\t0x1F\n#define REG_GPIO_ISR2B\t\t\t0x20\n#define REG_GPIO_ISR3B\t\t\t0x21\n#define REG_GPIO_IMR1B\t\t\t0x22\n#define REG_GPIO_IMR2B\t\t\t0x23\n#define REG_GPIO_IMR3B\t\t\t0x24\n#define REG_GPIO_EDR1\t\t\t0x28\n#define REG_GPIO_EDR2\t\t\t0x29\n#define REG_GPIO_EDR3\t\t\t0x2A\n#define REG_GPIO_EDR4\t\t\t0x2B\n#define REG_GPIO_EDR5\t\t\t0x2C\n#define REG_GPIO_SIH_CTRL\t\t0x2D\n\n \n#define TWL4030_GPIO_MAX\t\t18\n\n \n\n \n\n#define REG_IDCODE_7_0\t\t\t0x00\n#define REG_IDCODE_15_8\t\t\t0x01\n#define REG_IDCODE_16_23\t\t0x02\n#define REG_IDCODE_31_24\t\t0x03\n#define REG_GPPUPDCTR1\t\t\t0x0F\n#define REG_UNLOCK_TEST_REG\t\t0x12\n\n \n\n#define I2C_SCL_CTRL_PU\t\t\tBIT(0)\n#define I2C_SDA_CTRL_PU\t\t\tBIT(2)\n#define SR_I2C_SCL_CTRL_PU\t\tBIT(4)\n#define SR_I2C_SDA_CTRL_PU\t\tBIT(6)\n\n#define TWL_EEPROM_R_UNLOCK\t\t0x49\n\n \n\n \n\n#define TWL4030_KEYPAD_KEYP_ISR1\t0x11\n#define TWL4030_KEYPAD_KEYP_IMR1\t0x12\n#define TWL4030_KEYPAD_KEYP_ISR2\t0x13\n#define TWL4030_KEYPAD_KEYP_IMR2\t0x14\n#define TWL4030_KEYPAD_KEYP_SIR\t\t0x15\t \n#define TWL4030_KEYPAD_KEYP_EDR\t\t0x16\n#define TWL4030_KEYPAD_KEYP_SIH_CTRL\t0x17\n\n \n\n \n\n#define TWL4030_MADC_ISR1\t\t0x61\n#define TWL4030_MADC_IMR1\t\t0x62\n#define TWL4030_MADC_ISR2\t\t0x63\n#define TWL4030_MADC_IMR2\t\t0x64\n#define TWL4030_MADC_SIR\t\t0x65\t \n#define TWL4030_MADC_EDR\t\t0x66\n#define TWL4030_MADC_SIH_CTRL\t\t0x67\n\n \n\n \n\n#define TWL4030_INTERRUPTS_BCIISR1A\t0x0\n#define TWL4030_INTERRUPTS_BCIISR2A\t0x1\n#define TWL4030_INTERRUPTS_BCIIMR1A\t0x2\n#define TWL4030_INTERRUPTS_BCIIMR2A\t0x3\n#define TWL4030_INTERRUPTS_BCIISR1B\t0x4\n#define TWL4030_INTERRUPTS_BCIISR2B\t0x5\n#define TWL4030_INTERRUPTS_BCIIMR1B\t0x6\n#define TWL4030_INTERRUPTS_BCIIMR2B\t0x7\n#define TWL4030_INTERRUPTS_BCISIR1\t0x8\t \n#define TWL4030_INTERRUPTS_BCISIR2\t0x9\t \n#define TWL4030_INTERRUPTS_BCIEDR1\t0xa\n#define TWL4030_INTERRUPTS_BCIEDR2\t0xb\n#define TWL4030_INTERRUPTS_BCIEDR3\t0xc\n#define TWL4030_INTERRUPTS_BCISIHCTRL\t0xd\n\n \n\n \n\n#define TWL4030_INT_PWR_ISR1\t\t0x0\n#define TWL4030_INT_PWR_IMR1\t\t0x1\n#define TWL4030_INT_PWR_ISR2\t\t0x2\n#define TWL4030_INT_PWR_IMR2\t\t0x3\n#define TWL4030_INT_PWR_SIR\t\t0x4\t \n#define TWL4030_INT_PWR_EDR1\t\t0x5\n#define TWL4030_INT_PWR_EDR2\t\t0x6\n#define TWL4030_INT_PWR_SIH_CTRL\t0x7\n\n \n\n \n#define TWL5031_ACIIMR_LSB\t\t0x05\n#define TWL5031_ACIIMR_MSB\t\t0x06\n#define TWL5031_ACIIDR_LSB\t\t0x07\n#define TWL5031_ACIIDR_MSB\t\t0x08\n#define TWL5031_ACCISR1\t\t\t0x0F\n#define TWL5031_ACCIMR1\t\t\t0x10\n#define TWL5031_ACCISR2\t\t\t0x11\n#define TWL5031_ACCIMR2\t\t\t0x12\n#define TWL5031_ACCSIR\t\t\t0x13\n#define TWL5031_ACCEDR1\t\t\t0x14\n#define TWL5031_ACCSIHCTRL\t\t0x15\n\n \n\n \n\n#define TWL5031_INTERRUPTS_BCIISR1\t0x0\n#define TWL5031_INTERRUPTS_BCIIMR1\t0x1\n#define TWL5031_INTERRUPTS_BCIISR2\t0x2\n#define TWL5031_INTERRUPTS_BCIIMR2\t0x3\n#define TWL5031_INTERRUPTS_BCISIR\t0x4\n#define TWL5031_INTERRUPTS_BCIEDR1\t0x5\n#define TWL5031_INTERRUPTS_BCIEDR2\t0x6\n#define TWL5031_INTERRUPTS_BCISIHCTRL\t0x7\n\n \n\n \n\n#define TWL4030_PM_MASTER_CFG_P1_TRANSITION\t0x00\n#define TWL4030_PM_MASTER_CFG_P2_TRANSITION\t0x01\n#define TWL4030_PM_MASTER_CFG_P3_TRANSITION\t0x02\n#define TWL4030_PM_MASTER_CFG_P123_TRANSITION\t0x03\n#define TWL4030_PM_MASTER_STS_BOOT\t\t0x04\n#define TWL4030_PM_MASTER_CFG_BOOT\t\t0x05\n#define TWL4030_PM_MASTER_SHUNDAN\t\t0x06\n#define TWL4030_PM_MASTER_BOOT_BCI\t\t0x07\n#define TWL4030_PM_MASTER_CFG_PWRANA1\t\t0x08\n#define TWL4030_PM_MASTER_CFG_PWRANA2\t\t0x09\n#define TWL4030_PM_MASTER_BACKUP_MISC_STS\t0x0b\n#define TWL4030_PM_MASTER_BACKUP_MISC_CFG\t0x0c\n#define TWL4030_PM_MASTER_BACKUP_MISC_TST\t0x0d\n#define TWL4030_PM_MASTER_PROTECT_KEY\t\t0x0e\n#define TWL4030_PM_MASTER_STS_HW_CONDITIONS\t0x0f\n#define TWL4030_PM_MASTER_P1_SW_EVENTS\t\t0x10\n#define TWL4030_PM_MASTER_P2_SW_EVENTS\t\t0x11\n#define TWL4030_PM_MASTER_P3_SW_EVENTS\t\t0x12\n#define TWL4030_PM_MASTER_STS_P123_STATE\t0x13\n#define TWL4030_PM_MASTER_PB_CFG\t\t0x14\n#define TWL4030_PM_MASTER_PB_WORD_MSB\t\t0x15\n#define TWL4030_PM_MASTER_PB_WORD_LSB\t\t0x16\n#define TWL4030_PM_MASTER_SEQ_ADD_W2P\t\t0x1c\n#define TWL4030_PM_MASTER_SEQ_ADD_P2A\t\t0x1d\n#define TWL4030_PM_MASTER_SEQ_ADD_A2W\t\t0x1e\n#define TWL4030_PM_MASTER_SEQ_ADD_A2S\t\t0x1f\n#define TWL4030_PM_MASTER_SEQ_ADD_S2A12\t\t0x20\n#define TWL4030_PM_MASTER_SEQ_ADD_S2A3\t\t0x21\n#define TWL4030_PM_MASTER_SEQ_ADD_WARM\t\t0x22\n#define TWL4030_PM_MASTER_MEMORY_ADDRESS\t0x23\n#define TWL4030_PM_MASTER_MEMORY_DATA\t\t0x24\n\n#define TWL4030_PM_MASTER_KEY_CFG1\t\t0xc0\n#define TWL4030_PM_MASTER_KEY_CFG2\t\t0x0c\n\n#define TWL4030_PM_MASTER_KEY_TST1\t\t0xe0\n#define TWL4030_PM_MASTER_KEY_TST2\t\t0x0e\n\n#define TWL4030_PM_MASTER_GLOBAL_TST\t\t0xb6\n\n \n\n \n\n \n\n \n#define DEV_GRP_NULL\t\t0x0\n#define DEV_GRP_P1\t\t0x1\t \n#define DEV_GRP_P2\t\t0x2\t \n#define DEV_GRP_P3\t\t0x4\t \n\n \n#define RES_GRP_RES\t\t0x0\t \n#define RES_GRP_PP\t\t0x1\t \n#define RES_GRP_RC\t\t0x2\t \n#define RES_GRP_PP_RC\t\t0x3\n#define RES_GRP_PR\t\t0x4\t \n#define RES_GRP_PP_PR\t\t0x5\n#define RES_GRP_RC_PR\t\t0x6\n#define RES_GRP_ALL\t\t0x7\t \n\n#define RES_TYPE2_R0\t\t0x0\n#define RES_TYPE2_R1\t\t0x1\n#define RES_TYPE2_R2\t\t0x2\n\n#define RES_TYPE_R0\t\t0x0\n#define RES_TYPE_ALL\t\t0x7\n\n \n#define RES_STATE_WRST\t\t0xF\n#define RES_STATE_ACTIVE\t0xE\n#define RES_STATE_SLEEP\t\t0x8\n#define RES_STATE_OFF\t\t0x0\n\n \n\n \n#define RES_VAUX1               1\n#define RES_VAUX2               2\n#define RES_VAUX3               3\n#define RES_VAUX4               4\n#define RES_VMMC1               5\n#define RES_VMMC2               6\n#define RES_VPLL1               7\n#define RES_VPLL2               8\n#define RES_VSIM                9\n#define RES_VDAC                10\n#define RES_VINTANA1            11\n#define RES_VINTANA2            12\n#define RES_VINTDIG             13\n#define RES_VIO                 14\n#define RES_VDD1                15\n#define RES_VDD2                16\n#define RES_VUSB_1V5            17\n#define RES_VUSB_1V8            18\n#define RES_VUSB_3V1            19\n#define RES_VUSBCP              20\n#define RES_REGEN               21\n \n#define RES_NRES_PWRON          22\n#define RES_CLKEN               23\n#define RES_SYSEN               24\n#define RES_HFCLKOUT            25\n#define RES_32KCLKOUT           26\n#define RES_RESET               27\n \n#define RES_MAIN_REF            28\n\n#define TOTAL_RESOURCES\t\t28\n \n\n#define MSG_BROADCAST(devgrp, grp, type, type2, state) \\\n\t( (devgrp) << 13 | 1 << 12 | (grp) << 9 | (type2) << 7 \\\n\t| (type) << 4 | (state))\n\n#define MSG_SINGULAR(devgrp, id, state) \\\n\t((devgrp) << 13 | 0 << 12 | (id) << 4 | (state))\n\n#define MSG_BROADCAST_ALL(devgrp, state) \\\n\t((devgrp) << 5 | (state))\n\n#define MSG_BROADCAST_REF MSG_BROADCAST_ALL\n#define MSG_BROADCAST_PROV MSG_BROADCAST_ALL\n#define MSG_BROADCAST__CLK_RST MSG_BROADCAST_ALL\n \n\nstruct twl4030_clock_init_data {\n\tbool ck32k_lowpwr_enable;\n};\n\nstruct twl4030_bci_platform_data {\n\tint *battery_tmp_tbl;\n\tunsigned int tblsize;\n\tint\tbb_uvolt;\t \n\tint\tbb_uamp;\t \n};\n\n \nstruct twl4030_gpio_platform_data {\n\t \n\tbool\t\tuse_leds;\n\n\t \n\tu8\t\tmmc_cd;\n\n\t \n\tu32\t\tdebounce;\n\n\t \n\tu32\t\tpullups;\n\tu32\t\tpulldowns;\n};\n\nstruct twl4030_madc_platform_data {\n\tint\t\tirq_line;\n};\n\n \n#define PERSISTENT_KEY(r, c)\tKEY((r), (c), KEY_RESERVED)\n\nstruct twl4030_keypad_data {\n\tconst struct matrix_keymap_data *keymap_data;\n\tunsigned rows;\n\tunsigned cols;\n\tbool rep;\n};\n\nenum twl4030_usb_mode {\n\tT2_USB_MODE_ULPI = 1,\n\tT2_USB_MODE_CEA2011_3PIN = 2,\n};\n\nstruct twl4030_usb_data {\n\tenum twl4030_usb_mode\tusb_mode;\n\tunsigned long\t\tfeatures;\n\n\tint\t\t(*phy_init)(struct device *dev);\n\tint\t\t(*phy_exit)(struct device *dev);\n\t \n\tint\t\t(*phy_power)(struct device *dev, int iD, int on);\n\t \n\tint\t\t(*phy_set_clock)(struct device *dev, int on);\n\t \n\tint\t\t(*phy_suspend)(struct device *dev, int suspend);\n};\n\nstruct twl4030_ins {\n\tu16 pmb_message;\n\tu8 delay;\n};\n\nstruct twl4030_script {\n\tstruct twl4030_ins *script;\n\tunsigned size;\n\tu8 flags;\n#define TWL4030_WRST_SCRIPT\t(1<<0)\n#define TWL4030_WAKEUP12_SCRIPT\t(1<<1)\n#define TWL4030_WAKEUP3_SCRIPT\t(1<<2)\n#define TWL4030_SLEEP_SCRIPT\t(1<<3)\n};\n\nstruct twl4030_resconfig {\n\tu8 resource;\n\tu8 devgroup;\t \n\tu8 type;\t \n\tu8 type2;\t \n\tu8 remap_off;\t \n\tu8 remap_sleep;\t \n};\n\nstruct twl4030_power_data {\n\tstruct twl4030_script **scripts;\n\tunsigned num;\n\tstruct twl4030_resconfig *resource_config;\n\tstruct twl4030_resconfig *board_config;\n#define TWL4030_RESCONFIG_UNDEF\t((u8)-1)\n\tbool use_poweroff;\t \n\tbool ac_charger_quirk;\t \n};\n\nextern int twl4030_remove_script(u8 flags);\nextern void twl4030_power_off(void);\n\nstruct twl4030_codec_data {\n\tunsigned int digimic_delay;  \n\tunsigned int ramp_delay_value;\n\tunsigned int offset_cncl_path;\n\tunsigned int hs_extmute:1;\n\tint hs_extmute_gpio;\n};\n\nstruct twl4030_vibra_data {\n\tunsigned int\tcoexist;\n};\n\nstruct twl4030_audio_data {\n\tunsigned int\taudio_mclk;\n\tstruct twl4030_codec_data *codec;\n\tstruct twl4030_vibra_data *vibra;\n\n\t \n\tint audpwron_gpio;\t \n\tint naudint_irq;\t \n\tunsigned int irq_base;\n};\n\nstruct twl_regulator_driver_data {\n\tint\t\t(*set_voltage)(void *data, int target_uV);\n\tint\t\t(*get_voltage)(void *data);\n\tvoid\t\t*data;\n\tunsigned long\tfeatures;\n};\n \n#define TWL4030_VAUX2\t\tBIT(0)\t \n#define TPS_SUBSET\t\tBIT(1)\t \n#define TWL5031\t\t\tBIT(2)   \n#define TWL6030_CLASS\t\tBIT(3)\t \n#define TWL6032_SUBCLASS\tBIT(4)   \n#define TWL4030_ALLOW_UNSUPPORTED BIT(5)  \n\n \n\nint twl4030_sih_setup(struct device *dev, int module, int irq_base);\n\n \n#define TWL4030_VDAC_DEV_GRP\t\t0x3B\n#define TWL4030_VDAC_DEDICATED\t\t0x3E\n#define TWL4030_VAUX1_DEV_GRP\t\t0x17\n#define TWL4030_VAUX1_DEDICATED\t\t0x1A\n#define TWL4030_VAUX2_DEV_GRP\t\t0x1B\n#define TWL4030_VAUX2_DEDICATED\t\t0x1E\n#define TWL4030_VAUX3_DEV_GRP\t\t0x1F\n#define TWL4030_VAUX3_DEDICATED\t\t0x22\n\n \n\n \n\n \n \n#define TWL4030_REG_VDD1\t0\n#define TWL4030_REG_VDD2\t1\n#define TWL4030_REG_VIO\t\t2\n\n \n#define TWL4030_REG_VDAC\t3\n#define TWL4030_REG_VPLL1\t4\n#define TWL4030_REG_VPLL2\t5\t \n#define TWL4030_REG_VMMC1\t6\n#define TWL4030_REG_VMMC2\t7\t \n#define TWL4030_REG_VSIM\t8\t \n#define TWL4030_REG_VAUX1\t9\t \n#define TWL4030_REG_VAUX2_4030\t10\t \n#define TWL4030_REG_VAUX2\t11\t \n#define TWL4030_REG_VAUX3\t12\t \n#define TWL4030_REG_VAUX4\t13\t \n\n \n#define TWL4030_REG_VINTANA1\t14\n#define TWL4030_REG_VINTANA2\t15\n#define TWL4030_REG_VINTDIG\t16\n#define TWL4030_REG_VUSB1V5\t17\n#define TWL4030_REG_VUSB1V8\t18\n#define TWL4030_REG_VUSB3V1\t19\n\n \n \n#define TWL6030_REG_VDD1\t30\n#define TWL6030_REG_VDD2\t31\n#define TWL6030_REG_VDD3\t32\n\n \n#define TWL6030_REG_VMEM\t33\n#define TWL6030_REG_V2V1\t34\n#define TWL6030_REG_V1V29\t35\n#define TWL6030_REG_V1V8\t36\n\n \n#define TWL6030_REG_VAUX1_6030\t37\n#define TWL6030_REG_VAUX2_6030\t38\n#define TWL6030_REG_VAUX3_6030\t39\n#define TWL6030_REG_VMMC\t40\n#define TWL6030_REG_VPP\t\t41\n#define TWL6030_REG_VUSIM\t42\n#define TWL6030_REG_VANA\t43\n#define TWL6030_REG_VCXIO\t44\n#define TWL6030_REG_VDAC\t45\n#define TWL6030_REG_VUSB\t46\n\n \n#define TWL6030_REG_VRTC\t47\n#define TWL6030_REG_CLK32KG\t48\n\n \n#define TWL6032_REG_LDO2\t49\n#define TWL6032_REG_LDO4\t50\n#define TWL6032_REG_LDO3\t51\n#define TWL6032_REG_LDO5\t52\n#define TWL6032_REG_LDO1\t53\n#define TWL6032_REG_LDO7\t54\n#define TWL6032_REG_LDO6\t55\n#define TWL6032_REG_LDOLN\t56\n#define TWL6032_REG_LDOUSB\t57\n\n \n#define TWL6032_REG_SMPS3\t58\n#define TWL6032_REG_SMPS4\t59\n#define TWL6032_REG_VIO\t\t60\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}