##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for GPS_UART_IntClock
		4.3::Critical Path Report for OUTPUT_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. GPS_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. OUTPUT_UART_IntClock:R)
		5.3::Critical Path Report for (GPS_UART_IntClock:R vs. GPS_UART_IntClock:R)
		5.4::Critical Path Report for (OUTPUT_UART_IntClock:R vs. OUTPUT_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK             | Frequency: 52.31 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: GPS_UART_IntClock     | Frequency: 51.60 MHz  | Target: 0.15 MHz   | 
Clock: OUTPUT_UART_IntClock  | Frequency: 52.98 MHz  | Target: 0.15 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             GPS_UART_IntClock     41666.7          22549       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             OUTPUT_UART_IntClock  41666.7          22790       N/A              N/A         N/A              N/A         N/A              N/A         
GPS_UART_IntClock     GPS_UART_IntClock     6.5e+006         6480620     N/A              N/A         N/A              N/A         N/A              N/A         
OUTPUT_UART_IntClock  OUTPUT_UART_IntClock  6.5e+006         6482393     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase        
-----------  ------------  ----------------------  
Tx_1(0)_PAD  29237         GPS_UART_IntClock:R     
Tx_2(0)_PAD  29904         OUTPUT_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.31 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22549p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         2064   2064  22549  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_0         macrocell7      7325   9389  22549  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell7      3350  12739  22549  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  15647  22549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for GPS_UART_IntClock
***********************************************
Clock: GPS_UART_IntClock
Frequency: 51.60 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6480620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_0  macrocell6    7105   8355  6480620  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell6    3350  11705  6480620  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  14020  6480620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for OUTPUT_UART_IntClock
**************************************************
Clock: OUTPUT_UART_IntClock
Frequency: 52.98 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_6
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 22790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15366
-------------------------------------   ----- 
End-of-path arrival time (ps)           15366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell3       2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/main_6  macrocell50   7034   9719  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/q       macrocell50   3350  13069  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_6        macrocell48   2297  15366  22790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. GPS_UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22549p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         2064   2064  22549  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_0         macrocell7      7325   9389  22549  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell7      3350  12739  22549  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  15647  22549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. OUTPUT_UART_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_6
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 22790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15366
-------------------------------------   ----- 
End-of-path arrival time (ps)           15366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell3       2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/main_6  macrocell50   7034   9719  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/q       macrocell50   3350  13069  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_6        macrocell48   2297  15366  22790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1


5.3::Critical Path Report for (GPS_UART_IntClock:R vs. GPS_UART_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6480620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_0  macrocell6    7105   8355  6480620  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell6    3350  11705  6480620  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  14020  6480620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (OUTPUT_UART_IntClock:R vs. OUTPUT_UART_IntClock:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_6
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6482393p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14097
-------------------------------------   ----- 
End-of-path arrival time (ps)           14097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6482393  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/main_2  macrocell50   6510   8450  6482393  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/q       macrocell50   3350  11800  6482393  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_6        macrocell48   2297  14097  6482393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22549p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         2064   2064  22549  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_0         macrocell7      7325   9389  22549  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell7      3350  12739  22549  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  15647  22549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_6
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 22790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15366
-------------------------------------   ----- 
End-of-path arrival time (ps)           15366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell3       2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/main_6  macrocell50   7034   9719  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/q       macrocell50   3350  13069  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_6        macrocell48   2297  15366  22790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23987p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14209
-------------------------------------   ----- 
End-of-path arrival time (ps)           14209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                     iocell3         2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/main_1         macrocell15     5872   8557  23987  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/q              macrocell15     3350  11907  23987  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2302  14209  23987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 24047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14110
-------------------------------------   ----- 
End-of-path arrival time (ps)           14110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb             iocell1       2064   2064  22549  RISE       1
MODIN1_1_split/main_5  macrocell1    5792   7856  24047  RISE       1
MODIN1_1_split/q       macrocell1    3350  11206  24047  RISE       1
MODIN1_1/main_6        macrocell31   2904  14110  24047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_state_0\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 27739p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10418
-------------------------------------   ----- 
End-of-path arrival time (ps)           10418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       2064   2064  22549  RISE       1
\GPS_UART:BUART:rx_state_0\/main_6  macrocell24   8354  10418  27739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_state_2\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 27854p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       2064   2064  22549  RISE       1
\GPS_UART:BUART:rx_state_2\/main_6  macrocell27   8239  10303  27854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_5
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 28421p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9735
-------------------------------------   ---- 
End-of-path arrival time (ps)           9735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell3       2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_5  macrocell48   7050   9735  28421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_5
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 28421p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9735
-------------------------------------   ---- 
End-of-path arrival time (ps)           9735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell3       2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_5  macrocell49   7050   9735  28421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_status_3\/main_5
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 28768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9389
-------------------------------------   ---- 
End-of-path arrival time (ps)           9389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       2064   2064  22549  RISE       1
\GPS_UART:BUART:rx_status_3\/main_5  macrocell33   7325   9389  28768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8764
-------------------------------------   ---- 
End-of-path arrival time (ps)           8764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2064   2064  22549  RISE       1
MODIN1_1/main_4  macrocell31   6700   8764  29393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_9
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 29599p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell3       2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_9  macrocell41   5872   8557  29599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 29599p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell3       2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_6  macrocell51   5872   8557  29599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2064   2064  22549  RISE       1
MODIN1_0/main_5  macrocell32   6410   8474  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_8
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 30181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell3       2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_8  macrocell44   5290   7975  30181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_last\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_last\/clock_0
Path slack     : 30191p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell3       2685   2685  22790  RISE       1
\OUTPUT_UART:BUART:rx_last\/main_0  macrocell52   5281   7966  30191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_last\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_last\/main_0
Capture Clock  : \GPS_UART:BUART:rx_last\/clock_0
Path slack     : 31150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2064   2064  22549  RISE       1
\GPS_UART:BUART:rx_last\/main_0  macrocell34   4942   7006  31150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_last\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6480620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_0  macrocell6    7105   8355  6480620  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell6    3350  11705  6480620  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  14020  6480620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6481859p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11951
-------------------------------------   ----- 
End-of-path arrival time (ps)           11951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q                      macrocell19     1250   1250  6481859  RISE       1
\GPS_UART:BUART:counter_load_not\/main_0           macrocell3      4444   5694  6481859  RISE       1
\GPS_UART:BUART:counter_load_not\/q                macrocell3      3350   9044  6481859  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2907  11951  6481859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6482573p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11237
-------------------------------------   ----- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q                      macrocell38     1250   1250  6482573  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/main_3           macrocell11     3770   5020  6482573  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/q                macrocell11     3350   8370  6482573  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2867  11237  6482573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \OUTPUT_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxSts\/clock
Path slack     : 6483494p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16006
-------------------------------------   ----- 
End-of-path arrival time (ps)           16006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  6483494  RISE       1
\OUTPUT_UART:BUART:rx_status_4\/main_1                 macrocell16     2883   6463  6483494  RISE       1
\OUTPUT_UART:BUART:rx_status_4\/q                      macrocell16     3350   9813  6483494  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/status_4                 statusicell4    6193  16006  6483494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6483821p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10819
-------------------------------------   ----- 
End-of-path arrival time (ps)           10819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q     macrocell40   1250   1250  6483821  RISE       1
\OUTPUT_UART:BUART:rx_counter_load\/main_0  macrocell14   3964   5214  6483821  RISE       1
\OUTPUT_UART:BUART:rx_counter_load\/q       macrocell14   3350   8564  6483821  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/load   count7cell    2255  10819  6483821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \GPS_UART:BUART:sTX:TxSts\/clock
Path slack     : 6484748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14752
-------------------------------------   ----- 
End-of-path arrival time (ps)           14752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6484748  RISE       1
\GPS_UART:BUART:tx_status_0\/main_3                 macrocell4      4913   8493  6484748  RISE       1
\GPS_UART:BUART:tx_status_0\/q                      macrocell4      3350  11843  6484748  RISE       1
\GPS_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2909  14752  6484748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxSts\/clock
Path slack     : 6485042p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14458
-------------------------------------   ----- 
End-of-path arrival time (ps)           14458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q        macrocell37    1250   1250  6482680  RISE       1
\OUTPUT_UART:BUART:tx_status_0\/main_1  macrocell12    6215   7465  6485042  RISE       1
\OUTPUT_UART:BUART:tx_status_0\/q       macrocell12    3350  10815  6485042  RISE       1
\OUTPUT_UART:BUART:sTX:TxSts\/status_0  statusicell3   3643  14458  6485042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6486178p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  6480620  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6562   7812  6486178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:tx_state_0\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6487020p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6484748  RISE       1
\GPS_UART:BUART:tx_state_0\/main_3                  macrocell20     5890   9470  6487020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q                macrocell37     1250   1250  6482680  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5319   6569  6487421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_2
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6487482p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6482393  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_2        macrocell48   7068   9008  6487482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_2
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6487482p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6482393  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_2        macrocell49   7068   9008  6487482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6487491p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  6485713  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_3                  macrocell37     5419   8999  6487491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6487522p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6468
-------------------------------------   ---- 
End-of-path arrival time (ps)           6468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q          macrocell29     1250   1250  6487522  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5218   6468  6487522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487624p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q                macrocell36     1250   1250  6482575  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5116   6366  6487624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6487655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8835
-------------------------------------   ---- 
End-of-path arrival time (ps)           8835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q    macrocell28   1250   1250  6481845  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_4  macrocell29   7585   8835  6487655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6487655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8835
-------------------------------------   ---- 
End-of-path arrival time (ps)           8835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6481845  RISE       1
MODIN1_0/main_4                         macrocell32   7585   8835  6487655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6487656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8834
-------------------------------------   ---- 
End-of-path arrival time (ps)           8834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6481845  RISE       1
MODIN1_1/main_3                         macrocell31   7584   8834  6487656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487743p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q                macrocell19     1250   1250  6481859  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4997   6247  6487743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \GPS_UART:BUART:sRX:RxSts\/clock
Path slack     : 6487947p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  6487947  RISE       1
\GPS_UART:BUART:rx_status_4\/main_1                 macrocell8      2323   5903  6487947  RISE       1
\GPS_UART:BUART:rx_status_4\/q                      macrocell8      3350   9253  6487947  RISE       1
\GPS_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2300  11553  6487947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6488131p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_state_2\/main_0    macrocell27   7109   8359  6488131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6488131p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q         macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_0  macrocell28   7109   8359  6488131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6488131p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_0  macrocell30   7109   8359  6488131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6488135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8355
-------------------------------------   ---- 
End-of-path arrival time (ps)           8355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_state_0\/main_0    macrocell24   7105   8355  6488135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6488135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8355
-------------------------------------   ---- 
End-of-path arrival time (ps)           8355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_0  macrocell25   7105   8355  6488135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6488135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8355
-------------------------------------   ---- 
End-of-path arrival time (ps)           8355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_state_3\/main_0    macrocell26   7105   8355  6488135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6488528p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7962
-------------------------------------   ---- 
End-of-path arrival time (ps)           7962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  6487522  RISE       1
\GPS_UART:BUART:rx_state_0\/main_2   macrocell24   6712   7962  6488528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6488528p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7962
-------------------------------------   ---- 
End-of-path arrival time (ps)           7962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q   macrocell29   1250   1250  6487522  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_2  macrocell25   6712   7962  6488528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6488528p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7962
-------------------------------------   ---- 
End-of-path arrival time (ps)           7962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  6487522  RISE       1
\GPS_UART:BUART:rx_state_3\/main_2   macrocell26   6712   7962  6488528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q                macrocell24     1250   1250  6484018  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4010   5260  6488730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6488938p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell31   1250   1250  6484803  RISE       1
\GPS_UART:BUART:rx_state_0\/main_7  macrocell24   6302   7552  6488938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_2
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6489025p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q  macrocell37   1250   1250  6482680  RISE       1
\OUTPUT_UART:BUART:txn\/main_2    macrocell35   6215   7465  6489025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_3
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6489043p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6483969  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_3        macrocell49   5507   7447  6489043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_1
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6489052p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6483994  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_1        macrocell48   5498   7438  6489052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_1
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6489052p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6483994  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_1        macrocell49   5498   7438  6489052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_0
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6489069p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6483989  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_0        macrocell48   5481   7421  6489069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_0
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6489069p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6483989  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_0        macrocell49   5481   7421  6489069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6483206  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4707   4897  6489093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \OUTPUT_UART:BUART:txn\/main_3
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6489218p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  6489218  RISE       1
\OUTPUT_UART:BUART:txn\/main_3                macrocell35     2902   7272  6489218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_1
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6489222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q  macrocell36   1250   1250  6482575  RISE       1
\OUTPUT_UART:BUART:txn\/main_1    macrocell35   6018   7268  6489222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q          macrocell46     1250   1250  6489260  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3480   4730  6489260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6489333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell26   1250   1250  6483353  RISE       1
\GPS_UART:BUART:rx_state_2\/main_3  macrocell27   5907   7157  6489333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6489333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q                macrocell26   1250   1250  6483353  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_2  macrocell28   5907   7157  6489333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6489333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q               macrocell26   1250   1250  6483353  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_2  macrocell30   5907   7157  6489333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q                macrocell20     1250   1250  6482905  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3400   4650  6489340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6489373p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6483166  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_3   macrocell29   5177   7117  6489373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6489373p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6483166  RISE       1
MODIN1_0/main_3                            macrocell32   5177   7117  6489373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6489389p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6483173  RISE       1
MODIN1_1/main_0                            macrocell31   5161   7101  6489389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_4
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6489398p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q  macrocell38   1250   1250  6482573  RISE       1
\OUTPUT_UART:BUART:txn\/main_4    macrocell35   5842   7092  6489398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489648p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q                macrocell41     1250   1250  6483940  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3092   4342  6489648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6483979  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4046   4236  6489754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_0
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6489796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6480620  RISE       1
\GPS_UART:BUART:rx_status_3\/main_0   macrocell33   5444   6694  6489796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489812p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q         macrocell40     1250   1250  6483821  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   2928   4178  6489812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \GPS_UART:BUART:txn\/main_3
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6489826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  6489826  RISE       1
\GPS_UART:BUART:txn\/main_3                macrocell18     2294   6664  6489826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_1
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6489902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q        macrocell24   1250   1250  6484018  RISE       1
\GPS_UART:BUART:rx_status_3\/main_1  macrocell33   5338   6588  6489902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6489948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6483173  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_0   macrocell29   4602   6542  6489948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6489948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6483173  RISE       1
MODIN1_0/main_0                            macrocell32   4602   6542  6489948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_3
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6489952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q        macrocell26   1250   1250  6483353  RISE       1
\GPS_UART:BUART:rx_status_3\/main_3  macrocell33   5288   6538  6489952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6490034p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  6487522  RISE       1
\GPS_UART:BUART:rx_state_2\/main_2   macrocell27   5206   6456  6490034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_last\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6490151p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_last\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_last\/q          macrocell34   1250   1250  6490151  RISE       1
\GPS_UART:BUART:rx_state_2\/main_7  macrocell27   5089   6339  6490151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_4
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6490424p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q        macrocell27   1250   1250  6484243  RISE       1
\GPS_UART:BUART:rx_status_3\/main_4  macrocell33   4816   6066  6490424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6490698p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6483516  RISE       1
MODIN1_1/main_1                            macrocell31   3852   5792  6490698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6490700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6483522  RISE       1
MODIN1_1/main_2                            macrocell31   3850   5790  6490700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6490710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6483522  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_2   macrocell29   3840   5780  6490710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6490710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6483522  RISE       1
MODIN1_0/main_2                            macrocell32   3840   5780  6490710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6490710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6483516  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_1   macrocell29   3840   5780  6490710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6490710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6483516  RISE       1
MODIN1_0/main_1                            macrocell32   3840   5780  6490710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6490745p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6481845  RISE       1
\GPS_UART:BUART:rx_state_2\/main_5      macrocell27   4495   5745  6490745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6490745p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q       macrocell28   1250   1250  6481845  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_5  macrocell28   4495   5745  6490745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6490796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q      macrocell19   1250   1250  6481859  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_0  macrocell22   4444   5694  6490796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6490868p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell26   1250   1250  6483353  RISE       1
\GPS_UART:BUART:rx_state_0\/main_3  macrocell24   4372   5622  6490868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6490868p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q         macrocell26   1250   1250  6483353  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_3  macrocell25   4372   5622  6490868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6490868p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell26   1250   1250  6483353  RISE       1
\GPS_UART:BUART:rx_state_3\/main_3  macrocell26   4372   5622  6490868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_load_fifo\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6490946p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_load_fifo\/q            macrocell42     1250   1250  6485626  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4674   5924  6490946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_6
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491022p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell31   1250   1250  6484803  RISE       1
\GPS_UART:BUART:rx_status_3\/main_6  macrocell33   4218   5468  6491022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_8
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491134p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell32   1250   1250  6485772  RISE       1
\GPS_UART:BUART:rx_state_0\/main_8  macrocell24   4106   5356  6491134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6491235p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell19   1250   1250  6481859  RISE       1
\GPS_UART:BUART:tx_state_1\/main_0  macrocell19   4005   5255  6491235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6491235p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell19   1250   1250  6481859  RISE       1
\GPS_UART:BUART:tx_state_0\/main_0  macrocell20   4005   5255  6491235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6491235p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell19   1250   1250  6481859  RISE       1
\GPS_UART:BUART:tx_state_2\/main_0  macrocell21   4005   5255  6491235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491256p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491256  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_6         macrocell41   3294   5234  6491256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491260  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_5         macrocell41   3290   5230  6491260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483821  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_0  macrocell42   3964   5214  6491276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483821  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_0    macrocell43   3964   5214  6491276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483821  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_0    macrocell44   3964   5214  6491276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491374p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485752  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_7    macrocell42   3866   5116  6491374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491374p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485752  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_7      macrocell43   3866   5116  6491374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491374p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485752  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_7      macrocell44   3866   5116  6491374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_3
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6491381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485752  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_3     macrocell48   3859   5109  6491381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_4
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6491381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485752  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_4     macrocell49   3859   5109  6491381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491382p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q    macrocell45   1250   1250  6485752  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_4  macrocell46   3858   5108  6491382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q         macrocell41   1250   1250  6483940  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_1  macrocell42   3844   5094  6491396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q       macrocell41   1250   1250  6483940  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_1  macrocell43   3844   5094  6491396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q       macrocell41   1250   1250  6483940  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_1  macrocell44   3844   5094  6491396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_load_fifo\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6491459p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_load_fifo\/q            macrocell25     1250   1250  6489004  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4161   5411  6491459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6491470p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q      macrocell38   1250   1250  6482573  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_3  macrocell39   3770   5020  6491470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6491472p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q      macrocell36   1250   1250  6482575  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_0  macrocell39   3768   5018  6491472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_10
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491523p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell49   1250   1250  6485911  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_10  macrocell41   3717   4967  6491523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491523p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell49   1250   1250  6485911  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_7  macrocell51   3717   4967  6491523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491533p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell24   1250   1250  6484018  RISE       1
\GPS_UART:BUART:rx_state_0\/main_1  macrocell24   3707   4957  6491533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491533p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q         macrocell24   1250   1250  6484018  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_1  macrocell25   3707   4957  6491533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491533p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell24   1250   1250  6484018  RISE       1
\GPS_UART:BUART:rx_state_3\/main_1  macrocell26   3707   4957  6491533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491554p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6482393  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_2   macrocell46   2996   4936  6491554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6491577p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q      macrocell37   1250   1250  6482680  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_1  macrocell39   3663   4913  6491577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/tc
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6491601p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  6491601  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_4  macrocell45   2839   4889  6491601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_6
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6491610p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q  macrocell39   1250   1250  6491610  RISE       1
\OUTPUT_UART:BUART:txn\/main_6   macrocell35   3630   4880  6491610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \OUTPUT_UART:BUART:txn\/main_5
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6491666p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  6491666  RISE       1
\OUTPUT_UART:BUART:txn\/main_5                      macrocell35     4634   4824  6491666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6481845  RISE       1
\GPS_UART:BUART:rx_state_0\/main_5      macrocell24   3518   4768  6491722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6481845  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_5    macrocell25   3518   4768  6491722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6481845  RISE       1
\GPS_UART:BUART:rx_state_3\/main_5      macrocell26   3518   4768  6491722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_1\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_8
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491725p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_1\/q      macrocell48   1250   1250  6486113  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_8  macrocell41   3515   4765  6491725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_1\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491725p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_1\/q       macrocell48   1250   1250  6486113  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_5  macrocell51   3515   4765  6491725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491758p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell27   1250   1250  6484243  RISE       1
\GPS_UART:BUART:rx_state_0\/main_4  macrocell24   3482   4732  6491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491758p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q         macrocell27   1250   1250  6484243  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_4  macrocell25   3482   4732  6491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491758p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell27   1250   1250  6484243  RISE       1
\GPS_UART:BUART:rx_state_3\/main_4  macrocell26   3482   4732  6491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491762p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  6489260  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_2   macrocell41   3478   4728  6491762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491762p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  6489260  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_2  macrocell51   3478   4728  6491762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:txn\/main_1
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6491773p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q  macrocell19   1250   1250  6481859  RISE       1
\GPS_UART:BUART:txn\/main_1    macrocell18   3467   4717  6491773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6491842p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q      macrocell20   1250   1250  6482905  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_1  macrocell22   3398   4648  6491842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6491856p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  6482905  RISE       1
\GPS_UART:BUART:tx_state_1\/main_1  macrocell19   3384   4634  6491856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6491856p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  6482905  RISE       1
\GPS_UART:BUART:tx_state_0\/main_1  macrocell20   3384   4634  6491856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6491856p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  6482905  RISE       1
\GPS_UART:BUART:tx_state_2\/main_1  macrocell21   3384   4634  6491856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491909p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q       macrocell44   1250   1250  6485529  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_4  macrocell41   3331   4581  6491909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491909p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q        macrocell44   1250   1250  6485529  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_4  macrocell51   3331   4581  6491909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6491929p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q                macrocell44   1250   1250  6485529  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_3  macrocell45   3311   4561  6491929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491929p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q               macrocell44   1250   1250  6485529  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_3  macrocell47   3311   4561  6491929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_0\/main_10
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491929  RISE       1
\GPS_UART:BUART:rx_state_0\/main_10        macrocell24   2621   4561  6491929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491929  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_7       macrocell25   2621   4561  6491929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_3\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491929  RISE       1
\GPS_UART:BUART:rx_state_3\/main_7         macrocell26   2621   4561  6491929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell24   1250   1250  6484018  RISE       1
\GPS_UART:BUART:rx_state_2\/main_1  macrocell27   3310   4560  6491930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6491930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q                macrocell24   1250   1250  6484018  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_1  macrocell28   3310   4560  6491930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q               macrocell24   1250   1250  6484018  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_1  macrocell30   3310   4560  6491930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491930p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q       macrocell43   1250   1250  6485556  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_3  macrocell41   3310   4560  6491930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491930p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q        macrocell43   1250   1250  6485556  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_3  macrocell51   3310   4560  6491930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_0\/main_9
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491931  RISE       1
\GPS_UART:BUART:rx_state_0\/main_9         macrocell24   2619   4559  6491931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491931  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_6       macrocell25   2619   4559  6491931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_3\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491931  RISE       1
\GPS_UART:BUART:rx_state_3\/main_6         macrocell26   2619   4559  6491931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_2\/main_9
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491939p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491929  RISE       1
\GPS_UART:BUART:rx_state_2\/main_9         macrocell27   2611   4551  6491939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_2\/main_8
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491931  RISE       1
\GPS_UART:BUART:rx_state_2\/main_8         macrocell27   2610   4550  6491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6491951p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q                macrocell43   1250   1250  6485556  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_2  macrocell45   3289   4539  6491951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491951p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q               macrocell43   1250   1250  6485556  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_2  macrocell47   3289   4539  6491951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491256  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_6       macrocell42   2562   4502  6491988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491256  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_6         macrocell43   2562   4502  6491988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491256  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_6         macrocell44   2562   4502  6491988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6483969  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_3   macrocell46   2544   4484  6492006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491260  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_5       macrocell42   2542   4482  6492008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491260  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_5         macrocell43   2542   4482  6492008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491260  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_5         macrocell44   2542   4482  6492008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492012p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6483989  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_0   macrocell46   2538   4478  6492012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492014p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6483994  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_1   macrocell46   2536   4476  6492014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_7
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492030p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell32   1250   1250  6485772  RISE       1
\GPS_UART:BUART:rx_status_3\/main_7  macrocell33   3210   4460  6492030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell27   1250   1250  6484243  RISE       1
\GPS_UART:BUART:rx_state_2\/main_4  macrocell27   3200   4450  6492040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q                macrocell27   1250   1250  6484243  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_3  macrocell28   3200   4450  6492040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q               macrocell27   1250   1250  6484243  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_3  macrocell30   3200   4450  6492040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/tc
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492104p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  6492104  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_4  macrocell28   2336   4386  6492104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:txn\/main_2
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6492133p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q  macrocell20   1250   1250  6482905  RISE       1
\GPS_UART:BUART:txn\/main_2    macrocell18   3107   4357  6492133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6492143p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6483206  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_2                macrocell22     4157   4347  6492143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492150p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q       macrocell41   1250   1250  6483940  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_1  macrocell41   3090   4340  6492150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492150p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q        macrocell41   1250   1250  6483940  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_1  macrocell51   3090   4340  6492150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6492153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q      macrocell21   1250   1250  6483216  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_3  macrocell22   3087   4337  6492153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:txn\/main_4
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6492155p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q  macrocell21   1250   1250  6483216  RISE       1
\GPS_UART:BUART:txn\/main_4    macrocell18   3085   4335  6492155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492164p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483821  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_0    macrocell41   3076   4326  6492164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492164p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483821  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_0   macrocell51   3076   4326  6492164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492166p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q         macrocell40   1250   1250  6483821  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_0  macrocell45   3074   4324  6492166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492166p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q        macrocell40   1250   1250  6483821  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_0  macrocell47   3074   4324  6492166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492285p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q                macrocell41   1250   1250  6483940  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_1  macrocell45   2955   4205  6492285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492285p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q               macrocell41   1250   1250  6483940  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_1  macrocell47   2955   4205  6492285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6492289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell21   1250   1250  6483216  RISE       1
\GPS_UART:BUART:tx_state_1\/main_3  macrocell19   2951   4201  6492289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6492289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell21   1250   1250  6483216  RISE       1
\GPS_UART:BUART:tx_state_0\/main_4  macrocell20   2951   4201  6492289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6492289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell21   1250   1250  6483216  RISE       1
\GPS_UART:BUART:tx_state_2\/main_3  macrocell21   2951   4201  6492289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_2
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  6487522  RISE       1
\GPS_UART:BUART:rx_status_3\/main_2  macrocell33   2923   4173  6492317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_5
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6492370p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q        macrocell39   1250   1250  6491610  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_5  macrocell36   2870   4120  6492370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_5
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6492370p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q        macrocell39   1250   1250  6491610  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_5  macrocell37   2870   4120  6492370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_5
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6492370p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q        macrocell39   1250   1250  6491610  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_5  macrocell38   2870   4120  6492370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_6
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6492428p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell49   1250   1250  6485911  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_6  macrocell49   2812   4062  6492428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492439p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q       macrocell45   1250   1250  6485752  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_5  macrocell45   2801   4051  6492439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:txn\/main_6
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6492443p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q  macrocell22   1250   1250  6492443  RISE       1
\GPS_UART:BUART:txn\/main_6   macrocell18   2797   4047  6492443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485752  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_7      macrocell41   2784   4034  6492456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6492469p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  6492443  RISE       1
\GPS_UART:BUART:tx_state_1\/main_5  macrocell19   2771   4021  6492469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6492469p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  6492443  RISE       1
\GPS_UART:BUART:tx_state_0\/main_5  macrocell20   2771   4021  6492469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6492469p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  6492443  RISE       1
\GPS_UART:BUART:tx_state_2\/main_5  macrocell21   2771   4021  6492469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_1\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6492612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6483206  RISE       1
\GPS_UART:BUART:tx_state_1\/main_2               macrocell19     3688   3878  6492612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_0\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6492612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6483206  RISE       1
\GPS_UART:BUART:tx_state_0\/main_2               macrocell20     3688   3878  6492612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_2\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6492612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6483206  RISE       1
\GPS_UART:BUART:tx_state_2\/main_2               macrocell21     3688   3878  6492612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_1\/q
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_4
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6492639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_1\/q       macrocell48   1250   1250  6486113  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_4  macrocell48   2601   3851  6492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492707p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q   macrocell46   1250   1250  6489260  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_2  macrocell42   2533   3783  6492707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492707p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  6489260  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_2   macrocell43   2533   3783  6492707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492707p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  6489260  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_2   macrocell44   2533   3783  6492707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6492876p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3614
-------------------------------------   ---- 
End-of-path arrival time (ps)           3614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6483979  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_2                macrocell39     3424   3614  6492876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:txn\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_0
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6492925p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:txn\/q       macrocell35   1250   1250  6492925  RISE       1
\OUTPUT_UART:BUART:txn\/main_0  macrocell35   2315   3565  6492925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:txn\/q
Path End       : \GPS_UART:BUART:txn\/main_0
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6492931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:txn\/q       macrocell18   1250   1250  6492931  RISE       1
\GPS_UART:BUART:txn\/main_0  macrocell18   2309   3559  6492931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell31   1250   1250  6484803  RISE       1
MODIN1_1/main_5  macrocell31   2295   3545  6492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6492946p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell32   1250   1250  6485772  RISE       1
MODIN1_0/main_6  macrocell32   2294   3544  6492946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q         macrocell44   1250   1250  6485529  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_4  macrocell42   2256   3506  6492984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q       macrocell44   1250   1250  6485529  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_4  macrocell43   2256   3506  6492984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q       macrocell44   1250   1250  6485529  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_4  macrocell44   2256   3506  6492984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6493002p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q       macrocell38   1250   1250  6482573  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_3  macrocell36   2238   3488  6493002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_4
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6493002p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q       macrocell38   1250   1250  6482573  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_4  macrocell37   2238   3488  6493002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6493002p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q       macrocell38   1250   1250  6482573  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_3  macrocell38   2238   3488  6493002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6493003p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q       macrocell37   1250   1250  6482680  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_1  macrocell36   2237   3487  6493003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6493003p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q       macrocell37   1250   1250  6482680  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_1  macrocell37   2237   3487  6493003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6493003p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q       macrocell37   1250   1250  6482680  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_1  macrocell38   2237   3487  6493003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6493005p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q       macrocell36   1250   1250  6482575  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_0  macrocell36   2235   3485  6493005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6493005p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q       macrocell36   1250   1250  6482575  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_0  macrocell37   2235   3485  6493005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6493005p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q       macrocell36   1250   1250  6482575  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_0  macrocell38   2235   3485  6493005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6493011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q         macrocell43   1250   1250  6485556  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_3  macrocell42   2229   3479  6493011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6493011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q       macrocell43   1250   1250  6485556  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_3  macrocell43   2229   3479  6493011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6493011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q       macrocell43   1250   1250  6485556  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_3  macrocell44   2229   3479  6493011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_9
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6493014p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_last\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_last\/q          macrocell52   1250   1250  6493014  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_9  macrocell44   2226   3476  6493014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:txn\/main_5
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6493236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           3254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6493236  RISE       1
\GPS_UART:BUART:txn\/main_5                      macrocell18     3064   3254  6493236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:tx_state_1\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6493249p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3241
-------------------------------------   ---- 
End-of-path arrival time (ps)           3241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6493236  RISE       1
\GPS_UART:BUART:tx_state_1\/main_4               macrocell19     3051   3241  6493249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:tx_state_2\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6493249p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3241
-------------------------------------   ---- 
End-of-path arrival time (ps)           3241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6493236  RISE       1
\GPS_UART:BUART:tx_state_2\/main_4               macrocell21     3051   3241  6493249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6493781p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2709
-------------------------------------   ---- 
End-of-path arrival time (ps)           2709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6483979  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_2               macrocell36     2519   2709  6493781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6493781p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2709
-------------------------------------   ---- 
End-of-path arrival time (ps)           2709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6483979  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_2               macrocell37     2519   2709  6493781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6493781p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2709
-------------------------------------   ---- 
End-of-path arrival time (ps)           2709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6483979  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_2               macrocell38     2519   2709  6493781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_4
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6494046p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2444
-------------------------------------   ---- 
End-of-path arrival time (ps)           2444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  6491666  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_4               macrocell36     2254   2444  6494046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_4
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6494046p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2444
-------------------------------------   ---- 
End-of-path arrival time (ps)           2444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  6491666  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_4               macrocell38     2254   2444  6494046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_status_3\/q
Path End       : \GPS_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \GPS_UART:BUART:sRX:RxSts\/clock
Path slack     : 6495323p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_status_3\/q       macrocell33    1250   1250  6495323  RISE       1
\GPS_UART:BUART:sRX:RxSts\/status_3  statusicell2   2927   4177  6495323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_status_3\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxSts\/clock
Path slack     : 6495934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_status_3\/q       macrocell51    1250   1250  6495934  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/status_3  statusicell4   2316   3566  6495934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

