Protel Design System Design Rule Check
PCB File : F:\faded away\done BISS0001\PCB_Project\PCB2.PcbDoc
Date     : 2019/5/1 ÐÇÆÚÈý
Time     : 23:20:35

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=40mil) (Preferred=40mil) (InNetClass('power'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.935mil < 10mil) Between Pad C1-2(340mil,801.26mil) on Multi-Layer And Pad R11-2(355mil,738.858mil) on Multi-Layer [Top Solder] Mask Sliver [8.935mil] / [Bottom Solder] Mask Sliver [8.935mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.696mil < 10mil) Between Via (685mil,610mil) from Top Layer to Bottom Layer And Pad P2-1(630mil,565mil) on Multi-Layer [Top Solder] Mask Sliver [2.696mil] / [Bottom Solder] Mask Sliver [2.696mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.379mil < 10mil) Between Pad C2-2(610.315mil,840mil) on Top Layer And Pad U2-2(655mil,935mil) on Top Layer [Top Solder] Mask Sliver [4.38mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.805mil < 10mil) Between Pad C3-2(709.685mil,840mil) on Top Layer And Pad U2-2(655mil,935mil) on Top Layer [Top Solder] Mask Sliver [9.805mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.231mil < 10mil) Between Via (685mil,610mil) from Top Layer to Bottom Layer And Pad R2-2(732.5mil,586.654mil) on Top Layer [Top Solder] Mask Sliver [5.231mil]
Rule Violations :5

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1106.968mil,604.606mil) on Top Overlay And Pad C5-2(1088.071mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1106.968mil,505.394mil) on Top Overlay And Pad C5-2(1088.071mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (728.032mil,456.496mil) on Top Overlay And Pad C6-2(746.339mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (728.032mil,393.504mil) on Top Overlay And Pad C6-2(746.339mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (799.646mil,601.338mil) on Top Overlay And Pad C7-2(815mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (830.354mil,601.339mil) on Top Overlay And Pad C7-2(815mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (842.021mil,230.315mil) on Top Overlay And Pad C8-2(826.667mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (811.312mil,230.315mil) on Top Overlay And Pad C8-2(826.667mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (115.315mil,492.312mil) on Top Overlay And Pad C9-2(129.685mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (115.315mil,523.021mil) on Top Overlay And Pad C9-2(129.685mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (115.315mil,408.646mil) on Top Overlay And Pad C10-2(129.685mil,424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (115.315mil,439.354mil) on Top Overlay And Pad C10-2(129.685mil,424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (904.646mil,119.685mil) on Top Overlay And Pad C11-2(920mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (935.354mil,119.685mil) on Top Overlay And Pad C11-2(920mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (879.646mil,601.338mil) on Top Overlay And Pad R1-2(895mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (910.354mil,601.339mil) on Top Overlay And Pad R1-2(895mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (717.146mil,601.024mil) on Top Overlay And Pad R2-2(732.5mil,586.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (747.854mil,601.024mil) on Top Overlay And Pad R2-2(732.5mil,586.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (763.688mil,230.315mil) on Top Overlay And Pad R3-2(748.333mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (732.979mil,230.315mil) on Top Overlay And Pad R3-2(748.333mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (964.646mil,319.685mil) on Top Overlay And Pad R4-2(980mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (995.354mil,319.685mil) on Top Overlay And Pad R4-2(980mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (204.685mil,690.354mil) on Top Overlay And Pad R5-2(190.315mil,675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (204.685mil,659.646mil) on Top Overlay And Pad R5-2(190.315mil,675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (204.685mil,606.688mil) on Top Overlay And Pad R6-2(190.315mil,591.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (204.685mil,575.979mil) on Top Overlay And Pad R6-2(190.315mil,591.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (204.685mil,240.354mil) on Top Overlay And Pad R7-2(190.315mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (204.685mil,209.646mil) on Top Overlay And Pad R7-2(190.315mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (920.354mil,230.315mil) on Top Overlay And Pad R8-2(905mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (889.646mil,230.315mil) on Top Overlay And Pad R8-2(905mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (989.646mil,119.685mil) on Top Overlay And Pad R9-2(1005mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1020.354mil,119.685mil) on Top Overlay And Pad R9-2(1005mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (115.315mil,134.646mil) on Top Overlay And Pad R10-2(129.685mil,150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (115.315mil,165.354mil) on Top Overlay And Pad R10-2(129.685mil,150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (910.315mil,159.646mil) on Top Overlay And Pad R13-2(924.685mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (910.315mil,190.354mil) on Top Overlay And Pad R13-2(924.685mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (340mil,880mil) on Top Overlay And Pad R11-2(355mil,738.858mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (624.685mil,855.354mil) on Top Overlay And Pad C2-2(610.315mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (624.685mil,855.354mil) on Top Overlay And Pad U2-2(655mil,935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Arc (624.685mil,824.646mil) on Top Overlay And Pad P2-3(630mil,765mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (624.685mil,824.646mil) on Top Overlay And Pad C2-2(610.315mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (695.315mil,824.646mil) on Top Overlay And Pad C3-2(709.685mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (695.315mil,855.354mil) on Top Overlay And Pad C3-2(709.685mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.256mil < 10mil) Between Arc (695.315mil,855.354mil) on Top Overlay And Pad U2-2(655mil,935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.255mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.222mil < 10mil) Between Arc (326.26mil,720.354mil) on Bottom Overlay And Pad C1-2(340mil,801.26mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.065mil < 10mil) Between Arc (630mil,665mil) on Bottom Overlay And Pad Free-4(835mil,730mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (568.268mil,13.347mil)(854.685mil,13.347mil) on Top Overlay And Pad R12-3(808.425mil,51.732mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Track (568.268mil,13.347mil)(568.268mil,201.339mil) on Top Overlay And Pad R12-1(611.575mil,51.732mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (568.268mil,13.347mil)(854.685mil,13.347mil) on Top Overlay And Pad R12-1(611.575mil,51.732mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.86mil < 10mil) Between Track (568.268mil,201.339mil)(854.685mil,201.339mil) on Top Overlay And Pad R12-2(710mil,160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5" (101mil,735mil) on Top Overlay And Pad P3-3(75mil,770mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.895mil < 10mil) Between Track (318.583mil,573.504mil)(391.417mil,573.504mil) on Bottom Overlay And Pad R11-1(355mil,605mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [5.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.273mil < 10mil) Between Track (225.827mil,771.732mil)(454.173mil,771.732mil) on Top Overlay And Pad R11-2(355mil,738.858mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.895mil < 10mil) Between Track (326.26mil,770.354mil)(394.37mil,770.354mil) on Bottom Overlay And Pad R11-2(355mil,738.858mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [5.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.926mil < 10mil) Between Track (225.827mil,771.732mil)(454.173mil,771.732mil) on Top Overlay And Pad C1-2(340mil,801.26mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.304mil < 10mil) Between Track (326.26mil,770.354mil)(394.37mil,770.354mil) on Bottom Overlay And Pad C1-2(340mil,801.26mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [5.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.926mil < 10mil) Between Track (860.827mil,988.268mil)(1089.173mil,988.268mil) on Top Overlay And Pad C4-2(975mil,958.74mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R2" (702mil,646mil) on Top Overlay And Pad P2-2(730mil,665mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.771mil < 10mil) Between Track (595.748mil,808.898mil)(624.685mil,808.898mil) on Top Overlay And Pad P2-3(630mil,765mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.505mil < 10mil) Between Track (595.748mil,871.102mil)(624.685mil,871.102mil) on Top Overlay And Pad U2-2(655mil,935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Track (640.433mil,824.646mil)(640.433mil,855.354mil) on Top Overlay And Pad U2-2(655mil,935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.667mil < 10mil) Between Track (695.315mil,871.102mil)(724.252mil,871.102mil) on Top Overlay And Pad U2-2(655mil,935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.667mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.165mil < 10mil) Between Track (699.291mil,888.268mil)(739.646mil,888.268mil) on Top Overlay And Pad U2-2(655mil,935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C3" (681mil,900mil) on Top Overlay And Pad U2-2(655mil,935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.797mil < 10mil) Between Track (739.646mil,888.268mil)(739.646mil,1011.299mil) on Top Overlay And Pad U2-1(714.095mil,1033.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (937.283mil,489.646mil)(937.283mil,620.354mil) on Top Overlay And Pad C5-1(971.929mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (937.283mil,489.646mil)(994.567mil,489.646mil) on Top Overlay And Pad C5-1(971.929mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (937.283mil,620.354mil)(994.567mil,620.354mil) on Top Overlay And Pad C5-1(971.929mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1065.433mil,489.646mil)(1106.968mil,489.646mil) on Top Overlay And Pad C5-2(1088.071mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1065.433mil,620.354mil)(1106.968mil,620.354mil) on Top Overlay And Pad C5-2(1088.071mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1122.716mil,505.394mil)(1122.716mil,604.606mil) on Top Overlay And Pad C5-2(1088.071mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (712.284mil,393.504mil)(712.284mil,456.496mil) on Top Overlay And Pad C6-2(746.339mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (728.032mil,377.756mil)(765.63mil,377.756mil) on Top Overlay And Pad C6-2(746.339mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (728.032mil,472.244mil)(765.63mil,472.244mil) on Top Overlay And Pad C6-2(746.339mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (718mil,364mil) on Top Overlay And Pad C6-2(746.339mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (897.717mil,377.756mil)(897.717mil,472.244mil) on Top Overlay And Pad C6-1(863.661mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (844.37mil,377.756mil)(897.717mil,377.756mil) on Top Overlay And Pad C6-1(863.661mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (844.37mil,472.244mil)(897.717mil,472.244mil) on Top Overlay And Pad C6-1(863.661mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R8" (875mil,364mil) on Top Overlay And Pad C6-1(863.661mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.6mil < 10mil) Between Text "C8" (797mil,364mil) on Top Overlay And Pad C6-1(863.661mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (783.898mil,572.402mil)(783.898mil,601.339mil) on Top Overlay And Pad C7-2(815mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (846.102mil,572.402mil)(846.102mil,601.339mil) on Top Overlay And Pad C7-2(815mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (799.646mil,617.087mil)(830.354mil,617.087mil) on Top Overlay And Pad C7-2(815mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (783.898mil,496.221mil)(783.898mil,540.905mil) on Top Overlay And Pad C7-1(815mil,526.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (846.102mil,496.221mil)(846.102mil,540.905mil) on Top Overlay And Pad C7-1(815mil,526.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (783.898mil,496.221mil)(846.102mil,496.221mil) on Top Overlay And Pad C7-1(815mil,526.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (795.564mil,230.315mil)(795.564mil,259.252mil) on Top Overlay And Pad C8-2(826.667mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (811.312mil,214.567mil)(842.021mil,214.567mil) on Top Overlay And Pad C8-2(826.667mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (857.769mil,230.315mil)(857.769mil,259.252mil) on Top Overlay And Pad C8-2(826.667mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (795.564mil,290.748mil)(795.564mil,335.433mil) on Top Overlay And Pad C8-1(826.667mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (857.769mil,290.748mil)(857.769mil,335.433mil) on Top Overlay And Pad C8-1(826.667mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (795.564mil,335.433mil)(857.769mil,335.433mil) on Top Overlay And Pad C8-1(826.667mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,492.312mil)(99.567mil,523.021mil) on Top Overlay And Pad C9-2(129.685mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (115.315mil,476.564mil)(144.252mil,476.564mil) on Top Overlay And Pad C9-2(129.685mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (115.315mil,538.769mil)(144.252mil,538.769mil) on Top Overlay And Pad C9-2(129.685mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C10" (101mil,484mil) on Top Overlay And Pad C9-2(129.685mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,476.564mil)(220.433mil,476.564mil) on Top Overlay And Pad C9-1(190.315mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.433mil,476.564mil)(220.433mil,538.769mil) on Top Overlay And Pad C9-1(190.315mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,538.769mil)(220.433mil,538.769mil) on Top Overlay And Pad C9-1(190.315mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Text "C10" (101mil,484mil) on Top Overlay And Pad C9-1(190.315mil,507.666mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,408.646mil)(99.567mil,439.354mil) on Top Overlay And Pad C10-2(129.685mil,424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (115.315mil,392.897mil)(144.252mil,392.897mil) on Top Overlay And Pad C10-2(129.685mil,424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (115.315mil,455.102mil)(144.252mil,455.102mil) on Top Overlay And Pad C10-2(129.685mil,424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,392.897mil)(220.433mil,392.897mil) on Top Overlay And Pad C10-1(190.315mil,424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.433mil,392.897mil)(220.433mil,455.102mil) on Top Overlay And Pad C10-1(190.315mil,424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,455.102mil)(220.433mil,455.102mil) on Top Overlay And Pad C10-1(190.315mil,424mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (904.646mil,135.433mil)(935.354mil,135.433mil) on Top Overlay And Pad C11-2(920mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (888.898mil,90.748mil)(888.898mil,119.685mil) on Top Overlay And Pad C11-2(920mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (951.102mil,90.748mil)(951.102mil,119.685mil) on Top Overlay And Pad C11-2(920mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (888.898mil,14.567mil)(888.898mil,59.252mil) on Top Overlay And Pad C11-1(920mil,44.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (888.898mil,14.567mil)(951.102mil,14.567mil) on Top Overlay And Pad C11-1(920mil,44.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (951.102mil,14.567mil)(951.102mil,59.252mil) on Top Overlay And Pad C11-1(920mil,44.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (863.898mil,572.402mil)(863.898mil,601.339mil) on Top Overlay And Pad R1-2(895mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (926.102mil,572.402mil)(926.102mil,601.339mil) on Top Overlay And Pad R1-2(895mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (879.646mil,617.087mil)(910.354mil,617.087mil) on Top Overlay And Pad R1-2(895mil,586.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (863.898mil,496.221mil)(863.898mil,540.905mil) on Top Overlay And Pad R1-1(895mil,526.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (926.102mil,496.221mil)(926.102mil,540.905mil) on Top Overlay And Pad R1-1(895mil,526.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (863.898mil,496.221mil)(926.102mil,496.221mil) on Top Overlay And Pad R1-1(895mil,526.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (701.398mil,572.087mil)(701.398mil,601.024mil) on Top Overlay And Pad R2-2(732.5mil,586.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (763.602mil,572.087mil)(763.602mil,601.024mil) on Top Overlay And Pad R2-2(732.5mil,586.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (717.146mil,616.772mil)(747.854mil,616.772mil) on Top Overlay And Pad R2-2(732.5mil,586.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (701.398mil,495.906mil)(701.398mil,540.591mil) on Top Overlay And Pad R2-1(732.5mil,526.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (763.602mil,495.906mil)(763.602mil,540.591mil) on Top Overlay And Pad R2-1(732.5mil,526.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (701.398mil,495.906mil)(763.602mil,495.906mil) on Top Overlay And Pad R2-1(732.5mil,526.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C6" (713mil,501mil) on Top Overlay And Pad R2-1(732.5mil,526.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (732.979mil,214.567mil)(763.688mil,214.567mil) on Top Overlay And Pad R3-2(748.333mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (779.436mil,230.315mil)(779.436mil,259.252mil) on Top Overlay And Pad R3-2(748.333mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (717.231mil,230.315mil)(717.231mil,259.252mil) on Top Overlay And Pad R3-2(748.333mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (779.436mil,290.748mil)(779.436mil,335.433mil) on Top Overlay And Pad R3-1(748.333mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (717.231mil,335.433mil)(779.436mil,335.433mil) on Top Overlay And Pad R3-1(748.333mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (717.231mil,290.748mil)(717.231mil,335.433mil) on Top Overlay And Pad R3-1(748.333mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (964.646mil,335.433mil)(995.354mil,335.433mil) on Top Overlay And Pad R4-2(980mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (948.898mil,290.748mil)(948.898mil,319.685mil) on Top Overlay And Pad R4-2(980mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1011.102mil,290.748mil)(1011.102mil,319.685mil) on Top Overlay And Pad R4-2(980mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (948.898mil,214.567mil)(948.898mil,259.252mil) on Top Overlay And Pad R4-1(980mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1011.102mil,214.567mil)(1011.102mil,259.252mil) on Top Overlay And Pad R4-1(980mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (948.898mil,214.567mil)(1011.102mil,214.567mil) on Top Overlay And Pad R4-1(980mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R13" (896mil,235mil) on Top Overlay And Pad R4-1(980mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.433mil,659.646mil)(220.433mil,690.354mil) on Top Overlay And Pad R5-2(190.315mil,675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,643.898mil)(204.685mil,643.898mil) on Top Overlay And Pad R5-2(190.315mil,675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,706.102mil)(204.685mil,706.102mil) on Top Overlay And Pad R5-2(190.315mil,675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,643.898mil)(144.252mil,643.898mil) on Top Overlay And Pad R5-1(129.685mil,675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R6" (101mil,651.333mil) on Top Overlay And Pad R5-1(129.685mil,675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,706.102mil)(144.252mil,706.102mil) on Top Overlay And Pad R5-1(129.685mil,675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,643.898mil)(99.567mil,706.102mil) on Top Overlay And Pad R5-1(129.685mil,675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.433mil,575.979mil)(220.433mil,606.688mil) on Top Overlay And Pad R6-2(190.315mil,591.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,560.231mil)(204.685mil,560.231mil) on Top Overlay And Pad R6-2(190.315mil,591.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,622.436mil)(204.685mil,622.436mil) on Top Overlay And Pad R6-2(190.315mil,591.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,560.231mil)(144.252mil,560.231mil) on Top Overlay And Pad R6-1(129.685mil,591.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C9" (101mil,568mil) on Top Overlay And Pad R6-1(129.685mil,591.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,622.436mil)(144.252mil,622.436mil) on Top Overlay And Pad R6-1(129.685mil,591.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,560.231mil)(99.567mil,622.436mil) on Top Overlay And Pad R6-1(129.685mil,591.333mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,193.898mil)(204.685mil,193.898mil) on Top Overlay And Pad R7-2(190.315mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,256.102mil)(204.685mil,256.102mil) on Top Overlay And Pad R7-2(190.315mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.433mil,209.646mil)(220.433mil,240.354mil) on Top Overlay And Pad R7-2(190.315mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Text "R10" (101mil,210mil) on Top Overlay And Pad R7-2(190.315mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,193.898mil)(144.252mil,193.898mil) on Top Overlay And Pad R7-1(129.685mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,256.102mil)(144.252mil,256.102mil) on Top Overlay And Pad R7-1(129.685mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,193.898mil)(99.567mil,256.102mil) on Top Overlay And Pad R7-1(129.685mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R10" (101mil,210mil) on Top Overlay And Pad R7-1(129.685mil,225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (873.898mil,230.315mil)(873.898mil,259.252mil) on Top Overlay And Pad R8-2(905mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (889.646mil,214.567mil)(920.354mil,214.567mil) on Top Overlay And Pad R8-2(905mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (936.102mil,230.315mil)(936.102mil,259.252mil) on Top Overlay And Pad R8-2(905mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R13" (896mil,235mil) on Top Overlay And Pad R8-2(905mil,244.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (873.898mil,290.748mil)(873.898mil,335.433mil) on Top Overlay And Pad R8-1(905mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (936.102mil,290.748mil)(936.102mil,335.433mil) on Top Overlay And Pad R8-1(905mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (873.898mil,335.433mil)(936.102mil,335.433mil) on Top Overlay And Pad R8-1(905mil,305.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (989.646mil,135.433mil)(1020.354mil,135.433mil) on Top Overlay And Pad R9-2(1005mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (973.898mil,90.748mil)(973.898mil,119.685mil) on Top Overlay And Pad R9-2(1005mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1036.102mil,90.748mil)(1036.102mil,119.685mil) on Top Overlay And Pad R9-2(1005mil,105.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (973.898mil,14.567mil)(973.898mil,59.252mil) on Top Overlay And Pad R9-1(1005mil,44.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (973.898mil,14.567mil)(1036.102mil,14.567mil) on Top Overlay And Pad R9-1(1005mil,44.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1036.102mil,14.567mil)(1036.102mil,59.252mil) on Top Overlay And Pad R9-1(1005mil,44.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (115.315mil,118.898mil)(144.252mil,118.898mil) on Top Overlay And Pad R10-2(129.685mil,150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (115.315mil,181.102mil)(144.252mil,181.102mil) on Top Overlay And Pad R10-2(129.685mil,150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (99.567mil,134.646mil)(99.567mil,165.354mil) on Top Overlay And Pad R10-2(129.685mil,150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,118.898mil)(220.433mil,118.898mil) on Top Overlay And Pad R10-1(190.315mil,150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (175.748mil,181.102mil)(220.433mil,181.102mil) on Top Overlay And Pad R10-1(190.315mil,150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (220.433mil,118.898mil)(220.433mil,181.102mil) on Top Overlay And Pad R10-1(190.315mil,150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (894.567mil,159.646mil)(894.567mil,190.354mil) on Top Overlay And Pad R13-2(924.685mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (910.315mil,206.102mil)(939.252mil,206.102mil) on Top Overlay And Pad R13-2(924.685mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C11" (890mil,164mil) on Top Overlay And Pad R13-2(924.685mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (910.315mil,143.898mil)(939.252mil,143.898mil) on Top Overlay And Pad R13-2(924.685mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (970.748mil,206.102mil)(1015.433mil,206.102mil) on Top Overlay And Pad R13-1(985.315mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R9" (974.5mil,164.5mil) on Top Overlay And Pad R13-1(985.315mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (970.748mil,143.898mil)(1015.433mil,143.898mil) on Top Overlay And Pad R13-1(985.315mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1015.433mil,143.898mil)(1015.433mil,206.102mil) on Top Overlay And Pad R13-1(985.315mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.853mil < 10mil) Between Track (334.134mil,151.89mil)(334.134mil,545.591mil) on Top Overlay And Pad U1-2(297.716mil,470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.853mil < 10mil) Between Track (334.134mil,151.89mil)(334.134mil,545.591mil) on Top Overlay And Pad U1-3(297.716mil,420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.853mil < 10mil) Between Track (334.134mil,151.89mil)(334.134mil,545.591mil) on Top Overlay And Pad U1-4(297.716mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.853mil < 10mil) Between Track (334.134mil,151.89mil)(334.134mil,545.591mil) on Top Overlay And Pad U1-5(297.716mil,320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.853mil < 10mil) Between Track (334.134mil,151.89mil)(334.134mil,545.591mil) on Top Overlay And Pad U1-6(297.716mil,270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.853mil < 10mil) Between Track (334.134mil,151.89mil)(334.134mil,545.591mil) on Top Overlay And Pad U1-7(297.716mil,220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.853mil < 10mil) Between Track (334.134mil,151.89mil)(334.134mil,545.591mil) on Top Overlay And Pad U1-8(297.716mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.735mil < 10mil) Between Track (568.268mil,13.347mil)(568.268mil,201.339mil) on Top Overlay And Pad U1-9(530mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.735mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Track (491.614mil,151.89mil)(491.614mil,545.591mil) on Top Overlay And Pad U1-9(530mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Track (491.614mil,151.89mil)(491.614mil,545.591mil) on Top Overlay And Pad U1-10(530mil,220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Track (491.614mil,151.89mil)(491.614mil,545.591mil) on Top Overlay And Pad U1-11(530mil,270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Track (491.614mil,151.89mil)(491.614mil,545.591mil) on Top Overlay And Pad U1-12(530mil,320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Track (491.614mil,151.89mil)(491.614mil,545.591mil) on Top Overlay And Pad U1-13(530mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Track (491.614mil,151.89mil)(491.614mil,545.591mil) on Top Overlay And Pad U1-14(530mil,420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Track (491.614mil,151.89mil)(491.614mil,545.591mil) on Top Overlay And Pad U1-15(530mil,470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.822mil < 10mil) Between Track (491.614mil,151.89mil)(491.614mil,545.591mil) on Top Overlay And Pad U1-16(530mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.853mil < 10mil) Between Track (334.134mil,151.89mil)(334.134mil,545.591mil) on Top Overlay And Pad U1-1(297.716mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (595.748mil,808.898mil)(624.685mil,808.898mil) on Top Overlay And Pad C2-2(610.315mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (595.748mil,871.102mil)(624.685mil,871.102mil) on Top Overlay And Pad C2-2(610.315mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (640.433mil,824.646mil)(640.433mil,855.354mil) on Top Overlay And Pad C2-2(610.315mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (519.567mil,808.898mil)(519.567mil,871.102mil) on Top Overlay And Pad C2-1(549.685mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (519.567mil,808.898mil)(564.252mil,808.898mil) on Top Overlay And Pad C2-1(549.685mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (519.567mil,871.102mil)(564.252mil,871.102mil) on Top Overlay And Pad C2-1(549.685mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (679.567mil,824.646mil)(679.567mil,855.354mil) on Top Overlay And Pad C3-2(709.685mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (695.315mil,808.898mil)(724.252mil,808.898mil) on Top Overlay And Pad C3-2(709.685mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (695.315mil,871.102mil)(724.252mil,871.102mil) on Top Overlay And Pad C3-2(709.685mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (755.748mil,808.898mil)(800.433mil,808.898mil) on Top Overlay And Pad C3-1(770.315mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (755.748mil,871.102mil)(800.433mil,871.102mil) on Top Overlay And Pad C3-1(770.315mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (800.433mil,808.898mil)(800.433mil,871.102mil) on Top Overlay And Pad C3-1(770.315mil,840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :216

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (718mil,364mil) on Top Overlay And Arc (728.032mil,393.504mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (101mil,484mil) on Top Overlay And Arc (115.315mil,492.312mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.668mil < 10mil) Between Text "C10" (101mil,484mil) on Top Overlay And Arc (115.315mil,523.021mil) on Top Overlay Silk Text to Silk Clearance [8.668mil]
   Violation between Silk To Silk Clearance Constraint: (1.804mil < 10mil) Between Text "R13" (896mil,235mil) on Top Overlay And Arc (920.354mil,230.315mil) on Top Overlay Silk Text to Silk Clearance [1.804mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (890mil,164mil) on Top Overlay And Arc (910.315mil,159.646mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (890mil,164mil) on Top Overlay And Arc (910.315mil,190.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.264mil < 10mil) Between Text "C3" (681mil,900mil) on Top Overlay And Track (699.291mil,888.268mil)(739.646mil,888.268mil) on Top Overlay Silk Text to Silk Clearance [7.264mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (521mil,900mil) on Top Overlay And Track (565.433mil,889.252mil)(565.433mil,1016.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.633mil < 10mil) Between Text "C2" (521mil,900mil) on Top Overlay And Track (565.433mil,889.252mil)(602.835mil,889.252mil) on Top Overlay Silk Text to Silk Clearance [6.633mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (875mil,364mil) on Top Overlay And Track (897.717mil,377.756mil)(897.717mil,472.244mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.846mil < 10mil) Between Text "R3" (718mil,364mil) on Top Overlay And Track (712.284mil,393.504mil)(712.284mil,456.496mil) on Top Overlay Silk Text to Silk Clearance [0.846mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (875mil,364mil) on Top Overlay And Track (844.37mil,377.756mil)(897.717mil,377.756mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (797mil,364mil) on Top Overlay And Track (844.37mil,377.756mil)(897.717mil,377.756mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (718mil,364mil) on Top Overlay And Track (728.032mil,377.756mil)(765.63mil,377.756mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.999mil < 10mil) Between Text "C10" (101mil,484mil) on Top Overlay And Track (115.315mil,476.564mil)(144.252mil,476.564mil) on Top Overlay Silk Text to Silk Clearance [0.999mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (101mil,484mil) on Top Overlay And Track (99.567mil,492.312mil)(99.567mil,523.021mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.512mil < 10mil) Between Text "C6" (713mil,501mil) on Top Overlay And Track (763.602mil,495.906mil)(763.602mil,540.591mil) on Top Overlay Silk Text to Silk Clearance [2.512mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (713mil,501mil) on Top Overlay And Track (701.398mil,495.906mil)(763.602mil,495.906mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "C6" (713mil,501mil) on Top Overlay And Track (701.398mil,495.906mil)(701.398mil,540.591mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (896mil,235mil) on Top Overlay And Track (948.898mil,214.567mil)(948.898mil,259.252mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.999mil < 10mil) Between Text "R6" (101mil,651.333mil) on Top Overlay And Track (99.567mil,643.898mil)(144.252mil,643.898mil) on Top Overlay Silk Text to Silk Clearance [0.999mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (101mil,651.333mil) on Top Overlay And Track (99.567mil,643.898mil)(99.567mil,706.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.332mil < 10mil) Between Text "C9" (101mil,568mil) on Top Overlay And Track (99.567mil,560.231mil)(144.252mil,560.231mil) on Top Overlay Silk Text to Silk Clearance [1.332mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (101mil,568mil) on Top Overlay And Track (99.567mil,560.231mil)(99.567mil,622.436mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.665mil < 10mil) Between Text "R10" (101mil,210mil) on Top Overlay And Track (99.567mil,193.898mil)(144.252mil,193.898mil) on Top Overlay Silk Text to Silk Clearance [9.665mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (101mil,210mil) on Top Overlay And Track (99.567mil,193.898mil)(99.567mil,256.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (896mil,235mil) on Top Overlay And Track (936.102mil,230.315mil)(936.102mil,259.252mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (974.5mil,164.5mil) on Top Overlay And Track (1015.433mil,143.898mil)(1015.433mil,206.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (890mil,164mil) on Top Overlay And Track (894.567mil,159.646mil)(894.567mil,190.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (101mil,735mil) on Top Overlay And Track (125mil,720mil)(125mil,1020mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.563mil < 10mil) Between Text "R5" (101mil,735mil) on Top Overlay And Track (25mil,720mil)(125mil,720mil) on Top Overlay Silk Text to Silk Clearance [8.563mil]
Rule Violations :31

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 252
Time Elapsed        : 00:00:02