`ifndef PARAMETER_H_
`define PARAMETER_H_
//`define filename "C:/Verilog/bin/test.data"
`define simulation_time #100
`endif 