#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec 22 12:42:54 2021
# Process ID: 21924
# Current directory: C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11204 C:\Users\franc\OneDrive\Documentos\GitHub\TRABAJO-SED\contador_segmentos\contador_segmentos.xpr
# Log file: C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/vivado.log
# Journal file: C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/franc/vivado/trabajo/contador_segmentos' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.gen/sources_1', nor could it be found using path 'C:/Users/franc/vivado/trabajo/contador_segmentos/contador_segmentos.gen/sources_1'.
WARNING: [Project 1-312] File not found as 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/top_ contador/top_ contador.srcs/sources_1/new/bin2_segments.vhd'; using path 'C:/Users/franc/vivado/trabajo/top_ contador/top_ contador.srcs/sources_1/new/bin2_segments.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/top_ contador/top_ contador.srcs/sources_1/new/count.vhd'; using path 'C:/Users/franc/vivado/trabajo/top_ contador/top_ contador.srcs/sources_1/new/count.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/top_ contador/top_ contador.srcs/sources_1/new/num_to_min_and_seg.vhd'; using path 'C:/Users/franc/vivado/trabajo/top_ contador/top_ contador.srcs/sources_1/new/num_to_min_and_seg.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/top_ contador/top_ contador.srcs/sources_1/new/num_to_min_and_seg_tb.vhd'; using path 'C:/Users/franc/vivado/trabajo/top_ contador/top_ contador.srcs/sources_1/new/num_to_min_and_seg_tb.vhd' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1443.832 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i3_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i3_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj i3_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i3_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i3_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
"xelab -wto 4d9b5b0498114da6bfa755d3c944e684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot i3_top_tb_behav xil_defaultlib.i3_top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4d9b5b0498114da6bfa755d3c944e684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot i3_top_tb_behav xil_defaultlib.i3_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.count [count_default]
Compiling architecture behavioral of entity xil_defaultlib.num_to_min_and_seg [num_to_min_and_seg_default]
Compiling architecture dataflow of entity xil_defaultlib.bin2_segments [bin2_segments_default]
Compiling architecture behabioral of entity xil_defaultlib.i3_top [i3_top_default]
Compiling architecture behavioral of entity xil_defaultlib.i3_top_tb
Built simulation snapshot i3_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i3_top_tb_behav -key {Behavioral:sim_1:Functional:i3_top_tb} -tclbatch {i3_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source i3_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: [SUCCESS]: simulation finished.
Time: 0 ps  Iteration: 0  Process: /i3_top_tb/line__60  File: C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd
$finish called at time : 0 fs : File "C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd" Line 62
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1443.832 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i3_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.832 ; gain = 0.000
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i3_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i3_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj i3_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i3_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
"xelab -wto 4d9b5b0498114da6bfa755d3c944e684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot i3_top_tb_behav xil_defaultlib.i3_top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4d9b5b0498114da6bfa755d3c944e684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot i3_top_tb_behav xil_defaultlib.i3_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.count [count_default]
Compiling architecture behavioral of entity xil_defaultlib.num_to_min_and_seg [num_to_min_and_seg_default]
Compiling architecture dataflow of entity xil_defaultlib.bin2_segments [bin2_segments_default]
Compiling architecture behabioral of entity xil_defaultlib.i3_top [i3_top_default]
Compiling architecture behavioral of entity xil_defaultlib.i3_top_tb
Built simulation snapshot i3_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i3_top_tb_behav -key {Behavioral:sim_1:Functional:i3_top_tb} -tclbatch {i3_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source i3_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: [SUCCESS]: simulation finished.
Time: 0 ps  Iteration: 0  Process: /i3_top_tb/line__63  File: C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd
$finish called at time : 0 fs : File "C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd" Line 65
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.832 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i3_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1443.832 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i3_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i3_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj i3_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i3_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
"xelab -wto 4d9b5b0498114da6bfa755d3c944e684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot i3_top_tb_behav xil_defaultlib.i3_top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4d9b5b0498114da6bfa755d3c944e684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot i3_top_tb_behav xil_defaultlib.i3_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.count [count_default]
Compiling architecture behavioral of entity xil_defaultlib.num_to_min_and_seg [num_to_min_and_seg_default]
Compiling architecture dataflow of entity xil_defaultlib.bin2_segments [bin2_segments_default]
Compiling architecture behabioral of entity xil_defaultlib.i3_top [i3_top_default]
Compiling architecture behavioral of entity xil_defaultlib.i3_top_tb
Built simulation snapshot i3_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i3_top_tb_behav -key {Behavioral:sim_1:Functional:i3_top_tb} -tclbatch {i3_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source i3_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: [SUCCESS]: simulation finished.
Time: 0 ps  Iteration: 0  Process: /i3_top_tb/line__63  File: C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd
$finish called at time : 0 fs : File "C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i3_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.832 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i3_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i3_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj i3_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i3_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
"xelab -wto 4d9b5b0498114da6bfa755d3c944e684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot i3_top_tb_behav xil_defaultlib.i3_top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4d9b5b0498114da6bfa755d3c944e684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot i3_top_tb_behav xil_defaultlib.i3_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.count [count_default]
Compiling architecture behavioral of entity xil_defaultlib.num_to_min_and_seg [num_to_min_and_seg_default]
Compiling architecture dataflow of entity xil_defaultlib.bin2_segments [bin2_segments_default]
Compiling architecture behabioral of entity xil_defaultlib.i3_top [i3_top_default]
Compiling architecture behavioral of entity xil_defaultlib.i3_top_tb
Built simulation snapshot i3_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i3_top_tb_behav -key {Behavioral:sim_1:Functional:i3_top_tb} -tclbatch {i3_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source i3_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: [SUCCESS]: simulation finished.
Time: 0 ps  Iteration: 0  Process: /i3_top_tb/line__63  File: C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd
$finish called at time : 0 fs : File "C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.srcs/sources_1/new/i3_top_tb.vhd" Line 65
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.832 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i3_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1443.832 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 4
[Wed Dec 22 12:58:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.832 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1491.461 ; gain = 47.629
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.320 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
launch_runs impl_1 -jobs 4
[Wed Dec 22 13:00:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/franc/OneDrive/Documentos/GitHub/TRABAJO-SED/contador_segmentos/contador_segmentos.runs/impl_1/runme.log
