// Seed: 2286469986
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_6 = id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd59
) (
    id_1[1'b0 :-1/id_5],
    id_2,
    id_3[1'b0 : 1],
    id_4,
    _id_5
);
  inout wire _id_5;
  input wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
