----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 26.10.2015 21:16:41
-- Design Name: 
-- Module Name: exercicio1a - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity exercicio1a is
    Port ( 
        a_ini1      : in std_logic;
        b_ini2      : in std_logic;
        clk         : in std_logic;
        ctrl_init   : in std_logic;
        out_b       : out std_logic
        
    );
end exercicio1a;

architecture Behavioral of exercicio1a is

begin


end Behavioral;
