Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/griseous/Documents/csse232/milestone4/work/test_DataReg_isim_beh.exe -prj /home/griseous/Documents/csse232/milestone4/work/test_DataReg_beh.prj test_DataReg work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/griseous/Documents/csse232/milestone4/work/../DataReg16b.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/milestone4/work/../test_DataReg.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94624 KB
Fuse CPU Usage: 1000 ms
Compiling module DataReg16b
Compiling module test_DataReg
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/griseous/Documents/csse232/milestone4/work/test_DataReg_isim_beh.exe
Fuse Memory Usage: 1179100 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 220 ms
