#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-841-gcf44f05c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55e8156ea950 .scope module, "iq_testbench" "iq_testbench" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0x55e815747a70_0 .var "Address_in", 47 0;
v0x55e815747b50_0 .net "Address_out", 0 0, L_0x55e815749190;  1 drivers
v0x55e815747bf0_0 .var "Destination_in", 4 0;
v0x55e815747c90_0 .net "Destination_out", 0 0, L_0x55e815748f50;  1 drivers
v0x55e815747d30_0 .var "HasAddress_in", 0 0;
v0x55e815747dd0_0 .net "HasAddress_out", 0 0, v0x55e815746650_0;  1 drivers
v0x55e815747e70_0 .var "MajorOpcode_in", 3 0;
v0x55e815747f10_0 .net "MajorOpcode_out", 0 0, L_0x55e815748b20;  1 drivers
v0x55e815747fb0_0 .var "MinorOpcode_in", 3 0;
v0x55e815748080_0 .net "MinorOpcode_out", 0 0, L_0x55e815749050;  1 drivers
v0x55e815748120_0 .var "OffsetScale_in", 1 0;
v0x55e815748210_0 .net "OffsetScale_out", 0 0, L_0x55e815748e20;  1 drivers
v0x55e8157482b0_0 .var "OffsetSub_in", 0 0;
v0x55e815748380_0 .net "OffsetSub_out", 0 0, v0x55e815746d10_0;  1 drivers
v0x55e815748450_0 .var "Source1_in", 4 0;
v0x55e815748520_0 .net "Source1_out", 0 0, L_0x55e815748c20;  1 drivers
v0x55e8157485c0_0 .var "Source2_in", 4 0;
v0x55e815748690_0 .net "Source2_out", 0 0, L_0x55e815748d20;  1 drivers
o0x7f328abcca08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e815748730_0 .net "clk", 0 0, o0x7f328abcca08;  0 drivers
v0x55e8157487f0_0 .var "r_CLOCK", 0 0;
v0x55e8157488c0_0 .var "stall_in", 0 0;
v0x55e815748990_0 .net "stall_out", 0 0, v0x55e815747630_0;  1 drivers
v0x55e815748a60_0 .var/i "test_num", 31 0;
L_0x55e815748b20 .part v0x55e8157467f0_0, 0, 1;
L_0x55e815748c20 .part v0x55e815746eb0_0, 0, 1;
L_0x55e815748d20 .part v0x55e815747070_0, 0, 1;
L_0x55e815748e20 .part v0x55e815746b70_0, 0, 1;
L_0x55e815748f50 .part v0x55e815746460_0, 0, 1;
L_0x55e815749050 .part v0x55e8157469b0_0, 0, 1;
L_0x55e815749190 .part v0x55e8157462c0_0, 0, 1;
S_0x55e815728fc0 .scope module, "q" "instruction_queue" 2 36, 3 16 0, S_0x55e8156ea950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "MajorOpcode_in";
    .port_info 2 /INPUT 5 "Source1_in";
    .port_info 3 /INPUT 5 "Source2_in";
    .port_info 4 /INPUT 2 "OffsetScale_in";
    .port_info 5 /INPUT 5 "Destination_in";
    .port_info 6 /INPUT 4 "MinorOpcode_in";
    .port_info 7 /INPUT 1 "HasAddress_in";
    .port_info 8 /INPUT 48 "Address_in";
    .port_info 9 /INPUT 1 "OffsetSub_in";
    .port_info 10 /INPUT 1 "stall_in";
    .port_info 11 /OUTPUT 4 "MajorOpcode_out";
    .port_info 12 /OUTPUT 5 "Source1_out";
    .port_info 13 /OUTPUT 5 "Source2_out";
    .port_info 14 /OUTPUT 2 "OffsetScale_out";
    .port_info 15 /OUTPUT 5 "Destination_out";
    .port_info 16 /OUTPUT 4 "MinorOpcode_out";
    .port_info 17 /OUTPUT 1 "HasAddress_out";
    .port_info 18 /OUTPUT 48 "Address_out";
    .port_info 19 /OUTPUT 1 "OffsetSub_out";
    .port_info 20 /OUTPUT 1 "stall_out";
v0x55e815717c90_0 .net "Address_in", 47 0, v0x55e815747a70_0;  1 drivers
v0x55e8157462c0_0 .var "Address_out", 47 0;
v0x55e8157463a0_0 .net "Destination_in", 4 0, v0x55e815747bf0_0;  1 drivers
v0x55e815746460_0 .var "Destination_out", 4 0;
v0x55e815746540_0 .net "HasAddress_in", 0 0, v0x55e815747d30_0;  1 drivers
v0x55e815746650_0 .var "HasAddress_out", 0 0;
v0x55e815746710_0 .net "MajorOpcode_in", 3 0, v0x55e815747e70_0;  1 drivers
v0x55e8157467f0_0 .var "MajorOpcode_out", 3 0;
v0x55e8157468d0_0 .net "MinorOpcode_in", 3 0, v0x55e815747fb0_0;  1 drivers
v0x55e8157469b0_0 .var "MinorOpcode_out", 3 0;
v0x55e815746a90_0 .net "OffsetScale_in", 1 0, v0x55e815748120_0;  1 drivers
v0x55e815746b70_0 .var "OffsetScale_out", 1 0;
v0x55e815746c50_0 .net "OffsetSub_in", 0 0, v0x55e8157482b0_0;  1 drivers
v0x55e815746d10_0 .var "OffsetSub_out", 0 0;
v0x55e815746dd0_0 .net "Source1_in", 4 0, v0x55e815748450_0;  1 drivers
v0x55e815746eb0_0 .var "Source1_out", 4 0;
v0x55e815746f90_0 .net "Source2_in", 4 0, v0x55e8157485c0_0;  1 drivers
v0x55e815747070_0 .var "Source2_out", 4 0;
v0x55e815747150_0 .net "clk", 0 0, v0x55e8157487f0_0;  1 drivers
v0x55e815747210_0 .var/i "counter", 31 0;
v0x55e8157472f0_0 .var/i "end_idx", 31 0;
v0x55e8157473d0_0 .var "instruction", 75 0;
v0x55e8157474b0 .array "queue", 0 7, 75 0;
v0x55e815747570_0 .net "stall_in", 0 0, v0x55e8157488c0_0;  1 drivers
v0x55e815747630_0 .var "stall_out", 0 0;
v0x55e8157476f0_0 .var/i "start_idx", 31 0;
E_0x55e815725440 .event posedge, v0x55e815747150_0;
    .scope S_0x55e815728fc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e8157476f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e8157472f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e815747210_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55e815728fc0;
T_1 ;
    %wait E_0x55e815725440;
    %load/vec4 v0x55e815747570_0;
    %assign/vec4 v0x55e815747630_0, 0;
    %load/vec4 v0x55e815746710_0;
    %load/vec4 v0x55e815746dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e815746f90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e815746a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e8157463a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e8157468d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e815746540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e815717c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e815746c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e815747570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55e8157473d0_0, 0;
    %vpi_call 3 59 "$display", "instruction bits: %b", v0x55e8157473d0_0 {0 0 0};
    %load/vec4 v0x55e8157473d0_0;
    %ix/getv/s 3, v0x55e8157472f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e8157474b0, 0, 4;
    %vpi_call 3 61 "$display", "queue info: %b", &A<v0x55e8157474b0, v0x55e8157472f0_0 > {0 0 0};
    %load/vec4 v0x55e8157472f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8157472f0_0, 0, 32;
    %vpi_call 3 63 "$display", "end_idx: %d", v0x55e8157472f0_0 {0 0 0};
    %load/vec4 v0x55e815747210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e815747210_0, 0, 32;
    %vpi_call 3 65 "$display", "counter: %d", v0x55e815747210_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e8156ea950;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8157487f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e815748a60_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x55e8156ea950;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x55e8157487f0_0;
    %nor/r;
    %store/vec4 v0x55e8157487f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e8156ea950;
T_4 ;
    %wait E_0x55e815725440;
    %load/vec4 v0x55e815748a60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55e815747e70_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55e815748450_0, 0;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x55e8157485c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55e815748120_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x55e815747bf0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55e815747fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e815747d30_0, 0;
    %pushi/vec4 98, 0, 48;
    %assign/vec4 v0x55e815747a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8157482b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8157488c0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "iq_testbench.v";
    "./instruction_queue.v";
