Analysis & Synthesis report for SOC
Thu Jul 29 16:40:49 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|prgstate
 12. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState
 13. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|comState
 14. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate
 15. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charramstate
 16. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|inputstate
 17. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot2
 18. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot1
 19. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_state
 20. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|writecache_state
 21. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state
 22. State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Physical Synthesis Netlist Optimizations
 28. Registers Added for RAM Pass-Through Logic
 29. Registers Packed Into Inferred Megafunctions
 30. Multiplexer Restructuring Statistics (Restructuring Performed)
 31. Source assignments for VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated
 32. Source assignments for VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_umm1:auto_generated
 33. Source assignments for VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_ssm1:auto_generated
 34. Source assignments for VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_fvd1:auto_generated
 35. Source assignments for VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_8ur1:auto_generated
 36. Source assignments for VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_u071:auto_generated
 37. Source assignments for VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_u4m1:auto_generated
 38. Parameter Settings for User Entity Instance: Clock_50to100:mypll|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: poweronreset:myw_reset|debounce:mydb
 40. Parameter Settings for User Entity Instance: poweronreset:myw_reset|debounce:mydb2
 41. Parameter Settings for User Entity Instance: video_vga_dither:mydither
 42. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst
 43. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|debounce:ps2m_db
 44. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|debounce:ps2k_db
 45. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68
 46. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU
 47. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom
 48. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram
 49. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram
 50. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram
 51. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter
 52. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter
 53. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter
 54. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter
 55. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter
 56. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter
 57. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM
 58. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga
 59. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster
 60. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen
 61. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom
 62. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom
 63. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral
 64. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart
 65. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard
 66. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse
 67. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio
 68. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv
 69. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0
 70. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0
 71. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0
 72. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0
 73. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0
 74. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0
 75. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0
 76. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0
 77. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0
 78. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0
 79. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0
 80. altpll Parameter Settings by Entity Instance
 81. altsyncram Parameter Settings by Entity Instance
 82. lpm_mult Parameter Settings by Entity Instance
 83. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3"
 84. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2"
 85. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1"
 86. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0"
 87. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio"
 88. Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse"
 89. Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard"
 90. Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral"
 91. Port Connectivity Checks: "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom"
 92. Port Connectivity Checks: "VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster"
 93. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram"
 94. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram"
 95. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"
 96. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram"
 97. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom"
 98. Port Connectivity Checks: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"
 99. Port Connectivity Checks: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"
100. Port Connectivity Checks: "VirtualToplevel:tg68tst|interrupt_controller:myint"
101. Port Connectivity Checks: "VirtualToplevel:tg68tst|debounce:ps2k_db"
102. Port Connectivity Checks: "VirtualToplevel:tg68tst|debounce:ps2m_db"
103. Port Connectivity Checks: "VirtualToplevel:tg68tst"
104. Port Connectivity Checks: "video_vga_dither:mydither"
105. Port Connectivity Checks: "statusleds_pwm:myleds"
106. Port Connectivity Checks: "Clock_50to100:mypll"
107. Post-Synthesis Netlist Statistics for Top Partition
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 29 16:40:48 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; SOC                                         ;
; Top-level Entity Name              ; C4BoardToplevel                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,253                                       ;
;     Total combinational functions  ; 7,434                                       ;
;     Dedicated logic registers      ; 4,137                                       ;
; Total registers                    ; 4137                                        ;
; Total pins                         ; 77                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 107,520                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; C4BoardToplevel    ; SOC                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                    ; Library ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../Board/QMTECH_SK_Board/C4BoardToplevel.vhd ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd                                          ;         ;
; ../../../RTL/CharROM/CharROM_ROM.vhd               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CharROM/CharROM_ROM.vhd                                                        ;         ;
; ../../../Board/c4board/statusleds_pwm.vhd          ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/statusleds_pwm.vhd                                                   ;         ;
; ../../../RTL/Peripherals/spi.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/spi.vhd                                                            ;         ;
; ../../../RTL/Peripherals/peripheral_controller.vhd ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd                                          ;         ;
; ../../../RTL/Peripherals/io_ps2_com.vhd            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd                                                     ;         ;
; ../../../RTL/Peripherals/interrupt_controller.vhd  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/interrupt_controller.vhd                                           ;         ;
; ../../../RTL/Video/video_vga_master.vhd            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_master.vhd                                                     ;         ;
; ../../../RTL/Video/video_vga_dither.vhd            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_dither.vhd                                                     ;         ;
; ../../../RTL/Video/vga_controller.vhd              ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd                                                       ;         ;
; ../../../RTL/Video/chargen.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd                                                              ;         ;
; ../../../RTL/Memory/TwoWayCache.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v                                                           ;         ;
; ../../../RTL/Memory/sdram.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd                                                               ;         ;
; ../../RTL/Toplevel_Config.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/Toplevel_Config.vhd                                                        ;         ;
; ../../RTL/SOC_VirtualToplevel.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd                                                    ;         ;
; ../../../RTL/Peripherals/simple_uart.vhd           ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd                                                    ;         ;
; ../../../RTL/CPU/TG68KdotC_Kernel.vhd              ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd                                                       ;         ;
; ../../../RTL/CPU/TG68K_Pack.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_Pack.vhd                                                             ;         ;
; ../../../RTL/CPU/TG68K_ALU.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd                                                              ;         ;
; ../../../RTL/Peripherals/cascade_timer.vhd         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd                                                  ;         ;
; ../../../RTL/Memory/DMACache.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd                                                            ;         ;
; ../../../RTL/Memory/DualPortRAM.vhd                ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DualPortRAM.vhd                                                         ;         ;
; ../../../RTL/Misc/Debounce.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/Debounce.vhd                                                              ;         ;
; ../../Firmware/sdbootstrap_ROM.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/Firmware/sdbootstrap_ROM.vhd                                                   ;         ;
; ../../../RTL/Memory/DMACache_pkg.vhd               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache_pkg.vhd                                                        ;         ;
; ../../RTL/DMACache_config.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/DMACache_config.vhd                                                        ;         ;
; ../../../RTL/Memory/DMACacheRAM.vhd                ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd                                                         ;         ;
; ../../../RTL/Misc/poweronreset.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd                                                          ;         ;
; ../../../RTL/Sound/sound_controller.vhd            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd                                                     ;         ;
; ../../../RTL/Sound/sound_wrapper.vhd               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd                                                        ;         ;
; ../../../RTL/Misc/risingedge_divider.vhd           ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd                                                    ;         ;
; ../../../RTL/Sound/hybrid_pwm_sd.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v                                                          ;         ;
; ../../../RTL/Misc/FIFO_Counter.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/FIFO_Counter.vhd                                                          ;         ;
; Clock_50to100.vhd                                  ; yes             ; User Wizard-Generated File                            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/Clock_50to100.vhd                            ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                               ;         ;
; aglobal201.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                           ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                          ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                        ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                        ;         ;
; db/clock_50to100_altpll.v                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/clock_50to100_altpll.v                    ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                           ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                    ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                              ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                           ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                            ;         ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                               ;         ;
; altram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                               ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                             ;         ;
; db/altsyncram_vrd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_vrd1.tdf                       ;         ;
; db/altsyncram_umm1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_umm1.tdf                       ;         ;
; db/altsyncram_ssm1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_ssm1.tdf                       ;         ;
; db/altsyncram_fvd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_fvd1.tdf                       ;         ;
; db/altsyncram_8ur1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_8ur1.tdf                       ;         ;
; db/soc.ram0_sdbootstrap_rom_65f34fce.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/soc.ram0_sdbootstrap_rom_65f34fce.hdl.mif ;         ;
; db/altsyncram_u071.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_u071.tdf                       ;         ;
; db/soc.ram0_charrom_rom_dc07042c.hdl.mif           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/soc.ram0_charrom_rom_dc07042c.hdl.mif     ;         ;
; db/altsyncram_u4m1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_u4m1.tdf                       ;         ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                             ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                          ;         ;
; multcore.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                                             ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                             ;         ;
; altshift.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                             ;         ;
; db/mult_53t.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/mult_53t.tdf                              ;         ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,253                                                                                            ;
;                                             ;                                                                                                  ;
; Total combinational functions               ; 7434                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                  ;
;     -- 4 input functions                    ; 4161                                                                                             ;
;     -- 3 input functions                    ; 2089                                                                                             ;
;     -- <=2 input functions                  ; 1184                                                                                             ;
;                                             ;                                                                                                  ;
; Logic elements by mode                      ;                                                                                                  ;
;     -- normal mode                          ; 6365                                                                                             ;
;     -- arithmetic mode                      ; 1069                                                                                             ;
;                                             ;                                                                                                  ;
; Total registers                             ; 4137                                                                                             ;
;     -- Dedicated logic registers            ; 4137                                                                                             ;
;     -- I/O registers                        ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 77                                                                                               ;
; Total memory bits                           ; 107520                                                                                           ;
;                                             ;                                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                                ;
;                                             ;                                                                                                  ;
; Total PLLs                                  ; 1                                                                                                ;
;     -- PLLs                                 ; 1                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4248                                                                                             ;
; Total fan-out                               ; 40778                                                                                            ;
; Average fan-out                             ; 3.44                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                     ; Entity Name           ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |C4BoardToplevel                                      ; 7434 (2)            ; 4137 (0)                  ; 107520      ; 4            ; 4       ; 0         ; 77   ; 0            ; |C4BoardToplevel                                                                                                                                                        ; C4BoardToplevel       ; work         ;
;    |Clock_50to100:mypll|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|Clock_50to100:mypll                                                                                                                                    ; Clock_50to100         ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|Clock_50to100:mypll|altpll:altpll_component                                                                                                            ; altpll                ; work         ;
;          |Clock_50to100_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll:auto_generated                                                                        ; Clock_50to100_altpll  ; work         ;
;    |VirtualToplevel:tg68tst|                          ; 7157 (94)           ; 3933 (113)                ; 107520      ; 4            ; 4       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst                                                                                                                                ; VirtualToplevel       ; work         ;
;       |DMACache:mydmacache|                           ; 801 (721)           ; 455 (378)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache                                                                                                            ; DMACache              ; work         ;
;          |DMACacheRAM:myDMACacheRAM|                  ; 22 (22)             ; 35 (35)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM                                                                                  ; DMACacheRAM           ; work         ;
;             |altsyncram:ram_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0                                                             ; altsyncram            ; work         ;
;                |altsyncram_fvd1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_fvd1:auto_generated                              ; altsyncram_fvd1       ; work         ;
;          |FIFO_Counter:\FIFOCounters:0:myfifocounter| ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter                                                                 ; FIFO_Counter          ; work         ;
;          |FIFO_Counter:\FIFOCounters:1:myfifocounter| ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter                                                                 ; FIFO_Counter          ; work         ;
;          |FIFO_Counter:\FIFOCounters:2:myfifocounter| ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter                                                                 ; FIFO_Counter          ; work         ;
;          |FIFO_Counter:\FIFOCounters:3:myfifocounter| ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter                                                                 ; FIFO_Counter          ; work         ;
;          |FIFO_Counter:\FIFOCounters:4:myfifocounter| ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter                                                                 ; FIFO_Counter          ; work         ;
;          |FIFO_Counter:\FIFOCounters:5:myfifocounter| ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter                                                                 ; FIFO_Counter          ; work         ;
;       |TG68KdotC_Kernel:myTG68|                       ; 3971 (2870)         ; 1262 (1102)               ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68                                                                                                        ; TG68KdotC_Kernel      ; work         ;
;          |TG68K_ALU:ALU|                              ; 1101 (1101)         ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU                                                                                          ; TG68K_ALU             ; work         ;
;          |altsyncram:regfile_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0                                                                               ; altsyncram            ; work         ;
;             |altsyncram_vrd1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated                                                ; altsyncram_vrd1       ; work         ;
;       |interrupt_controller:myint|                    ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|interrupt_controller:myint                                                                                                     ; interrupt_controller  ; work         ;
;       |peripheral_controller:myperipheral|            ; 854 (244)           ; 659 (188)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral                                                                                             ; peripheral_controller ; work         ;
;          |cascade_timer:mytimer|                      ; 259 (259)           ; 215 (215)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer                                                                       ; cascade_timer         ; work         ;
;          |io_ps2_com:mykeyboard|                      ; 94 (94)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard                                                                       ; io_ps2_com            ; work         ;
;          |io_ps2_com:mymouse|                         ; 95 (95)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse                                                                          ; io_ps2_com            ; work         ;
;          |simple_uart:myuart|                         ; 109 (109)           ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart                                                                          ; simple_uart           ; work         ;
;          |spi_interface:myspi|                        ; 53 (53)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi                                                                         ; spi_interface         ; work         ;
;       |sdbootstrap_ROM:mybootrom|                     ; 2 (2)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom                                                                                                      ; sdbootstrap_ROM       ; work         ;
;          |altsyncram:ram_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0                                                                                 ; altsyncram            ; work         ;
;             |altsyncram_8ur1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_8ur1:auto_generated                                                  ; altsyncram_8ur1       ; work         ;
;       |sdram:mysdram|                                 ; 470 (221)           ; 311 (175)                 ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram                                                                                                                  ; sdram                 ; work         ;
;          |TwoWayCache:mytwc|                          ; 249 (249)           ; 136 (136)                 ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc                                                                                                ; TwoWayCache           ; work         ;
;             |DualPortRAM:dataram|                     ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram                                                                            ; DualPortRAM           ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0                                                       ; altsyncram            ; work         ;
;                   |altsyncram_ssm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_ssm1:auto_generated                        ; altsyncram_ssm1       ; work         ;
;             |DualPortRAM:tagram|                      ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram                                                                             ; DualPortRAM           ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0                                                        ; altsyncram            ; work         ;
;                   |altsyncram_umm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_umm1:auto_generated                         ; altsyncram_umm1       ; work         ;
;       |sound_wrapper:myaudio|                         ; 530 (30)            ; 691 (0)                   ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio                                                                                                          ; sound_wrapper         ; work         ;
;          |risingedge_divider:myclkdiv|                ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv                                                                              ; risingedge_divider    ; work         ;
;          |sound_controller:channel0|                  ; 126 (126)           ; 171 (171)                 ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0                                                                                ; sound_controller      ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0                                                                 ; lpm_mult              ; work         ;
;                |mult_53t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0|mult_53t:auto_generated                                         ; mult_53t              ; work         ;
;          |sound_controller:channel1|                  ; 121 (121)           ; 171 (171)                 ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1                                                                                ; sound_controller      ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0                                                                 ; lpm_mult              ; work         ;
;                |mult_53t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0|mult_53t:auto_generated                                         ; mult_53t              ; work         ;
;          |sound_controller:channel2|                  ; 121 (121)           ; 171 (171)                 ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2                                                                                ; sound_controller      ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0                                                                 ; lpm_mult              ; work         ;
;                |mult_53t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0|mult_53t:auto_generated                                         ; mult_53t              ; work         ;
;          |sound_controller:channel3|                  ; 122 (122)           ; 171 (171)                 ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3                                                                                ; sound_controller      ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0                                                                 ; lpm_mult              ; work         ;
;                |mult_53t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0|mult_53t:auto_generated                                         ; mult_53t              ; work         ;
;       |vga_controller:myvga|                          ; 424 (254)           ; 435 (361)                 ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga                                                                                                           ; vga_controller        ; work         ;
;          |charactergenerator:mychargen|               ; 75 (75)             ; 44 (44)                   ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen                                                                              ; charactergenerator    ; work         ;
;             |CharROM_ROM:mycharrom|                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom                                                        ; CharROM_ROM           ; work         ;
;                |altsyncram:rom_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0                                   ; altsyncram            ; work         ;
;                   |altsyncram_u071:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_u071:auto_generated    ; altsyncram_u071       ; work         ;
;             |DualPortRAM:mymessagerom|                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom                                                     ; DualPortRAM           ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0                                ; altsyncram            ; work         ;
;                   |altsyncram_u4m1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_u4m1:auto_generated ; altsyncram_u4m1       ; work         ;
;          |video_vga_master:myVgaMaster|               ; 95 (95)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster                                                                              ; video_vga_master      ; work         ;
;    |hybrid_pwm_sd:\audio2:leftsd|                     ; 65 (65)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|hybrid_pwm_sd:\audio2:leftsd                                                                                                                           ; hybrid_pwm_sd         ; work         ;
;    |hybrid_pwm_sd:\audio2:rightsd|                    ; 65 (65)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|hybrid_pwm_sd:\audio2:rightsd                                                                                                                          ; hybrid_pwm_sd         ; work         ;
;    |poweronreset:myw_reset|                           ; 92 (41)             ; 59 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|poweronreset:myw_reset                                                                                                                                 ; poweronreset          ; work         ;
;       |debounce:mydb2|                                ; 32 (32)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|poweronreset:myw_reset|debounce:mydb2                                                                                                                  ; debounce              ; work         ;
;       |debounce:mydb|                                 ; 19 (19)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|poweronreset:myw_reset|debounce:mydb                                                                                                                   ; debounce              ; work         ;
;    |video_vga_dither:mydither|                        ; 53 (53)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |C4BoardToplevel|video_vga_dither:mydither                                                                                                                              ; video_vga_dither      ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_fvd1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                         ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                         ;
; VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_8ur1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_ssm1:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 2048         ; 18           ; 2048         ; 18           ; 36864 ; None                                         ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_umm1:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 512          ; 18           ; 512          ; 18           ; 9216  ; None                                         ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_u071:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif     ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_u4m1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-------------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |C4BoardToplevel|Clock_50to100:mypll ; Clock_50to100.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|prgstate                                                                                                                                   ;
+---------------------+---------------------+----------------+--------------+------------------+--------------------+-------------------+--------------+--------------+----------------+--------------+
; Name                ; prgstate.peripheral ; prgstate.audio ; prgstate.vga ; prgstate.waitvga ; prgstate.waitwrite ; prgstate.waitread ; prgstate.rom ; prgstate.mem ; prgstate.pause ; prgstate.run ;
+---------------------+---------------------+----------------+--------------+------------------+--------------------+-------------------+--------------+--------------+----------------+--------------+
; prgstate.run        ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 0            ;
; prgstate.pause      ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 1              ; 1            ;
; prgstate.mem        ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 1            ; 0              ; 1            ;
; prgstate.rom        ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 1            ; 0            ; 0              ; 1            ;
; prgstate.waitread   ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 1                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.waitwrite  ; 0                   ; 0              ; 0            ; 0                ; 1                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.waitvga    ; 0                   ; 0              ; 0            ; 1                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.vga        ; 0                   ; 0              ; 1            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.audio      ; 0                   ; 1              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.peripheral ; 1                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
+---------------------+---------------------+----------------+--------------+------------------+--------------------+-------------------+--------------+--------------+----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState                                                                                                                            ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|comState                                                                                                                         ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate ;
+---------------+--------------+--------------+---------------+----------------------------------------------------------+
; Name          ; rxstate.stop ; rxstate.bits ; rxstate.start ; rxstate.idle                                             ;
+---------------+--------------+--------------+---------------+----------------------------------------------------------+
; rxstate.idle  ; 0            ; 0            ; 0             ; 0                                                        ;
; rxstate.start ; 0            ; 0            ; 1             ; 1                                                        ;
; rxstate.bits  ; 0            ; 1            ; 0             ; 1                                                        ;
; rxstate.stop  ; 1            ; 0            ; 0             ; 1                                                        ;
+---------------+--------------+--------------+---------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charramstate                                                                                                                                                                                     ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+
; Name                         ; charramstate.readlowerbyte2 ; charramstate.readlowerbyte1 ; charramstate.writelowerbyte1 ; charramstate.writelowerbyte ; charramstate.readupperbyte2 ; charramstate.readupperbyte1 ; charramstate.writeupperbyte1 ; charramstate.writeupperbyte ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+
; charramstate.writeupperbyte  ; 0                           ; 0                           ; 0                            ; 0                           ; 0                           ; 0                           ; 0                            ; 0                           ;
; charramstate.writeupperbyte1 ; 0                           ; 0                           ; 0                            ; 0                           ; 0                           ; 0                           ; 1                            ; 1                           ;
; charramstate.readupperbyte1  ; 0                           ; 0                           ; 0                            ; 0                           ; 0                           ; 1                           ; 0                            ; 1                           ;
; charramstate.readupperbyte2  ; 0                           ; 0                           ; 0                            ; 0                           ; 1                           ; 0                           ; 0                            ; 1                           ;
; charramstate.writelowerbyte  ; 0                           ; 0                           ; 0                            ; 1                           ; 0                           ; 0                           ; 0                            ; 1                           ;
; charramstate.writelowerbyte1 ; 0                           ; 0                           ; 1                            ; 0                           ; 0                           ; 0                           ; 0                            ; 1                           ;
; charramstate.readlowerbyte1  ; 0                           ; 1                           ; 0                            ; 0                           ; 0                           ; 0                           ; 0                            ; 1                           ;
; charramstate.readlowerbyte2  ; 1                           ; 0                           ; 0                            ; 0                           ; 0                           ; 0                           ; 0                            ; 1                           ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|inputstate                                                                                          ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+
; Name            ; inputstate.rcv8 ; inputstate.rcv7 ; inputstate.rcv6 ; inputstate.rcv5 ; inputstate.rcv4 ; inputstate.rcv3 ; inputstate.rcv2 ; inputstate.rcv1 ; inputstate.rd1 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+
; inputstate.rd1  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ;
; inputstate.rcv1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1              ;
; inputstate.rcv2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1              ;
; inputstate.rcv3 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1              ;
; inputstate.rcv4 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv5 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv6 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv7 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv8 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot2                                               ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+
; Name                   ; sdram_slot2.writecache ; sdram_slot2.port1 ; sdram_slot2.port0 ; sdram_slot2.refresh ; sdram_slot2.idle ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+
; sdram_slot2.idle       ; 0                      ; 0                 ; 0                 ; 0                   ; 0                ;
; sdram_slot2.refresh    ; 0                      ; 0                 ; 0                 ; 1                   ; 1                ;
; sdram_slot2.port0      ; 0                      ; 0                 ; 1                 ; 0                   ; 1                ;
; sdram_slot2.port1      ; 0                      ; 1                 ; 0                 ; 0                   ; 1                ;
; sdram_slot2.writecache ; 1                      ; 0                 ; 0                 ; 0                   ; 1                ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot1                                               ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+
; Name                   ; sdram_slot1.writecache ; sdram_slot1.port1 ; sdram_slot1.port0 ; sdram_slot1.idle ; sdram_slot1.refresh ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+
; sdram_slot1.refresh    ; 0                      ; 0                 ; 0                 ; 0                ; 0                   ;
; sdram_slot1.idle       ; 0                      ; 0                 ; 0                 ; 1                ; 1                   ;
; sdram_slot1.port0      ; 0                      ; 0                 ; 1                 ; 0                ; 1                   ;
; sdram_slot1.port1      ; 0                      ; 1                 ; 0                 ; 0                ; 1                   ;
; sdram_slot1.writecache ; 1                      ; 0                 ; 0                 ; 0                ; 1                   ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_state                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+
; Name              ; sdram_state.ph15 ; sdram_state.ph14 ; sdram_state.ph13 ; sdram_state.ph12 ; sdram_state.ph11 ; sdram_state.ph10 ; sdram_state.ph9_4 ; sdram_state.ph9_3 ; sdram_state.ph9_2 ; sdram_state.ph9_1 ; sdram_state.ph9 ; sdram_state.ph8 ; sdram_state.ph7 ; sdram_state.ph6 ; sdram_state.ph5 ; sdram_state.ph4 ; sdram_state.ph3 ; sdram_state.ph2 ; sdram_state.ph1_4 ; sdram_state.ph1_3 ; sdram_state.ph1_2 ; sdram_state.ph1_1 ; sdram_state.ph1 ; sdram_state.ph0 ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+
; sdram_state.ph0   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ;
; sdram_state.ph1   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 1               ;
; sdram_state.ph1_1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 1               ;
; sdram_state.ph1_2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph1_3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph1_4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph2   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph3   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph4   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph5   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph6   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph7   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph8   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph10  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph11  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph12  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph13  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph14  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph15  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|writecache_state                   ;
+----------------------------+-------------------------+-----------------------+----------------------------+
; Name                       ; writecache_state.finish ; writecache_state.fill ; writecache_state.waitwrite ;
+----------------------------+-------------------------+-----------------------+----------------------------+
; writecache_state.waitwrite ; 0                       ; 0                     ; 0                          ;
; writecache_state.fill      ; 0                       ; 1                     ; 1                          ;
; writecache_state.finish    ; 1                       ; 0                     ; 1                          ;
+----------------------------+-------------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state                                                                                                                                                          ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+
; Name           ; state.FILL9 ; state.FILL8 ; state.FILL7 ; state.FILL6 ; state.FILL5 ; state.FILL4 ; state.FILL3 ; state.FILL2 ; state.WAITFILL ; state.WRITE2 ; state.WRITE1 ; state.PAUSE1 ; state.WAITRD ; state.WAITING ; state.INIT2 ; state.INIT1 ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+
; state.INIT1    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 0           ;
; state.INIT2    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 1           ; 1           ;
; state.WAITING  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 1             ; 0           ; 1           ;
; state.WAITRD   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 1            ; 0             ; 0           ; 1           ;
; state.PAUSE1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 1            ; 0            ; 0             ; 0           ; 1           ;
; state.WRITE1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.WRITE2   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 1            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.WAITFILL ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL2    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL3    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL4    ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL5    ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL6    ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL7    ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL8    ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL9    ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; Name                   ; micro_state.div_end2 ; micro_state.div_end1 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul_end2 ; micro_state.mul_end1 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.bf1 ; micro_state.rota1 ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.movec1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.trap0 ; micro_state.rte3 ; micro_state.rte2 ; micro_state.rte1 ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.unlink2 ; micro_state.unlink1 ; micro_state.link2 ; micro_state.link1 ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem3 ; micro_state.movem2 ; micro_state.movem1 ; micro_state.dbcc1 ; micro_state.nopnop ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra1 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_229_4 ; micro_state.st_229_3 ; micro_state.st_229_2 ; micro_state.st_229_1 ; micro_state.ld_229_4 ; micro_state.ld_229_3 ; micro_state.ld_229_2 ; micro_state.ld_229_1 ; micro_state.ld_AnXnbd3 ; micro_state.ld_AnXnbd2 ; micro_state.ld_AnXnbd1 ; micro_state.st_dAn1 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.idle ; micro_state.nop ; micro_state.ld_nn ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; micro_state.ld_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 0                 ;
; micro_state.nop        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 1               ; 1                 ;
; micro_state.idle       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 1                ; 0               ; 1                 ;
; micro_state.st_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 1                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 1                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 1                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 1                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 1                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd1 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 1                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd2 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd3 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bra1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.nopnop     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.dbcc1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.andi       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 1                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.op_AxAy    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 1                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cmpm       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 1                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 1                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink2    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int4       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap0      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap3      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movec1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep4     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep5     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rota1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bf1        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 1               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 1                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div2       ; 0                    ; 0                    ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div3       ; 0                    ; 0                    ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div4       ; 0                    ; 0                    ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end1   ; 0                    ; 1                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end2   ; 1                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                                     ; Reason for Removal                                                                            ;
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_int                                ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[0]       ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|sdram:mysdram|port1_dtack                                                 ; Stuck at VCC due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[29,32,33,75,76]                              ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[10..31]                               ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bchg                             ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bset                             ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_d32                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_fffo                             ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_exts                             ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[0..6]                                   ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_s32                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_ins                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Flags[5..7]                         ; Stuck at GND due to stuck port data_in                                                        ;
; video_vga_dither:mydither|dither[2..7]                                                            ; Stuck at GND due to stuck port data_in                                                        ;
; Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll:auto_generated|pll_lock_sync     ; Stuck at VCC due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[0]                         ; Stuck at GND due to stuck port clock_enable                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[0..25]                                        ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[0..3]                                        ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[26..31]                                       ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[0..4]                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[0..5]                                ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_width[0..4]                                   ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[24..30]                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_reg_addr[0]                                                           ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.reqlen[7..11]                   ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.reqlen[6]                       ; Stuck at VCC due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.reqlen[0..5,12..15]             ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.reqlen[12..15]                   ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[0]        ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|interrupt_controller:myint|pending[4..6]                                  ; Stuck at GND due to stuck port data_in                                                        ;
; hybrid_pwm_sd:\audio2:rightsd|din_s[32,33]                                                        ; Lost fanout                                                                                   ;
; hybrid_pwm_sd:\audio2:leftsd|din_s[32,33]                                                         ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[48..63]                     ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|ena              ; Merged with VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|ena ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgasetaddr                                           ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.setreqlen       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0setaddr                                          ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.setreqlen       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vblank_int                                           ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.setreqlen       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[1]                                    ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[0]                    ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addrd[0]                                ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_B[0]                      ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addrd[1]                                ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_B[1]                      ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addrd[2]                                ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_B[2]                      ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addrd[3]                                ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_B[3]                      ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|WR_AReg                                           ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_A[3]                      ;
; VirtualToplevel:tg68tst|vga_controller:myvga|red[1]                                               ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|red[0]                               ;
; VirtualToplevel:tg68tst|vga_controller:myvga|green[1]                                             ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|green[0]                             ;
; VirtualToplevel:tg68tst|vga_controller:myvga|blue[1]                                              ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|blue[0]                              ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[58]                                          ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[57]                          ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].drain                                    ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[5].valid             ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].drain                                    ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[4].valid             ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].drain                                    ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[3].valid             ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].drain                                    ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[2].valid             ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].drain                                    ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[1].valid             ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].drain                                    ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[0].valid             ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[2]                                      ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[1]                      ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[5]                                      ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[0]                      ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[15]                                                ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[15]                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[14]                                                ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[14]                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[13]                                                ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[13]                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[12]                                                ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[12]                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[11]                                                ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[11]                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[10]                                                ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[10]                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[9]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[9]                                ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[8]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[8]                                ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[7]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[7]                                ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[6]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[6]                                ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[5]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[5]                                ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[4]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[4]                                ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[3]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[3]                                ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[2]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[2]                                ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[1]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[1]                                ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[0]                                                 ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[0]                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[0]                                    ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[0]                                      ; Stuck at VCC due to stuck port data_in                                                        ;
; statusleds_pwm:myleds|counter[0]                                                                  ; Merged with VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|ena ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[17]        ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memmask[0]                                        ; Stuck at VCC due to stuck port data_in                                                        ;
; statusleds_pwm:myleds|leds_out[0..3]                                                              ; Stuck at VCC due to stuck port data_in                                                        ;
; statusleds_pwm:myleds|counter[1..7]                                                               ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|prgstate.rom                                                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph1_1                                           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph1_2                                           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph1_3                                           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph1_4                                           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph9_1                                           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph9_2                                           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph9_3                                           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph9_4                                           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~18                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~19                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~20                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~21                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~22                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~23                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~24                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~25                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~26                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~27                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~28                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~29                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~30                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~31                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~32                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~33                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot2.refresh                                         ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.div_end2                              ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.int2                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.int3                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.int4                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_1                              ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_AnXnbd1                            ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_AnXnbd2                            ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_AnXnbd3                            ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.movec1                                ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.movem3                                ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.rte3                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.st_229_1                              ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                 ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.st_229_4                              ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_4              ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.st_229_2                              ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_2              ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.st_229_3                              ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_3              ;
; VirtualToplevel:tg68tst|prgstate.waitvga                                                          ; Merged with VirtualToplevel:tg68tst|prgstate.pause                                            ;
; VirtualToplevel:tg68tst|prgstate.waitwrite                                                        ; Merged with VirtualToplevel:tg68tst|prgstate.pause                                            ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                   ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|prgstate.pause                                                            ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot2.port0                                           ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_state.finish                                     ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_2                              ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|writePCbig                                        ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_3                              ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_4                              ; Stuck at GND due to stuck port data_in                                                        ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[31]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[31]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[31]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[31]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[31]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[31]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[30]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[30]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[30]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[30]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[30]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[30]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[29]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[29]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[29]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[29]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[29]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[29]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[28]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[28]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[28]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[28]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[28]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[28]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[27]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[27]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[27]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[27]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[27]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[27]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[26]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[26]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[26]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[26]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[26]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[26]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[25]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[25]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[25]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[25]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[25]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[25]                                 ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[31]                         ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[31]                        ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[31] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[30]                         ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[30]                        ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[30] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[30] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[30] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[30] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[29]                         ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[29]                        ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[29] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[29] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[29] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[29] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[28]                         ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[28]                        ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[28] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[28] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[28] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[28] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[27]                         ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[27]                        ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[27] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[27] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[27] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[27] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[26]                         ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[26]                        ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[26] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[26] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[26] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[26] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[25]                         ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[25]                        ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[25] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[25] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[25] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[25] ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[31]                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[31]                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[31]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[31]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[31]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[31]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[30]                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[30]                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[30]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[30]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[30]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[30]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[29]                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[29]                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[29]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[29]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[29]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[29]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[28]                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[28]                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[28]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[28]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[28]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[28]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[27]                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[27]                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[27]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[27]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[27]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[27]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[26]                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[26]                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[26]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[26]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[26]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[26]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[25]                              ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[25]                                  ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[25]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[25]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[25]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[25]           ; Lost fanout                                                                                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].wrptr_next[3]                            ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].wrptr[3]                 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].wrptr_next[3]                            ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].wrptr[3]                 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].wrptr_next[3]                            ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].wrptr[3]                 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].wrptr_next[3]                            ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].wrptr[3]                 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].wrptr_next[3]                            ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].wrptr[3]                 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].wrptr_next[3]                            ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].wrptr[3]                 ;
; Total Number of Removed Registers = 397                                                           ;                                                                                               ;
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                             ;
+---------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[32]                                    ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bset,                             ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_fffo,                             ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_ins,                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[25],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[24],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[23],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[22],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[21],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[20],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[19],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[18],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[17],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[16],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[15],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[14],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[13],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[12],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[11],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[10],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[9],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[8],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[7],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[6],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[5],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[4],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[3],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[2],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[1],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[0],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[3],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[2],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[1],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[0],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[26],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[27],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[28],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[29],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[30],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[31],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[4],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[5]                                    ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[31]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[31],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[31],                        ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[31], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[30], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[30], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[30], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[30], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[29], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[29], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[31],                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[31],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[31],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[31],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[31],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[31],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[30],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[30],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[30],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[30],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[29],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[29]            ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[29]                                    ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[5],                                      ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[4],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[1],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[0],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_s32,                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[0],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[1],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[2],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[24],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[25],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[28],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[29],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[62],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[61],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[60],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[59],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[58],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[57],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[56],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[55],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[54],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[53],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[52],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[51],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[50],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[49],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[48],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[0],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memmask[0]                                         ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[30]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[30],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[30],                        ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[29], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[29], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[28], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[28], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[30],                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[30],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[29],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[29],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[28],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[28]            ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[29]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[29],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[29],                        ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[28], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[28], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[27], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[27], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[29],                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[29],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[28],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[28],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[27],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[27]            ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[28]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[28],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[28],                        ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[27], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[27], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[26], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[26], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[28],                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[28],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[27],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[27],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[26],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[26]            ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[27]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[25],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[25],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[27],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[27],                        ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[26], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[26], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[25], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[25], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[27],                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[27],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[26],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[26],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[25],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[25]            ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[26]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[25],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[25],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[26],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[26],                        ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[25], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[25], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[26],                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[26],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[25],           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[25]            ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[75]                                    ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_exts,                             ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[3],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_width[2],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_width[3],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_width[4]                                       ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[25]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[25],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[25],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[25],                        ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[25],                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[25]                                   ;
; statusleds_pwm:myleds|counter[2]                                                            ; Lost Fanouts              ; statusleds_pwm:myleds|counter[3], statusleds_pwm:myleds|counter[4],                                ;
;                                                                                             ;                           ; statusleds_pwm:myleds|counter[5], statusleds_pwm:myleds|counter[1]                                 ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[76]                                    ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bchg,                             ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[0]                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                             ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|writePCbig,                                        ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_3                               ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_int                          ; Stuck at GND              ; VirtualToplevel:tg68tst|interrupt_controller:myint|pending[4]                                      ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[0] ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[0]                          ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|sdram:mysdram|port1_dtack                                           ; Stuck at VCC              ; VirtualToplevel:tg68tst|vga_reg_addr[0]                                                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[6]                                ; Lost Fanouts              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[30]                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[3]                                ; Lost Fanouts              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[27]                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[2]                                ; Lost Fanouts              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[26]                                   ;
+---------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4137  ;
; Number of registers using Synchronous Clear  ; 185   ;
; Number of registers using Synchronous Load   ; 661   ;
; Number of registers using Asynchronous Clear ; 676   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3334  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                 ;
+----------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------+---------+
; hybrid_pwm_sd:\audio2:leftsd|sigma[10]                                                             ; 1       ;
; hybrid_pwm_sd:\audio2:rightsd|sigma[10]                                                            ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txd                  ; 2       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_cs                                  ; 2       ;
; poweronreset:myw_reset|power_hold                                                                  ; 2       ;
; VirtualToplevel:tg68tst|sdram:mysdram|slot2_bank[1]                                                ; 4       ;
; VirtualToplevel:tg68tst|sdram:mysdram|slot2_bank[0]                                                ; 4       ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_dqm[0]                                            ; 2       ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_dqm[2]                                            ; 2       ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_dqm[1]                                            ; 2       ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_dqm[3]                                            ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[9]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[7]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[6]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[5]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[4]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[9]                                            ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[7]                                            ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[4]                                            ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[8]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[7]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[6]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[5]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[4]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[2]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[1]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[8]                                            ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[7]                                            ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[6]                                            ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[5]                                            ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[4]                                            ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[2]                                            ; 1       ;
; hybrid_pwm_sd:\audio2:leftsd|pwmthreshold[4]                                                       ; 1       ;
; hybrid_pwm_sd:\audio2:rightsd|pwmthreshold[4]                                                      ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|extend_rw                               ; 20      ;
; poweronreset:myw_reset|counter[0]                                                                  ; 3       ;
; poweronreset:myw_reset|counter[1]                                                                  ; 2       ;
; poweronreset:myw_reset|counter[2]                                                                  ; 2       ;
; poweronreset:myw_reset|counter[3]                                                                  ; 2       ;
; poweronreset:myw_reset|counter[4]                                                                  ; 2       ;
; poweronreset:myw_reset|counter[5]                                                                  ; 2       ;
; poweronreset:myw_reset|counter[6]                                                                  ; 2       ;
; poweronreset:myw_reset|counter[7]                                                                  ; 2       ;
; poweronreset:myw_reset|counter[8]                                                                  ; 2       ;
; poweronreset:myw_reset|counter[9]                                                                  ; 2       ;
; poweronreset:myw_reset|counter[10]                                                                 ; 2       ;
; poweronreset:myw_reset|counter[11]                                                                 ; 2       ;
; poweronreset:myw_reset|counter[12]                                                                 ; 2       ;
; poweronreset:myw_reset|counter[13]                                                                 ; 2       ;
; poweronreset:myw_reset|counter[14]                                                                 ; 2       ;
; poweronreset:myw_reset|counter[15]                                                                 ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hsize[9]                                              ; 3       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hsize[7]                                              ; 3       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vsize[8]                                              ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vsize[7]                                              ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vsize[6]                                              ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vsize[5]                                              ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|htotal[5]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|htotal[9]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|htotal[8]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[0]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[3]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[2]                                             ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[9]                                             ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txready              ; 4       ;
; poweronreset:myw_reset|debounce:mydb|debtemp                                                       ; 3       ;
; poweronreset:myw_reset|debounce:mydb|regin                                                         ; 3       ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.setreqlen ; 21      ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.setreqlen ; 21      ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.setreqlen ; 21      ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.setreqlen ; 21      ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[20]                               ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|chargen_overlay                                       ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|clocks_per_pixel[0]                                   ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|clocks_per_pixel[1]                                   ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[4]                    ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[6]                    ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[7]                    ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[8]                    ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[9]                    ; 3       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Reset                                              ; 176     ;
; VirtualToplevel:tg68tst|interrupt_controller:myint|int_out_b[2]                                    ; 5       ;
; VirtualToplevel:tg68tst|interrupt_controller:myint|int_out_b[1]                                    ; 5       ;
; VirtualToplevel:tg68tst|interrupt_controller:myint|int_out_b[0]                                    ; 5       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[0]                                ; 2       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[8]       ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[1]                                ; 2       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|clkReg            ; 13      ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|clkReg               ; 14      ;
; VirtualToplevel:tg68tst|vga_controller:myvga|chargen_rw                                            ; 8       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[0]           ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[1]           ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[2]           ; 2       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[4]       ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[8]       ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[9]       ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[10]      ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[13]      ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[6]       ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[5]       ; 1       ;
; Total number of inverted registers = 107*                                                          ;         ;
+----------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                      ; Action           ; Reason              ;
+-----------------------------------------------------------------------------------------------------------+------------------+---------------------+
; VirtualToplevel:tg68tst|DMACache:mydmacache|Add0~0                                                        ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|Add0~1                                                        ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|Add1~0                                                        ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|Add1~1                                                        ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|Add1~26                                                       ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|Equal1~0           ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|Equal1~1           ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[3]_OTERM55 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|Mux36~3                                                       ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~41                                                  ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~54                                                  ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~134                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~135                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~136                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~137                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~138                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~180                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~181                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~182                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~183                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals~361                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|process_1~0                                                   ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|process_1~0_RESYN366_BDD367                                   ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|process_1~0_RESYN368_BDD369                                   ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Add0~1                                                    ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Add10~1                                                   ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|FlagsSR[7]~1                                              ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Mux264~13                                                 ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_A[0]~2                                            ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_A[1]~3                                            ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_A[2]~1                                            ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|SRin~2                                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Selector55~1                                              ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add3~9                                      ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add3~10                                     ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add3~15                                     ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add12~0                                     ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add12~1                                     ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add17~0                                     ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add18~0                                     ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|CCRin~2                                     ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|CCRin~5                                     ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|CCRin~8                                     ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|CCRin~11                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|CCRin~14                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Flags[0]~2                                  ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Flags[1]~0                                  ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Flags[2]~3                                  ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Flags[3]~1                                  ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Flags[4]~4                                  ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|result_div[0]~32                            ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|result_div[32]~65                           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68_PC[0]~0                                              ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|addr[0]~0                                                 ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|addr[31]~62                                               ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|ea_data[0]~0                                              ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[49]~0                                                ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_a[0]~12                                           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_reg[31]~25                                        ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memmaskmux[3]~0                                           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|nLDS~0                                                    ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|nUDS~0                                                    ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|process_2~0                                               ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[2]_NEW59_RTM061                      ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[2]_OTERM60                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[4]_NEW56_RTM058                      ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[4]_OTERM57                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[6]_NEW65_RTM067                      ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[6]_OTERM66                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[8]_NEW62_RTM064                      ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[8]_OTERM63                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~799                                               ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~799_OTERM135                                      ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~799_RTM0137                                       ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~799_RTM0137                                       ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~800                                               ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~800_OTERM139                                      ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~800_RTM0141                                       ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~800_RTM0141                                       ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~801                                               ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~801_OTERM143                                      ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~801_RTM0136                                       ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile~801_RTM0140                                       ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_dest_addr[0]~4                                         ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_dest_addr[1]~7                                         ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_dest_addr[2]~14                                        ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|state[0]_OTERM363                                         ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|state[1]_OTERM361                                         ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|cpu_clkena_OTERM365                                                               ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|cpu_clkena~1                                                                      ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|Add1~1                   ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|Add2~1                   ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|Add3~1                   ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[0]~15           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[0]~15           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[0]~15           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|Add1~1                   ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|waitCount[0]~7           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|Add1~1                      ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|waitCount[0]~7              ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|Add1~1                      ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|Add1~32                     ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|Add0~1                     ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt~12                ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|always0~1                                         ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|always0~1_RESYN372_BDD373                         ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|cpu_ack                                           ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|cpu_ack_OTERM211                                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|cpu_ack_OTERM213                                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|cpu_ack_OTERM215                                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|cpu_ack_OTERM217                                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[0]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[0]_NEW_REG122_OTERM199                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[0]_NEW_REG124_OTERM201                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[0]_OTERM35                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[0]_OTERM123_OTERM251                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[0]_OTERM123_OTERM253                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[0]_OTERM125_OTERM247                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[0]_OTERM125_OTERM249                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[1]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[1]_NEW_REG130_OTERM207                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[1]_NEW_REG132_OTERM209                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[1]_OTERM39                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[1]_OTERM131_OTERM235                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[1]_OTERM131_OTERM237                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[1]_OTERM133_OTERM229                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[1]_OTERM133_OTERM233                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[2]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[2]_NEW_REG106_OTERM183                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[2]_NEW_REG108_OTERM185                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[2]_OTERM27                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[2]_OTERM107_OTERM283                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[2]_OTERM107_OTERM285                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[2]_OTERM109_OTERM279                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[2]_OTERM109_OTERM281                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[3]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[3]_NEW_REG114_OTERM191                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[3]_NEW_REG116_OTERM193                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[3]_OTERM31                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[3]_OTERM115_OTERM267                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[3]_OTERM115_OTERM269                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[3]_OTERM117_OTERM263                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[3]_OTERM117_OTERM265                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[4]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[4]_NEW_REG90_OTERM167                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[4]_NEW_REG92_OTERM169                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[4]_OTERM19                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[4]_OTERM91_OTERM315                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[4]_OTERM91_OTERM317                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[4]_OTERM93_OTERM311                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[4]_OTERM93_OTERM313                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[5]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[5]_NEW_REG98_OTERM175                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[5]_NEW_REG100_OTERM177                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[5]_OTERM23                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[5]_OTERM99_OTERM299                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[5]_OTERM99_OTERM301                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[5]_OTERM101_OTERM295                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[5]_OTERM101_OTERM297                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[6]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[6]_NEW_REG82_OTERM159                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[6]_NEW_REG84_OTERM161                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[6]_OTERM11                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[6]_OTERM83_OTERM331                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[6]_OTERM83_OTERM333                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[6]_OTERM85_OTERM327                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[6]_OTERM85_OTERM329                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[7]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[7]_NEW_REG74_OTERM151                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[7]_NEW_REG76_OTERM153                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[7]_OTERM15                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[7]_OTERM75_OTERM347                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[7]_OTERM75_OTERM349                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[7]_OTERM77_OTERM343                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[7]_OTERM77_OTERM345                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[8]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[8]_NEW_REG118_OTERM195                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[8]_NEW_REG120_OTERM197                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[8]_OTERM33                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[8]_OTERM119_OTERM259                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[8]_OTERM119_OTERM261                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[8]_OTERM121_OTERM255                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[8]_OTERM121_OTERM257                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[9]                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[9]_NEW_REG126_OTERM203                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[9]_NEW_REG128_OTERM205                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[9]_OTERM37                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[9]_OTERM127_OTERM243                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[9]_OTERM127_OTERM245                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[9]_OTERM129_OTERM239                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[9]_OTERM129_OTERM241                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[10]                                   ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[10]_NEW_REG102_OTERM179               ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[10]_NEW_REG104_OTERM181               ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[10]_OTERM25                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[10]_OTERM103_OTERM291                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[10]_OTERM103_OTERM293                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[10]_OTERM105_OTERM287                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[10]_OTERM105_OTERM289                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[11]                                   ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[11]_NEW_REG110_OTERM187               ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[11]_NEW_REG112_OTERM189               ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[11]_OTERM29                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[11]_OTERM111_OTERM275                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[11]_OTERM111_OTERM277                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[11]_OTERM113_OTERM271                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[11]_OTERM113_OTERM273                 ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[12]                                   ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[12]_NEW_REG86_OTERM163                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[12]_NEW_REG88_OTERM165                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[12]_OTERM17                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[12]_OTERM87_OTERM323                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[12]_OTERM87_OTERM325                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[12]_OTERM89_OTERM319                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[12]_OTERM89_OTERM321                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]                                   ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]_NEW_REG94_OTERM171                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]_NEW_REG96_OTERM173                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]_OTERM21                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]_OTERM95_OTERM307                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]_OTERM95_OTERM309                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]_OTERM97_OTERM303                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]_OTERM97_OTERM305                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[14]                                   ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[14]_NEW_REG78_OTERM155                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[14]_NEW_REG80_OTERM157                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[14]_OTERM9                            ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[14]_OTERM79_OTERM339                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[14]_OTERM79_OTERM341                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[14]_OTERM81_OTERM335                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[14]_OTERM81_OTERM337                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]                                   ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]_NEW_REG68_OTERM145                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]_NEW_REG70_OTERM147                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]_NEW_REG72_OTERM149                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]_OTERM13                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]_OTERM69_OTERM359                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]_OTERM71_OTERM355                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]_OTERM71_OTERM357                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]_OTERM73_OTERM351                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]_OTERM73_OTERM353                  ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[4]_NEW52_RESYN386_BDD387          ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[4]_OTERM53                        ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[5]_NEW50_RESYN384_BDD385          ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[5]_OTERM51                        ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[6]_NEW48_RESYN382_BDD383          ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[6]_OTERM49                        ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[7]_NEW46_RESYN380_BDD381          ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[7]_OTERM47                        ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[8]_NEW44_RESYN378_BDD379          ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[8]_OTERM45                        ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[9]_NEW42_RESYN376_BDD377          ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[9]_OTERM43                        ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[10]_NEW40_RESYN374_BDD375         ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[10]_OTERM41                       ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|sdram_req                                         ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|sdram_req_OTERM225                                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|sdram_req_OTERM227                                ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state.PAUSE1                                      ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state.PAUSE1_OTERM1                               ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state.PAUSE1_OTERM3                               ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state.PAUSE1_OTERM5                               ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state.WAITFILL                                    ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state.WAITFILL_OTERM219                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state.WAITFILL_OTERM221                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state.WAITFILL_OTERM223                           ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|tag_mru1_OTERM7                                   ; Retimed Register ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|tag_mru1~0                                        ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|tag_mru1~3                                        ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|tag_mru1~4                                        ; Deleted          ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|tag_mru1~5                                        ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|tag_mru1~5_RESYN370_BDD371                        ; Created          ; Timing optimization ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|Add0~1                            ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|Add0~46                           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|Add0~1                            ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|Add0~46                           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|Add0~1                            ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|Add0~47                           ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|Add0~1                            ; Modified         ; Timing optimization ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|Add0~46                           ; Modified         ; Timing optimization ;
; poweronreset:myw_reset|Add0~1                                                                             ; Modified         ; Timing optimization ;
; poweronreset:myw_reset|Add0~2                                                                             ; Modified         ; Timing optimization ;
+-----------------------------------------------------------------------------------------------------------+------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register Name                                                                              ; RAM Name                                                                        ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[0]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[1]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[2]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[3]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[4]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[5]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[6]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[7]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[8]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[9]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[10]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[11]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[12]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[13]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[14]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[15]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[16]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[17]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[18]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[19]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[20]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[21]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[22]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[23]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[24]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[25]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[26]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[27]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[28]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[29]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[30]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[31]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[32]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[33]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[34]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[35]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[36]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[37]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[38]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[39]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[40]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[0]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[1]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[2]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[3]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[4]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[5]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[6]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[7]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[8]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[9]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[10] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[11] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[12] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[13] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[14] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[15] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[16] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[17] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[18] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[19] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[20] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[21] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[22] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[23] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[24] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[25] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[26] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[27] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[28] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[29] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[30] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[31] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[32] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[33] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[34] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                ; Megafunction                                                                                                 ; Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|q_a[0..17]                        ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|ram_rtl_0                         ; RAM  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|q_b[0..16]                        ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|ram_rtl_0                         ; RAM  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|q_a[0..17]                       ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|ram_rtl_0                        ; RAM  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|q_b[0..17]                       ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|ram_rtl_0                        ; RAM  ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|cache_rdaddr[0..8]                                               ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0                              ; RAM  ;
; VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|q[0..15]                                                   ; VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|ram_rtl_0                                                  ; RAM  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|q[0..7]      ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|rom_rtl_0    ; RAM  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|q_a[0..6] ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|ram_rtl_0 ; RAM  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|q_b[0..7] ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|ram_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memread[1]                                        ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_opc_read[15]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[15]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[5]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|mousesendtrigger                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[5]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[9]          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[30]                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[21]                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[29]                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[14]                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[14]                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[14]                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|opcode[5]                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|IPL_vec[4]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|IPL_vec[1]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_read[13]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rot_cnt[5]                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[9]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[16]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].rdptr[4]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].rdptr[1]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].rdptr[3]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].rdptr[1]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].rdptr[4]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].rdptr[1]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].rdptr[3]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].rdptr[1]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].rdptr[5]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].rdptr[0]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].rdptr[3]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].rdptr[0]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].wrptr_next[5]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].wrptr[4]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].wrptr_next[4]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].wrptr[5]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].wrptr_next[3]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].wrptr_next[3]                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|ycounter[0]             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_dir[13]~reg0                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter|counter[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter|counter[6] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[3] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[3] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_reg_req                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|clkFilterCnt[2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|clkFilterCnt[3]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[41]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |C4BoardToplevel|poweronreset:myw_reset|debounce:mydb|counter[8]                                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |C4BoardToplevel|poweronreset:myw_reset|debounce:mydb2|counter[11]                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|cache_wraddr[5]                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxcounter[11]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|ea_data[23]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|red[2]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|red[7]                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|red[3]                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[9]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[1]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[2]      ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].count[11]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[22]                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[3]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|chargen_datain[4]                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|data_from_ram[11]                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|slot1_bank[0]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memmask[4]                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|state[1]                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|opcode[12]                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_read[20]                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|sprite_col[3]                                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|rowaddr[8]              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[1]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[14]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[0]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].count[1]                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].count[8]                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].count[13]                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].count[9]                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].count[15]                                ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].count[2]                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxbuffer[7]         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68_PC[7]                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|FlagsSR[3]                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|bitCount[0]         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|bitCount[3]      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[7]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_ports_w[17]                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_ports_w[5]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|host_to_spi[1]                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_A[0]                                      ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|waitCount[3]        ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|waitCount[11]    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[18]                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[60]                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|activechannel[2]                                      ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_delta[21]                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_delta[9]                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|cas_dqm[0]                                                  ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|cpu_datain[4]                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|cpu_datain[0]                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|FlagsSR[2]                                        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|readword[2]                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|reg_data_out[13]                       ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[29]                                ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].fill                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[7]                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[4]                                    ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[6]                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[1]                                 ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[2]                                 ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[13]                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[8]                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|casaddr[3]                                                  ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|casaddr[9]                                                  ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|reg_data_out[11]                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|reg_data_out[6]                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|dqm[0]                                                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|reg_data_out[5]                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|reg_data_out[4]                        ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|ba[0]                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdaddr[11]                                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdaddr[3]                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdaddr[4]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|slot2_bank[1]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C4BoardToplevel|poweronreset:myw_reset|counter[8]                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[0]          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|interrupt_controller:myint|int_out_b[2]                                   ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|datain[3]                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charramstate.writelowerbyte                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|setstate                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|build_bcd                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_a[4]                                      ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|PC_datab[26]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bit_number[4]                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_port1_addr[8]                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_read[21]                                     ;
; 6:1                ; 52 bits   ; 208 LEs       ; 208 LEs              ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|Mux13                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_state                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|movem_mux[1]                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP1out[9]                                         ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_a[8]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add10                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add10                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regin[0]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write[12]                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|Mux59                                                 ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|notaddsub_b[18]                     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_state                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_a[3]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regin[13]                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regin[16]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write[1]                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP2out[31]                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addr[1]                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|Selector6                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP2out[5]                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP2out[3]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|servicechannel                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|Selector3           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP2out[11]                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|Selector0           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state                                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|prgstate                                                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|prgstate                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Selector52                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Selector54                                        ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|Selector4                                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
; 22:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
; 37:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; No         ; |C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_umm1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_ssm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_fvd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_8ur1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_u071:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_u4m1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_50to100:mypll|altpll:altpll_component ;
+-------------------------------+---------------------------------+------------------------+
; Parameter Name                ; Value                           ; Type                   ;
+-------------------------------+---------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                ;
; PLL_TYPE                      ; AUTO                            ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_50to100 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                ;
; LOCK_HIGH                     ; 1                               ; Untyped                ;
; LOCK_LOW                      ; 1                               ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                ;
; SKIP_VCO                      ; OFF                             ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                ;
; BANDWIDTH                     ; 0                               ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                ;
; DOWN_SPREAD                   ; 0                               ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                               ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 2                               ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                               ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                ;
; CLK2_DIVIDE_BY                ; 2                               ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                               ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                ;
; DPA_DIVIDER                   ; 0                               ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                ;
; VCO_MIN                       ; 0                               ; Untyped                ;
; VCO_MAX                       ; 0                               ; Untyped                ;
; VCO_CENTER                    ; 0                               ; Untyped                ;
; PFD_MIN                       ; 0                               ; Untyped                ;
; PFD_MAX                       ; 0                               ; Untyped                ;
; M_INITIAL                     ; 0                               ; Untyped                ;
; M                             ; 0                               ; Untyped                ;
; N                             ; 1                               ; Untyped                ;
; M2                            ; 1                               ; Untyped                ;
; N2                            ; 1                               ; Untyped                ;
; SS                            ; 1                               ; Untyped                ;
; C0_HIGH                       ; 0                               ; Untyped                ;
; C1_HIGH                       ; 0                               ; Untyped                ;
; C2_HIGH                       ; 0                               ; Untyped                ;
; C3_HIGH                       ; 0                               ; Untyped                ;
; C4_HIGH                       ; 0                               ; Untyped                ;
; C5_HIGH                       ; 0                               ; Untyped                ;
; C6_HIGH                       ; 0                               ; Untyped                ;
; C7_HIGH                       ; 0                               ; Untyped                ;
; C8_HIGH                       ; 0                               ; Untyped                ;
; C9_HIGH                       ; 0                               ; Untyped                ;
; C0_LOW                        ; 0                               ; Untyped                ;
; C1_LOW                        ; 0                               ; Untyped                ;
; C2_LOW                        ; 0                               ; Untyped                ;
; C3_LOW                        ; 0                               ; Untyped                ;
; C4_LOW                        ; 0                               ; Untyped                ;
; C5_LOW                        ; 0                               ; Untyped                ;
; C6_LOW                        ; 0                               ; Untyped                ;
; C7_LOW                        ; 0                               ; Untyped                ;
; C8_LOW                        ; 0                               ; Untyped                ;
; C9_LOW                        ; 0                               ; Untyped                ;
; C0_INITIAL                    ; 0                               ; Untyped                ;
; C1_INITIAL                    ; 0                               ; Untyped                ;
; C2_INITIAL                    ; 0                               ; Untyped                ;
; C3_INITIAL                    ; 0                               ; Untyped                ;
; C4_INITIAL                    ; 0                               ; Untyped                ;
; C5_INITIAL                    ; 0                               ; Untyped                ;
; C6_INITIAL                    ; 0                               ; Untyped                ;
; C7_INITIAL                    ; 0                               ; Untyped                ;
; C8_INITIAL                    ; 0                               ; Untyped                ;
; C9_INITIAL                    ; 0                               ; Untyped                ;
; C0_MODE                       ; BYPASS                          ; Untyped                ;
; C1_MODE                       ; BYPASS                          ; Untyped                ;
; C2_MODE                       ; BYPASS                          ; Untyped                ;
; C3_MODE                       ; BYPASS                          ; Untyped                ;
; C4_MODE                       ; BYPASS                          ; Untyped                ;
; C5_MODE                       ; BYPASS                          ; Untyped                ;
; C6_MODE                       ; BYPASS                          ; Untyped                ;
; C7_MODE                       ; BYPASS                          ; Untyped                ;
; C8_MODE                       ; BYPASS                          ; Untyped                ;
; C9_MODE                       ; BYPASS                          ; Untyped                ;
; C0_PH                         ; 0                               ; Untyped                ;
; C1_PH                         ; 0                               ; Untyped                ;
; C2_PH                         ; 0                               ; Untyped                ;
; C3_PH                         ; 0                               ; Untyped                ;
; C4_PH                         ; 0                               ; Untyped                ;
; C5_PH                         ; 0                               ; Untyped                ;
; C6_PH                         ; 0                               ; Untyped                ;
; C7_PH                         ; 0                               ; Untyped                ;
; C8_PH                         ; 0                               ; Untyped                ;
; C9_PH                         ; 0                               ; Untyped                ;
; L0_HIGH                       ; 1                               ; Untyped                ;
; L1_HIGH                       ; 1                               ; Untyped                ;
; G0_HIGH                       ; 1                               ; Untyped                ;
; G1_HIGH                       ; 1                               ; Untyped                ;
; G2_HIGH                       ; 1                               ; Untyped                ;
; G3_HIGH                       ; 1                               ; Untyped                ;
; E0_HIGH                       ; 1                               ; Untyped                ;
; E1_HIGH                       ; 1                               ; Untyped                ;
; E2_HIGH                       ; 1                               ; Untyped                ;
; E3_HIGH                       ; 1                               ; Untyped                ;
; L0_LOW                        ; 1                               ; Untyped                ;
; L1_LOW                        ; 1                               ; Untyped                ;
; G0_LOW                        ; 1                               ; Untyped                ;
; G1_LOW                        ; 1                               ; Untyped                ;
; G2_LOW                        ; 1                               ; Untyped                ;
; G3_LOW                        ; 1                               ; Untyped                ;
; E0_LOW                        ; 1                               ; Untyped                ;
; E1_LOW                        ; 1                               ; Untyped                ;
; E2_LOW                        ; 1                               ; Untyped                ;
; E3_LOW                        ; 1                               ; Untyped                ;
; L0_INITIAL                    ; 1                               ; Untyped                ;
; L1_INITIAL                    ; 1                               ; Untyped                ;
; G0_INITIAL                    ; 1                               ; Untyped                ;
; G1_INITIAL                    ; 1                               ; Untyped                ;
; G2_INITIAL                    ; 1                               ; Untyped                ;
; G3_INITIAL                    ; 1                               ; Untyped                ;
; E0_INITIAL                    ; 1                               ; Untyped                ;
; E1_INITIAL                    ; 1                               ; Untyped                ;
; E2_INITIAL                    ; 1                               ; Untyped                ;
; E3_INITIAL                    ; 1                               ; Untyped                ;
; L0_MODE                       ; BYPASS                          ; Untyped                ;
; L1_MODE                       ; BYPASS                          ; Untyped                ;
; G0_MODE                       ; BYPASS                          ; Untyped                ;
; G1_MODE                       ; BYPASS                          ; Untyped                ;
; G2_MODE                       ; BYPASS                          ; Untyped                ;
; G3_MODE                       ; BYPASS                          ; Untyped                ;
; E0_MODE                       ; BYPASS                          ; Untyped                ;
; E1_MODE                       ; BYPASS                          ; Untyped                ;
; E2_MODE                       ; BYPASS                          ; Untyped                ;
; E3_MODE                       ; BYPASS                          ; Untyped                ;
; L0_PH                         ; 0                               ; Untyped                ;
; L1_PH                         ; 0                               ; Untyped                ;
; G0_PH                         ; 0                               ; Untyped                ;
; G1_PH                         ; 0                               ; Untyped                ;
; G2_PH                         ; 0                               ; Untyped                ;
; G3_PH                         ; 0                               ; Untyped                ;
; E0_PH                         ; 0                               ; Untyped                ;
; E1_PH                         ; 0                               ; Untyped                ;
; E2_PH                         ; 0                               ; Untyped                ;
; E3_PH                         ; 0                               ; Untyped                ;
; M_PH                          ; 0                               ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                ;
; CLK0_COUNTER                  ; G0                              ; Untyped                ;
; CLK1_COUNTER                  ; G0                              ; Untyped                ;
; CLK2_COUNTER                  ; G0                              ; Untyped                ;
; CLK3_COUNTER                  ; G0                              ; Untyped                ;
; CLK4_COUNTER                  ; G0                              ; Untyped                ;
; CLK5_COUNTER                  ; G0                              ; Untyped                ;
; CLK6_COUNTER                  ; E0                              ; Untyped                ;
; CLK7_COUNTER                  ; E1                              ; Untyped                ;
; CLK8_COUNTER                  ; E2                              ; Untyped                ;
; CLK9_COUNTER                  ; E3                              ; Untyped                ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                ;
; M_TIME_DELAY                  ; 0                               ; Untyped                ;
; N_TIME_DELAY                  ; 0                               ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                ;
; VCO_POST_SCALE                ; 0                               ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                ;
; CBXI_PARAMETER                ; Clock_50to100_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: poweronreset:myw_reset|debounce:mydb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; default        ; '1'   ; Enumerated                                               ;
; bits           ; 12    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: poweronreset:myw_reset|debounce:mydb2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; default        ; '0'   ; Enumerated                                                ;
; bits           ; 22    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_vga_dither:mydither ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; outbits        ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst ;
+-------------------+-------+------------------------------------------+
; Parameter Name    ; Value ; Type                                     ;
+-------------------+-------+------------------------------------------+
; sdram_rows        ; 13    ; Signed Integer                           ;
; sdram_cols        ; 9     ; Signed Integer                           ;
; sysclk_frequency  ; 250   ; Signed Integer                           ;
; fastclk_frequency ; 1000  ; Signed Integer                           ;
; spi_maxspeed      ; 1     ; Signed Integer                           ;
+-------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|debounce:ps2m_db ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; default        ; '1'   ; Enumerated                                                   ;
; bits           ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|debounce:ps2k_db ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; default        ; '1'   ; Enumerated                                                   ;
; bits           ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; sr_read        ; 0     ; Signed Integer                                                      ;
; vbr_stackframe ; 0     ; Signed Integer                                                      ;
; extaddr_mode   ; 0     ; Signed Integer                                                      ;
; mul_mode       ; 1     ; Signed Integer                                                      ;
; div_mode       ; 0     ; Signed Integer                                                      ;
; bitfield       ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; mul_mode       ; 1     ; Signed Integer                                                                    ;
; div_mode       ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; maxaddrbitbram ; 11    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; rows           ; 13    ; Signed Integer                                            ;
; cols           ; 9     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; addrbits       ; 11    ; Signed Integer                                                                                  ;
; databits       ; 18    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; addrbits       ; 9     ; Signed Integer                                                                                 ;
; databits       ; 18    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; cacheaddrbits  ; 9     ; Signed Integer                                                                            ;
; cachewidth     ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga ;
+------------------+-------+----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                           ;
+------------------+-------+----------------------------------------------------------------+
; sysclk_frequency ; 1000  ; Signed Integer                                                 ;
+------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; clkdivbits     ; 3     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; xstart         ; 16    ; Signed Integer                                                                                ;
; ystart         ; 256   ; Signed Integer                                                                                ;
; xstop          ; 624   ; Signed Integer                                                                                ;
; ystop          ; 464   ; Signed Integer                                                                                ;
; border         ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 10    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 11    ; Signed Integer                                                                                                         ;
; databits       ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral ;
+------------------+-------+------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                         ;
+------------------+-------+------------------------------------------------------------------------------+
; sdram_rows       ; 13    ; Signed Integer                                                               ;
; sdram_cols       ; 9     ; Signed Integer                                                               ;
; sysclk_frequency ; 250   ; Signed Integer                                                               ;
; spi_maxspeed     ; 1     ; Signed Integer                                                               ;
+------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; counter_bits   ; 16    ; Signed Integer                                                                                    ;
; enable_rx      ; true  ; Enumerated                                                                                        ;
; enable_tx      ; true  ; Enumerated                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                                                       ;
; ticksperusec   ; 25    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                                                    ;
; ticksperusec   ; 25    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; clk_frequency  ; 1000  ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; divisor        ; 28    ; Signed Integer                                                                                ;
; bits           ; 6     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                       ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_vrd1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                              ;
; WIDTH_A                            ; 18                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 18                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_umm1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                               ;
; WIDTH_A                            ; 18                   ; Untyped                                                                               ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 18                   ; Untyped                                                                               ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_ssm1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                         ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                         ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                         ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_fvd1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                ;
+------------------------------------+----------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ; Untyped                             ;
; WIDTH_A                            ; 8                                            ; Untyped                             ;
; WIDTHAD_A                          ; 12                                           ; Untyped                             ;
; NUMWORDS_A                         ; 4096                                         ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                             ;
; WIDTH_B                            ; 8                                            ; Untyped                             ;
; WIDTHAD_B                          ; 12                                           ; Untyped                             ;
; NUMWORDS_B                         ; 4096                                         ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK0                                       ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                       ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                             ;
; INIT_FILE                          ; db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_8ur1                              ; Untyped                             ;
+------------------------------------+----------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                  ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                               ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                                               ;
; WIDTH_A                            ; 8                                        ; Untyped                                                                               ;
; WIDTHAD_A                          ; 10                                       ; Untyped                                                                               ;
; NUMWORDS_A                         ; 1024                                     ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                               ;
; WIDTH_B                            ; 1                                        ; Untyped                                                                               ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                                               ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                               ;
; INIT_FILE                          ; db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_u071                          ; Untyped                                                                               ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_u4m1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; mult_53t     ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; mult_53t     ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; mult_53t     ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; mult_53t     ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; Clock_50to100:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                       ;
; Entity Instance                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 18                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 18                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 18                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 18                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 16                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                       ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                  ;
+---------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                      ;
; Entity Instance                       ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                      ;
;     -- LPM_WIDTHB                     ; 7                                                                                      ;
;     -- LPM_WIDTHP                     ; 15                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                     ;
; Entity Instance                       ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                      ;
;     -- LPM_WIDTHB                     ; 7                                                                                      ;
;     -- LPM_WIDTHP                     ; 15                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                     ;
; Entity Instance                       ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                      ;
;     -- LPM_WIDTHB                     ; 7                                                                                      ;
;     -- LPM_WIDTHP                     ; 15                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                     ;
; Entity Instance                       ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                      ;
;     -- LPM_WIDTHB                     ; 7                                                                                      ;
;     -- LPM_WIDTHP                     ; 15                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3"                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2"                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1"                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0"                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio"                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw       ; Input  ; Info     ; Stuck at GND                                                                        ;
; audio_ints   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse"             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard"          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reg_addr_in[0] ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                           ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                                      ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                                      ;
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; endofline  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; endofframe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hsyncpol   ; Input  ; Info     ; Stuck at GND                                                                        ;
; vsyncpol   ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram"                                            ;
+--------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                ;
+--------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; address_a    ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 9 elements in the same dimension ;
; address_a[8] ; Input  ; Info             ; Stuck at GND                                                                                           ;
; address_b    ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 9 elements in the same dimension ;
; address_b[8] ; Input  ; Info             ; Stuck at VCC                                                                                           ;
; data_b[17]   ; Input  ; Info             ; Stuck at GND                                                                                           ;
; q_b[17]      ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+--------------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram" ;
+---------------+-------+----------+----------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                              ;
+---------------+-------+----------+----------------------------------------------------------------------+
; address_a[10] ; Input ; Info     ; Stuck at GND                                                         ;
; address_b[10] ; Input ; Info     ; Stuck at VCC                                                         ;
+---------------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_to_sdram ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_rw      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; reinit ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom" ;
+---------+-------+----------+--------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                          ;
+---------+-------+----------+--------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                     ;
+---------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; bf_ext_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_out[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ipl_autovector ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu            ; Input  ; Info     ; Stuck at GND                                                                        ;
; fc             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; skipfetch      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regin          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|interrupt_controller:myint" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; int6 ; Input ; Info     ; Stuck at GND                                         ;
; int7 ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|debounce:ps2k_db"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; signal_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|debounce:ps2m_db"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; signal_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; gpio_dir  ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_data ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_vga_dither:mydither"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ored[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oblue[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "statusleds_pwm:myleds" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; power_led[1..0] ; Input ; Info     ; Stuck at GND ;
; disk_led[1..0]  ; Input ; Info     ; Stuck at GND ;
; net_led[1..0]   ; Input ; Info     ; Stuck at GND ;
; odd_led[1..0]   ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Clock_50to100:mypll" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; areset ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 77                          ;
; cycloneiii_ff         ; 4144                        ;
;     CLR               ; 87                          ;
;     CLR SCLR          ; 3                           ;
;     CLR SLD           ; 82                          ;
;     ENA               ; 2306                        ;
;     ENA CLR           ; 454                         ;
;     ENA CLR SLD       ; 50                          ;
;     ENA SCLR          ; 92                          ;
;     ENA SCLR SLD      ; 58                          ;
;     ENA SLD           ; 374                         ;
;     SCLR              ; 27                          ;
;     SCLR SLD          ; 5                           ;
;     SLD               ; 92                          ;
;     plain             ; 514                         ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 7438                        ;
;     arith             ; 1069                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 460                         ;
;         3 data inputs ; 607                         ;
;     normal            ; 6369                        ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 133                         ;
;         2 data inputs ; 584                         ;
;         3 data inputs ; 1482                        ;
;         4 data inputs ; 4161                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 38.60                       ;
; Average LUT depth     ; 11.17                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:39     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jul 29 16:38:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/qmtech_sk_board/c4boardtoplevel.vhd
    Info (12022): Found design unit 1: C4BoardToplevel-RTL File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 93
    Info (12023): Found entity 1: C4BoardToplevel File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/charrom/charrom_rom.vhd
    Info (12022): Found design unit 1: CharROM_ROM-arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CharROM/CharROM_ROM.vhd Line: 17
    Info (12023): Found entity 1: CharROM_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CharROM/CharROM_ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/c4board/statusleds_pwm.vhd
    Info (12022): Found design unit 1: statusleds_pwm-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/statusleds_pwm.vhd Line: 22
    Info (12023): Found entity 1: statusleds_pwm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/statusleds_pwm.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/spi.vhd
    Info (12022): Found design unit 1: spi_interface-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/spi.vhd Line: 32
    Info (12023): Found entity 1: spi_interface File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/spi.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/peripheral_controller.vhd
    Info (12022): Found design unit 1: peripheral_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 110
    Info (12023): Found entity 1: peripheral_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd Line: 80
    Info (12023): Found entity 1: io_ps2_com File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/interrupt_controller.vhd Line: 30
    Info (12023): Found entity 1: interrupt_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/interrupt_controller.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_master.vhd
    Info (12022): Found design unit 1: video_vga_master-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_master.vhd Line: 81
    Info (12023): Found entity 1: video_vga_master File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_master.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_dither.vhd
    Info (12022): Found design unit 1: video_vga_dither-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_dither.vhd Line: 23
    Info (12023): Found entity 1: video_vga_dither File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_dither.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd Line: 101
    Info (12023): Found entity 1: vga_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/chargen.vhd
    Info (12022): Found design unit 1: charactergenerator-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd Line: 29
    Info (12023): Found entity 1: charactergenerator File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/twowaycache.v
    Info (12023): Found entity 1: TwoWayCache File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/sdram.vhd
    Info (12022): Found design unit 1: sdram-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 78
    Info (12023): Found entity 1: sdram File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 28
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/toplevel_config.vhd
    Info (12022): Found design unit 1: Toplevel_Config File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/Toplevel_Config.vhd Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/soc_virtualtoplevel.vhd
    Info (12022): Found design unit 1: VirtualToplevel-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 76
    Info (12023): Found entity 1: VirtualToplevel File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/simple_uart.vhd
    Info (12022): Found design unit 1: simple_uart-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd Line: 37
    Info (12023): Found entity 1: simple_uart File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68kdotc_kernel.vhd
    Info (12022): Found design unit 1: TG68KdotC_Kernel-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd Line: 93
    Info (12023): Found entity 1: TG68KdotC_Kernel File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd Line: 64
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_pack.vhd
    Info (12022): Found design unit 1: TG68K_Pack File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_Pack.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_alu.vhd
    Info (12022): Found design unit 1: TG68K_ALU-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd Line: 73
    Info (12023): Found entity 1: TG68K_ALU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/cascade_timer.vhd
    Info (12022): Found design unit 1: cascade_timer-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd Line: 17
    Info (12023): Found entity 1: cascade_timer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache.vhd
    Info (12022): Found design unit 1: dmacache-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd Line: 41
    Info (12023): Found entity 1: DMACache File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dualportram.vhd
    Info (12022): Found design unit 1: DualPortRAM-arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DualPortRAM.vhd Line: 29
    Info (12023): Found entity 1: DualPortRAM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DualPortRAM.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/debounce.vhd
    Info (12022): Found design unit 1: debounce-RTL File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/Debounce.vhd Line: 18
    Info (12023): Found entity 1: debounce File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/Debounce.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/firmware/sdbootstrap_rom.vhd
    Info (12022): Found design unit 1: sdbootstrap_ROM-arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/Firmware/sdbootstrap_ROM.vhd Line: 23
    Info (12023): Found entity 1: sdbootstrap_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/Firmware/sdbootstrap_ROM.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache_pkg.vhd
    Info (12022): Found design unit 1: DMACache_pkg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache_pkg.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/dmacache_config.vhd
    Info (12022): Found design unit 1: DMACache_config File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/DMACache_config.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacacheram.vhd
    Info (12022): Found design unit 1: DMACacheRAM-RTL File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd Line: 23
    Info (12023): Found entity 1: DMACacheRAM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/poweronreset.vhd
    Info (12022): Found design unit 1: poweronreset-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd Line: 16
    Info (12023): Found entity 1: poweronreset File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_controller.vhd
    Info (12022): Found design unit 1: sound_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd Line: 39
    Info (12023): Found entity 1: sound_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_wrapper.vhd
    Info (12022): Found design unit 1: sound_wrapper-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd Line: 40
    Info (12023): Found entity 1: sound_wrapper File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/risingedge_divider.vhd
    Info (12022): Found design unit 1: risingedge_divider-behavioural File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd Line: 21
    Info (12023): Found entity 1: risingedge_divider File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/hybrid_pwm_sd.v
    Info (12023): Found entity 1: hybrid_pwm_sd File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/fifo_counter.vhd
    Info (12022): Found design unit 1: FIFO_Counter-RTL File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/FIFO_Counter.vhd Line: 22
    Info (12023): Found entity 1: FIFO_Counter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/FIFO_Counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock_50to100.vhd
    Info (12022): Found design unit 1: clock_50to100-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/Clock_50to100.vhd Line: 56
    Info (12023): Found entity 1: Clock_50to100 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/Clock_50to100.vhd Line: 43
Info (12127): Elaborating entity "C4BoardToplevel" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at C4BoardToplevel.vhd(100): used implicit default value for signal "w_debugvalue" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 100
Warning (10873): Using initial value X (don't care) for net "w_power_led[1..0]" at C4BoardToplevel.vhd(112) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 112
Warning (10873): Using initial value X (don't care) for net "w_disk_led[1..0]" at C4BoardToplevel.vhd(113) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 113
Warning (10873): Using initial value X (don't care) for net "w_net_led[1..0]" at C4BoardToplevel.vhd(114) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 114
Warning (10873): Using initial value X (don't care) for net "w_odd_led[1..0]" at C4BoardToplevel.vhd(115) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 115
Info (12128): Elaborating entity "Clock_50to100" for hierarchy "Clock_50to100:mypll" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 163
Info (12128): Elaborating entity "altpll" for hierarchy "Clock_50to100:mypll|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/Clock_50to100.vhd Line: 157
Info (12130): Elaborated megafunction instantiation "Clock_50to100:mypll|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/Clock_50to100.vhd Line: 157
Info (12133): Instantiated megafunction "Clock_50to100:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/Clock_50to100.vhd Line: 157
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_50to100"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_50to100_altpll.v
    Info (12023): Found entity 1: Clock_50to100_altpll File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/clock_50to100_altpll.v Line: 31
Info (12128): Elaborating entity "Clock_50to100_altpll" for hierarchy "Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "statusleds_pwm" for hierarchy "statusleds_pwm:myleds" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 172
Info (12128): Elaborating entity "poweronreset" for hierarchy "poweronreset:myw_reset" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 182
Info (12128): Elaborating entity "debounce" for hierarchy "poweronreset:myw_reset|debounce:mydb" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd Line: 23
Info (12128): Elaborating entity "debounce" for hierarchy "poweronreset:myw_reset|debounce:mydb2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd Line: 29
Info (12128): Elaborating entity "video_vga_dither" for hierarchy "video_vga_dither:mydither" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 191
Info (12128): Elaborating entity "VirtualToplevel" for hierarchy "VirtualToplevel:tg68tst" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 211
Warning (10541): VHDL Signal Declaration warning at SOC_VirtualToplevel.vhd(127): used implicit default value for signal "vga_newframe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 127
Warning (10036): Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(195): object "ps2m_clk_db" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 195
Warning (10036): Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(196): object "ps2k_clk_db" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 196
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(304): signal "clk_fast" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 304
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(316): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 316
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(429): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 429
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(432): signal "clk_fast" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 432
Info (12128): Elaborating entity "debounce" for hierarchy "VirtualToplevel:tg68tst|debounce:ps2m_db" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 223
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "VirtualToplevel:tg68tst|interrupt_controller:myint" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 245
Info (12128): Elaborating entity "TG68KdotC_Kernel" for hierarchy "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 261
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object "illegal_write_mode" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd Line: 228
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object "illegal_read_mode" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd Line: 229
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object "illegal_byteaddr" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd Line: 230
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object "byte" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd Line: 250
Info (12128): Elaborating entity "TG68K_ALU" for hierarchy "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd Line: 293
Warning (10492): VHDL Process Statement warning at TG68K_ALU.vhd(367): signal "reg_QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd Line: 367
Warning (10492): VHDL Process Statement warning at TG68K_ALU.vhd(369): signal "reg_QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd Line: 369
Info (12128): Elaborating entity "sdbootstrap_ROM" for hierarchy "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 285
Info (12128): Elaborating entity "sdram" for hierarchy "VirtualToplevel:tg68tst|sdram:mysdram" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 457
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(81): object "cas_sd_cs" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 81
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(82): object "cas_sd_ras" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(83): object "cas_sd_cas" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(84): object "cas_sd_we" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 84
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(104): object "sdram_slot1_readwrite" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(106): object "sdram_slot2_readwrite" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 106
Warning (10492): VHDL Process Statement warning at sdram.vhd(192): signal "port1_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 192
Warning (10492): VHDL Process Statement warning at sdram.vhd(192): signal "writecache_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 192
Warning (10492): VHDL Process Statement warning at sdram.vhd(192): signal "readcache_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 192
Warning (10492): VHDL Process Statement warning at sdram.vhd(214): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 214
Warning (10492): VHDL Process Statement warning at sdram.vhd(393): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 393
Info (12128): Elaborating entity "TwoWayCache" for hierarchy "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd Line: 294
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(198): truncated value with size 32 to match size of target (10) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 198
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(271): truncated value with size 18 to match size of target (16) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 271
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(281): truncated value with size 18 to match size of target (16) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 281
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(350): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 350
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(362): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 362
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(373): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 373
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(384): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 384
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(395): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 395
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(406): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 406
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(417): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 417
Warning (10034): Output port "data_to_sdram" at TwoWayCache.v(37) has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 37
Info (12128): Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 76
Info (12128): Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v Line: 110
Info (12128): Elaborating entity "DMACache" for hierarchy "VirtualToplevel:tg68tst|DMACache:mydmacache" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 524
Warning (10492): VHDL Process Statement warning at DMACache.vhd(119): signal "internals" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd Line: 119
Warning (10492): VHDL Process Statement warning at DMACache.vhd(119): signal "activechannel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd Line: 119
Warning (10492): VHDL Process Statement warning at DMACache.vhd(120): signal "internals" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd Line: 120
Warning (10492): VHDL Process Statement warning at DMACache.vhd(121): signal "cache_wraddr_lsb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd Line: 121
Info (12128): Elaborating entity "FIFO_Counter" for hierarchy "VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd Line: 81
Info (12128): Elaborating entity "DMACacheRAM" for hierarchy "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd Line: 95
Warning (10492): VHDL Process Statement warning at DMACacheRAM.vhd(41): signal "rdaddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd Line: 41
Info (12128): Elaborating entity "vga_controller" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 557
Warning (10036): Verilog HDL or VHDL warning at vga_controller.vhd(132): object "vga_newframe" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd Line: 132
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(164): signal "reg_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd Line: 164
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(164): signal "req_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd Line: 164
Info (12128): Elaborating entity "video_vga_master" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd Line: 170
Info (12128): Elaborating entity "charactergenerator" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd Line: 202
Warning (10036): Verilog HDL or VHDL warning at chargen.vhd(38): object "upd" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd Line: 38
Info (12128): Elaborating entity "CharROM_ROM" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd Line: 42
Info (12128): Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd Line: 53
Info (12128): Elaborating entity "peripheral_controller" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 588
Warning (10492): VHDL Process Statement warning at peripheral_controller.vhd(177): signal "reg_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 177
Warning (10492): VHDL Process Statement warning at peripheral_controller.vhd(177): signal "req_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 177
Info (12128): Elaborating entity "spi_interface" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 195
Info (12128): Elaborating entity "simple_uart" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 215
Info (12128): Elaborating entity "cascade_timer" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 231
Warning (10492): VHDL Process Statement warning at cascade_timer.vhd(38): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd Line: 38
Info (12128): Elaborating entity "io_ps2_com" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 241
Info (12128): Elaborating entity "sound_wrapper" for hierarchy "VirtualToplevel:tg68tst|sound_wrapper:myaudio" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd Line: 643
Warning (10541): VHDL Signal Declaration warning at sound_wrapper.vhd(20): used implicit default value for signal "reg_data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd Line: 20
Info (12128): Elaborating entity "risingedge_divider" for hierarchy "VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd Line: 64
Warning (10492): VHDL Process Statement warning at risingedge_divider.vhd(27): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd Line: 27
Info (12128): Elaborating entity "sound_controller" for hierarchy "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd Line: 85
Warning (10541): VHDL Signal Declaration warning at sound_controller.vhd(35): used implicit default value for signal "audio_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd Line: 35
Info (12128): Elaborating entity "hybrid_pwm_sd" for hierarchy "hybrid_pwm_sd:\audio2:leftsd" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 272
Warning (10036): Verilog HDL or VHDL warning at hybrid_pwm_sd.v(14): object "din_b" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v Line: 14
Warning (10230): Verilog HDL assignment warning at hybrid_pwm_sd.v(36): truncated value with size 32 to match size of target (5) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v Line: 36
Warning (276020): Inferred RAM node "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile" is uninferred due to asynchronous read logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd Line: 127
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|Mult0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd Line: 76
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|Mult0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd Line: 76
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|Mult0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd Line: 76
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|Mult0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd Line: 76
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf
    Info (12023): Found entity 1: altsyncram_vrd1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_vrd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_umm1.tdf
    Info (12023): Found entity 1: altsyncram_umm1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_umm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ssm1.tdf
    Info (12023): Found entity 1: altsyncram_ssm1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_ssm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fvd1.tdf
    Info (12023): Found entity 1: altsyncram_fvd1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_fvd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ur1.tdf
    Info (12023): Found entity 1: altsyncram_8ur1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_8ur1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u071.tdf
    Info (12023): Found entity 1: altsyncram_u071 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_u071.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u4m1.tdf
    Info (12023): Found entity 1: altsyncram_u4m1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_u4m1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd Line: 76
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd Line: 76
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_53t.tdf
    Info (12023): Found entity 1: mult_53t File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/mult_53t.tdf Line: 29
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[10]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[10]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[9]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[9]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[8]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[8]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[7]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[7]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[15]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[15]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[6]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[6]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[14]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[14]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[5]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[5]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[13]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[13]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[4]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[4]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[12]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[12]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[3]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[3]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[11]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[11]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[2]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[2]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[1]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[1]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
    Warning (13047): Converted the fan-out from the tri-state buffer "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_data[0]" to the node "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[0]" into an OR gate File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd Line: 288
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_sdram_cke" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 49
    Warning (13410): Pin "leds[0]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 89
    Warning (13410): Pin "leds[1]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 89
    Warning (13410): Pin "leds[2]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 89
    Warning (13410): Pin "leds[3]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/QMTECH_SK_Board/C4BoardToplevel.vhd Line: 89
Info (286030): Timing-Driven Synthesis is running
Info (17049): 252 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_umm1:auto_generated|ALTSYNCRAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_Starter_Kit/db/altsyncram_umm1.tdf Line: 73
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: '../../../Board/c4board/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {mypll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {mypll|altpll_component|auto_generated|pll1|clk[0]} {mypll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {mypll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {mypll|altpll_component|auto_generated|pll1|clk[1]} {mypll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {mypll|altpll_component|auto_generated|pll1|clk[2]} {mypll|altpll_component|auto_generated|pll1|clk[2]}
Warning (332174): Ignored filter at constraints.sdc(49): sdram1_clk could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 49
Critical Warning (332049): Ignored create_generated_clock at constraints.sdc(49): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 49
    Info (332050): create_generated_clock -name sd1clk_pin -source [get_pins {mypll|altpll_component|auto_generated|pll1|clk[1]}] [get_ports {sdram1_clk}] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 49
Warning (332174): Ignored filter at constraints.sdc(50): mypll2|altpll_component|auto_generated|pll1|clk[1] could not be matched with a pin File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 50
Warning (332174): Ignored filter at constraints.sdc(50): sdram2_clk could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 50
Critical Warning (332049): Ignored create_generated_clock at constraints.sdc(50): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 50
    Info (332050): create_generated_clock -name sd2clk_pin -source [get_pins {mypll2|altpll_component|auto_generated|pll1|clk[1]}] [get_ports {sdram2_clk}] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 50
Warning (332049): Ignored create_generated_clock at constraints.sdc(50): Argument -source is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 50
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at constraints.sdc(69): sd1_data* could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 69
Warning (332174): Ignored filter at constraints.sdc(69): sd1clk_pin could not be matched with a clock File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 69
Warning (332049): Ignored set_input_delay at constraints.sdc(69): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 69
    Info (332050): set_input_delay -clock sd1clk_pin -max 5.8 [get_ports sd1_data*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 69
Warning (332049): Ignored set_input_delay at constraints.sdc(69): Argument -clock is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 69
Warning (332174): Ignored filter at constraints.sdc(70): sd2_data* could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 70
Warning (332174): Ignored filter at constraints.sdc(70): sd2clk_pin could not be matched with a clock File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 70
Warning (332049): Ignored set_input_delay at constraints.sdc(70): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 70
    Info (332050): set_input_delay -clock sd2clk_pin -max 5.8 [get_ports sd2_data*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 70
Warning (332049): Ignored set_input_delay at constraints.sdc(70): Argument -clock is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 70
Warning (332049): Ignored set_input_delay at constraints.sdc(71): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 71
    Info (332050): set_input_delay -clock sd1clk_pin -min 3.2 [get_ports sd1_data*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 71
Warning (332049): Ignored set_input_delay at constraints.sdc(71): Argument -clock is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 71
Warning (332049): Ignored set_input_delay at constraints.sdc(72): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 72
    Info (332050): set_input_delay -clock sd2clk_pin -min 3.2 [get_ports sd2_data*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 72
Warning (332049): Ignored set_input_delay at constraints.sdc(72): Argument -clock is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 72
Warning (332174): Ignored filter at constraints.sdc(77): altera_reserved_* could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 77
Warning (332049): Ignored set_input_delay at constraints.sdc(77): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 77
    Info (332050): set_input_delay -clock sysclk_slow -min 0.5 [get_ports altera_reserved_*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 77
Warning (332049): Ignored set_input_delay at constraints.sdc(78): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 78
    Info (332050): set_input_delay -clock sysclk_slow -max 1.0 [get_ports altera_reserved_*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 78
Warning (332174): Ignored filter at constraints.sdc(84): sd1* could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 84
Warning (332049): Ignored set_output_delay at constraints.sdc(84): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 84
    Info (332050): set_output_delay -clock sd1clk_pin -max 1.5 [get_ports sd1*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 84
Warning (332049): Ignored set_output_delay at constraints.sdc(84): Argument -clock is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 84
Warning (332174): Ignored filter at constraints.sdc(85): sd2* could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 85
Warning (332049): Ignored set_output_delay at constraints.sdc(85): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 85
    Info (332050): set_output_delay -clock sd2clk_pin -max 1.5 [get_ports sd2*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 85
Warning (332049): Ignored set_output_delay at constraints.sdc(85): Argument -clock is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 85
Warning (332049): Ignored set_output_delay at constraints.sdc(86): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 86
    Info (332050): set_output_delay -clock sd1clk_pin -min -0.8 [get_ports sd1*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 86
Warning (332049): Ignored set_output_delay at constraints.sdc(86): Argument -clock is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 86
Warning (332049): Ignored set_output_delay at constraints.sdc(87): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 87
    Info (332050): set_output_delay -clock sd2clk_pin -min -0.8 [get_ports sd2*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 87
Warning (332049): Ignored set_output_delay at constraints.sdc(87): Argument -clock is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 87
Warning (332174): Ignored filter at constraints.sdc(96): altera_reserved* could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 96
Warning (332049): Ignored set_output_delay at constraints.sdc(96): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 96
    Info (332050): set_output_delay -clock sysclk_slow -max 1.0 [get_ports altera_reserved*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 96
Warning (332049): Ignored set_output_delay at constraints.sdc(97): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 97
    Info (332050): set_output_delay -clock sysclk_slow -min 0.5 [get_ports altera_reserved*] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 97
Warning (332174): Ignored filter at constraints.sdc(115): led_out could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 115
Warning (332049): Ignored set_false_path at constraints.sdc(115): Argument <to> is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 115
    Info (332050): set_false_path -to {led_out} -from {*} File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 115
Warning (332174): Ignored filter at constraints.sdc(116): btn* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 116
Warning (332049): Ignored set_false_path at constraints.sdc(116): Argument <from> is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 116
    Info (332050): set_false_path -from {btn*} -to {*} File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 116
Warning (332174): Ignored filter at constraints.sdc(117): vga_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 117
Warning (332049): Ignored set_false_path at constraints.sdc(117): Argument <to> is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 117
    Info (332050): set_false_path -to {vga_*} -from {*} File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 117
Warning (332174): Ignored filter at constraints.sdc(124): sdram1_clk could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 124
Warning (332049): Ignored set_false_path at constraints.sdc(124): Argument <to> is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 124
    Info (332050): set_false_path -to {sdram1_clk} -from {*} File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 124
Warning (332174): Ignored filter at constraints.sdc(125): sdram2_clk could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 125
Warning (332049): Ignored set_false_path at constraints.sdc(125): Argument <to> is not an object ID File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 125
    Info (332050): set_false_path -to {sdram2_clk} -from {*} File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 125
Warning (332049): Ignored set_multicycle_path at constraints.sdc(135): Argument <from> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 135
    Info (332050): set_multicycle_path -from [get_clocks {sd2clk_pin}] -to [get_clocks {mypll|altpll_component|auto_generated|pll1|clk[0]}] -setup -end 2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 135
Warning (332049): Ignored set_multicycle_path at constraints.sdc(136): Argument <from> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 136
    Info (332050): set_multicycle_path -from [get_clocks {sd1clk_pin}] -to [get_clocks {mypll|altpll_component|auto_generated|pll1|clk[0]}] -setup -end 2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc Line: 136
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000       clk_50
    Info (332111):   10.000 mypll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 mypll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   40.000 mypll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   10.000  sysclk_fast
    Info (332111):   40.000  sysclk_slow
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 916 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 368 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:11
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9765 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 9575 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings
    Info: Peak virtual memory: 4925 megabytes
    Info: Processing ended: Thu Jul 29 16:40:49 2021
    Info: Elapsed time: 00:02:00
    Info: Total CPU time (on all processors): 00:02:17


