============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:34:23 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-64 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[1]/CK->D
          Group: clk
     Startpoint: (R) data_serial_i[1]
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_0_s_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     500          100     
                                              
             Setup:-      16                  
       Uncertainty:-      50                  
     Required Time:=     434                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-      98                  
             Slack:=     -64                  

Exceptions/Constraints:
  input_delay             300             BubbleSort.sdc_line_30_31_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_serial_i[1]          -       -     R     (arrival)      1 11.0   264     0     400    (-,-) 
  g15928/Y                  -       A->Y  F     CLKINVX16      1  3.3    34    27     427    (-,-) 
  g15595__1617/Y            -       B->Y  R     NOR2X1         1  5.0    71    41     468    (-,-) 
  g14826__7098/Y            -       C0->Y F     AOI221X4       1  4.7    37    18     486    (-,-) 
  g14727__7410/Y            -       B0->Y R     OAI2BB1X4      1  3.3    15    12     498    (-,-) 
  DATA_PATH_SF_0_s_reg[1]/D <<<     -     R     DFFRHQX1       1    -     -     0     498    (-,-) 
#--------------------------------------------------------------------------------------------------

