
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
2042default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.32default:defaultZ1-479
¥
Loading clock regions from %s
13*device2n
Z/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
¦
Loading clock buffers from %s
11*device2o
[/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
¦
&Loading clock placement rules from %s
318*place2f
R/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
¤
)Loading package pin functions from %s...
17*device2b
N/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
¢
Loading package from %s
16*device2q
]/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
™
Loading io standards from %s
15*device2c
O/home/raghu/tools/xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301

$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_processing_system7_0_0/dma3_processing_system7_0_0.xdc2default:default24
 dma3_i/processing_system7_0/inst2default:defaultZ20-848
–
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_processing_system7_0_0/dma3_processing_system7_0_0.xdc2default:default24
 dma3_i/processing_system7_0/inst2default:defaultZ20-847
ÿ
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
x/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1_board.xdc2default:default2,
dma3_i/proc_sys_reset/U02default:defaultZ20-848
ˆ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
x/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1_board.xdc2default:default2,
dma3_i/proc_sys_reset/U02default:defaultZ20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2†
r/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc2default:default2,
dma3_i/proc_sys_reset/U02default:defaultZ20-848
Ï
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2,
dma3_i/proc_sys_reset/U02default:default2,
[get_ports ext_reset_in]2default:default2,
dma3_i/proc_sys_reset/U02default:default2ˆ
r/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc2default:default2
552default:default8@Z12-1399
‚
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2†
r/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc2default:default2,
dma3_i/proc_sys_reset/U02default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2~
j/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_cdma_0_0/dma3_axi_cdma_0_0.xdc2default:default2(
dma3_i/axi_cdma_0/U02default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2~
j/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_cdma_0_0/dma3_axi_cdma_0_0.xdc2default:default2(
dma3_i/axi_cdma_0/U02default:defaultZ20-847
–
Parsing XDC File [%s]
179*designutils2`
L/home/raghu/work/vivadoProjects/bmm/dma3.srcs/constrs_1/new/dma3_wrapper.xdc2default:defaultZ20-179
Ÿ
Finished Parsing XDC File [%s]
178*designutils2`
L/home/raghu/work/vivadoProjects/bmm/dma3.srcs/constrs_1/new/dma3_wrapper.xdc2default:defaultZ20-178
›
$Parsing XDC File [%s] for cell '%s'
848*designutils2ž
‰/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_1/dma3_axi_dwidth_converter_0_1_clocks.xdc2default:default26
"dma3_i/axi_dwidth_converter_0/inst2default:defaultZ20-848
¤
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ž
‰/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_1/dma3_axi_dwidth_converter_0_1_clocks.xdc2default:default26
"dma3_i/axi_dwidth_converter_0/inst2default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_50/dma3_auto_us_50_clocks.xdc2default:default2>
*dma3_i/blocka_ic/s00_couplers/auto_us/inst2default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_50/dma3_auto_us_50_clocks.xdc2default:default2>
*dma3_i/blocka_ic/s00_couplers/auto_us/inst2default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_51/dma3_auto_us_51_clocks.xdc2default:default2>
*dma3_i/blocka_ic/s01_couplers/auto_us/inst2default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_51/dma3_auto_us_51_clocks.xdc2default:default2>
*dma3_i/blocka_ic/s01_couplers/auto_us/inst2default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_52/dma3_auto_us_52_clocks.xdc2default:default2>
*dma3_i/blocka_ic/s02_couplers/auto_us/inst2default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_52/dma3_auto_us_52_clocks.xdc2default:default2>
*dma3_i/blocka_ic/s02_couplers/auto_us/inst2default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_53/dma3_auto_us_53_clocks.xdc2default:default2>
*dma3_i/blocka_ic/s03_couplers/auto_us/inst2default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_53/dma3_auto_us_53_clocks.xdc2default:default2>
*dma3_i/blocka_ic/s03_couplers/auto_us/inst2default:defaultZ20-847
‰
$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_54/dma3_auto_us_54_clocks.xdc2default:default2A
-dma3_i/bmm_bram_ic0/s00_couplers/auto_us/inst2default:defaultZ20-848
’
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_54/dma3_auto_us_54_clocks.xdc2default:default2A
-dma3_i/bmm_bram_ic0/s00_couplers/auto_us/inst2default:defaultZ20-847
‰
$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_55/dma3_auto_us_55_clocks.xdc2default:default2A
-dma3_i/bmm_bram_ic0/s01_couplers/auto_us/inst2default:defaultZ20-848
’
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_55/dma3_auto_us_55_clocks.xdc2default:default2A
-dma3_i/bmm_bram_ic0/s01_couplers/auto_us/inst2default:defaultZ20-847
‰
$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_56/dma3_auto_us_56_clocks.xdc2default:default2A
-dma3_i/bmm_bram_ic0/s02_couplers/auto_us/inst2default:defaultZ20-848
’
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_56/dma3_auto_us_56_clocks.xdc2default:default2A
-dma3_i/bmm_bram_ic0/s02_couplers/auto_us/inst2default:defaultZ20-847
‰
$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_57/dma3_auto_us_57_clocks.xdc2default:default2A
-dma3_i/bmm_bram_ic0/s03_couplers/auto_us/inst2default:defaultZ20-848
’
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_57/dma3_auto_us_57_clocks.xdc2default:default2A
-dma3_i/bmm_bram_ic0/s03_couplers/auto_us/inst2default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_58/dma3_auto_us_58_clocks.xdc2default:default2G
3dma3_i/axi_interconnect_0/s00_couplers/auto_us/inst2default:defaultZ20-848
˜
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_58/dma3_auto_us_58_clocks.xdc2default:default2G
3dma3_i/axi_interconnect_0/s00_couplers/auto_us/inst2default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_59/dma3_auto_us_59_clocks.xdc2default:default2G
3dma3_i/axi_interconnect_0/s01_couplers/auto_us/inst2default:defaultZ20-848
˜
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_59/dma3_auto_us_59_clocks.xdc2default:default2G
3dma3_i/axi_interconnect_0/s01_couplers/auto_us/inst2default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_60/dma3_auto_us_60_clocks.xdc2default:default2G
3dma3_i/axi_interconnect_0/s02_couplers/auto_us/inst2default:defaultZ20-848
˜
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_60/dma3_auto_us_60_clocks.xdc2default:default2G
3dma3_i/axi_interconnect_0/s02_couplers/auto_us/inst2default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_61/dma3_auto_us_61_clocks.xdc2default:default2G
3dma3_i/axi_interconnect_0/s03_couplers/auto_us/inst2default:defaultZ20-848
˜
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_61/dma3_auto_us_61_clocks.xdc2default:default2G
3dma3_i/axi_interconnect_0/s03_couplers/auto_us/inst2default:defaultZ20-847
­
Parsing XDC File [%s]
179*designutils2w
c/home/raghu/work/vivadoProjects/bmm/dma3.runs/impl_1/.Xil/Vivado-28077-wallace/dcp/dma3_wrapper.xdc2default:defaultZ20-179
¶
Finished Parsing XDC File [%s]
178*designutils2w
c/home/raghu/work/vivadoProjects/bmm/dma3.runs/impl_1/.Xil/Vivado-28077-wallace/dcp/dma3_wrapper.xdc2default:defaultZ20-178
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
Ú
!Unisim Transformation Summary:
%s111*project2
ˆ  A total of 45 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 35 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:582default:default2
00:01:072default:default2
1499.0392default:default2
773.9612default:defaultZ17-268


End Record