<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:17.043-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:17.031-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:15.640-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:15.591-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:14.370-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:14.257-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:14.248-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:12.223-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:09.547-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:09.251-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:09.235-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:07.988-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:07.713-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:07.699-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:06.434-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:06.423-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:05.133-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:05.117-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:04.802-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:04.795-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:04.489-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:04.466-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:04.214-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:04.206-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel&lt;0>' to 'lpcore_kernel_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.832-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>' to 'cancellation_unit_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.739-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.698-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.682-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_processor_top&lt;0>' to 'event_processor_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.671-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>' to 'state_buffer_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.655-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.633-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.625-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;0>' to 'event_queue_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.578-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.566-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.551-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-649] ap_ctrl_none interface is illegal for lpcore_kernel&lt;0> because it is instantiated in a sequential context" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.325-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top&lt;0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.305-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.275-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.259-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.239-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:03.231-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.856-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.823-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.813-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.796-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.766-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.747-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.739-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top&lt;0>' the outer loop is not a perfect loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.472-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top&lt;0>' the outer loop is not a perfect loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.330-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top&lt;0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.313-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top&lt;0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:02.286-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:92) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.575-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.550-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.547-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.543-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.539-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.531-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.525-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.521-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.517-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.513-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:50:01.509-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'commit_time_stream' (cpp/LPCore.cpp:93:30)" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:48:57.696-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'init_event_stream' (cpp/LPCore.cpp:92:33)" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T17:48:57.684-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
