library ieee;
use ieee.std_logic_1164.all;


entity Compx4 is port (

	input_A_bus : in std_logic_vector(3 downto 0);
	input_B_bus : in std_logic_vector(3 downto 0)
	A_less_B_bus : out std_logic;
	A_equal_B_bus : out std_logic; 
	A_greater_B_bus : out std_logic

); 
end Compx4;

architecture design of Compx4 is

component Compx1  port (
   input_A : in std_logic;
	input_B : in std_logic;
	A_less_B : out std_logic; 
	A_equal_B : out std_logic; 
	A_greater_B : out std_logic
); 
end component Compx1;


begin -- Here the circuit begins

	A_less_B <= (NOT(input_A) AND input_B);
	A_equal_B <= (NOT(input_A XOR input_B)); 
	A_greater_B <= input_A AND NOT(input_B); 
	
		
end design;

