<stg><name>seq_align_Pipeline_VITIS_LOOP_310_11</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %index_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %max_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %max_score_95_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_95_reload

]]></Node>
<StgValue><ssdm name="max_score_95_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %max_score_94_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_94_reload

]]></Node>
<StgValue><ssdm name="max_score_94_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %max_score_93_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_93_reload

]]></Node>
<StgValue><ssdm name="max_score_93_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %max_score_92_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_92_reload

]]></Node>
<StgValue><ssdm name="max_score_92_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %max_score_91_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_91_reload

]]></Node>
<StgValue><ssdm name="max_score_91_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %max_score_90_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_90_reload

]]></Node>
<StgValue><ssdm name="max_score_90_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %max_score_89_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_89_reload

]]></Node>
<StgValue><ssdm name="max_score_89_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %max_score_88_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_88_reload

]]></Node>
<StgValue><ssdm name="max_score_88_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %max_score_87_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_87_reload

]]></Node>
<StgValue><ssdm name="max_score_87_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %max_score_86_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_86_reload

]]></Node>
<StgValue><ssdm name="max_score_86_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %max_score_85_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_85_reload

]]></Node>
<StgValue><ssdm name="max_score_85_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %max_score_84_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_84_reload

]]></Node>
<StgValue><ssdm name="max_score_84_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %max_score_83_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_83_reload

]]></Node>
<StgValue><ssdm name="max_score_83_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %max_score_82_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_82_reload

]]></Node>
<StgValue><ssdm name="max_score_82_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %max_score_81_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_81_reload

]]></Node>
<StgValue><ssdm name="max_score_81_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %max_score_80_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_80_reload

]]></Node>
<StgValue><ssdm name="max_score_80_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %max_score_79_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_79_reload

]]></Node>
<StgValue><ssdm name="max_score_79_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %max_score_78_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_78_reload

]]></Node>
<StgValue><ssdm name="max_score_78_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %max_score_77_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_77_reload

]]></Node>
<StgValue><ssdm name="max_score_77_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %max_score_76_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_76_reload

]]></Node>
<StgValue><ssdm name="max_score_76_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %max_score_75_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_75_reload

]]></Node>
<StgValue><ssdm name="max_score_75_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %max_score_74_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_74_reload

]]></Node>
<StgValue><ssdm name="max_score_74_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %max_score_73_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_73_reload

]]></Node>
<StgValue><ssdm name="max_score_73_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %max_score_72_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_72_reload

]]></Node>
<StgValue><ssdm name="max_score_72_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %max_score_71_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_71_reload

]]></Node>
<StgValue><ssdm name="max_score_71_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %max_score_70_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_70_reload

]]></Node>
<StgValue><ssdm name="max_score_70_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %max_score_69_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_69_reload

]]></Node>
<StgValue><ssdm name="max_score_69_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %max_score_68_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_68_reload

]]></Node>
<StgValue><ssdm name="max_score_68_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %max_score_67_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_67_reload

]]></Node>
<StgValue><ssdm name="max_score_67_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %max_score_66_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_66_reload

]]></Node>
<StgValue><ssdm name="max_score_66_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %max_score_65_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_65_reload

]]></Node>
<StgValue><ssdm name="max_score_65_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %max_score_64_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_64_reload

]]></Node>
<StgValue><ssdm name="max_score_64_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %index

]]></Node>
<StgValue><ssdm name="index_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %max_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max

]]></Node>
<StgValue><ssdm name="max_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i6 0, i6 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i32 %max_read, i32 %max_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i32 %index_read, i32 %index_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:40 %br_ln0 = br void %for.body279

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body279:0 %r_1 = load i6 %r

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body279:1 %icmp_ln310 = icmp_eq  i6 %r_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body279:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body279:3 %add_ln310 = add i6 %r_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body279:4 %br_ln310 = br i1 %icmp_ln310, void %for.body279.split, void %for.end289_ifconv.exitStub

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body279.split:0 %index_1_load_1 = load i32 %index_1

]]></Node>
<StgValue><ssdm name="index_1_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body279.split:1 %max_1_load_1 = load i32 %max_1

]]></Node>
<StgValue><ssdm name="max_1_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body279.split:2 %specpipeline_ln312 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln312"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body279.split:3 %specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="6">
<![CDATA[
for.body279.split:4 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i6, i32 %max_score_64_reload_read, i32 %max_score_65_reload_read, i32 %max_score_66_reload_read, i32 %max_score_67_reload_read, i32 %max_score_68_reload_read, i32 %max_score_69_reload_read, i32 %max_score_70_reload_read, i32 %max_score_71_reload_read, i32 %max_score_72_reload_read, i32 %max_score_73_reload_read, i32 %max_score_74_reload_read, i32 %max_score_75_reload_read, i32 %max_score_76_reload_read, i32 %max_score_77_reload_read, i32 %max_score_78_reload_read, i32 %max_score_79_reload_read, i32 %max_score_80_reload_read, i32 %max_score_81_reload_read, i32 %max_score_82_reload_read, i32 %max_score_83_reload_read, i32 %max_score_84_reload_read, i32 %max_score_85_reload_read, i32 %max_score_86_reload_read, i32 %max_score_87_reload_read, i32 %max_score_88_reload_read, i32 %max_score_89_reload_read, i32 %max_score_90_reload_read, i32 %max_score_91_reload_read, i32 %max_score_92_reload_read, i32 %max_score_93_reload_read, i32 %max_score_94_reload_read, i32 %max_score_95_reload_read, i6 %r_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body279.split:5 %icmp_ln313 = icmp_slt  i32 %max_1_load_1, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="6">
<![CDATA[
for.body279.split:6 %trunc_ln313 = trunc i6 %r_1

]]></Node>
<StgValue><ssdm name="trunc_ln313"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="5">
<![CDATA[
for.body279.split:7 %zext_ln313 = zext i5 %trunc_ln313

]]></Node>
<StgValue><ssdm name="zext_ln313"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body279.split:8 %select_ln313 = select i1 %icmp_ln313, i32 %zext_ln313, i32 %index_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln313"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body279.split:9 %select_ln313_1 = select i1 %icmp_ln313, i32 %tmp_4, i32 %max_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln313_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body279.split:10 %store_ln310 = store i6 %add_ln310, i6 %r

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body279.split:11 %store_ln310 = store i32 %select_ln313_1, i32 %max_1

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body279.split:12 %store_ln310 = store i32 %select_ln313, i32 %index_1

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.body279.split:13 %br_ln310 = br void %for.body279

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end289_ifconv.exitStub:0 %index_1_load = load i32 %index_1

]]></Node>
<StgValue><ssdm name="index_1_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end289_ifconv.exitStub:1 %max_1_load = load i32 %max_1

]]></Node>
<StgValue><ssdm name="max_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end289_ifconv.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_1_out, i32 %max_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end289_ifconv.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %index_1_out, i32 %index_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
for.end289_ifconv.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
