# Basys3 Digital Logic Foundations (VHDL / Verilog)

## Overview

This module contains foundational FPGA projects implemented on the Basys3 development board using Xilinx Vivado.

The projects focus on core digital logic concepts including multiplexer design, block design integration, and multi-module hardware system implementation using VHDL and Verilog.



## Projects Included

### Two-to-One Multiplexer (VHDL)

Implements a 2:1 multiplexer using VHDL.

Features:
- Behavioral HDL design
- Constraint mapping using .xdc files
- FPGA synthesis and bitstream generation
- Hardware deployment to Basys3 board

Concepts demonstrated:
- Combinational logic design
- HDL coding structure
- FPGA toolchain workflow



### Vivado Block Design Integration

Implements a hardware system using Vivado IP Integrator.

Features:
- Block design schematic creation
- HDL wrapper generation
- Constraint mapping to physical FPGA pins
- Full synthesis and implementation flow

Concepts demonstrated:
- System-level digital design
- IP-based hardware integration
- FPGA project structuring



### Multi-Module Digital System

Expands on previous designs with multi-module hardware integration.

Features:
- Modular HDL architecture
- Structured system hierarchy
- Bitstream generation and hardware validation

Concepts demonstrated:
- Hierarchical digital design
- Multi-file HDL organization
- FPGA deployment workflow



## Tools Used

- Xilinx Vivado
- Basys3 FPGA Development Board
- VHDL
- Verilog
