
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/fifo_if.v; read_verilog ../hdl/soc/app.v; read_verilog ../hdl/soc/soc.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/fifo_if.v
Parsing Verilog input from `../../common/hdl/fifo_if.v' to AST representation.
Generating RTLIL representation for module `\fifo_if'.
Note: Assuming pure combinatorial block at ../../common/hdl/fifo_if.v:104.4-119.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../hdl/soc/app.v
Parsing Verilog input from `../hdl/soc/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/soc/app.v:87.4-166.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../hdl/soc/soc.v
Parsing Verilog input from `../hdl/soc/soc.v' to AST representation.
Generating RTLIL representation for module `\soc'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top soc; write_json output/soc/soc.json' --

13. Executing SYNTH_ICE40 pass.

13.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.2.1. Analyzing design hierarchy..
Top module:  \soc
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

13.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

13.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

13.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

13.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc'.

13.2.10. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

13.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

13.2.13. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

13.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

13.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo'.

13.2.16. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:             $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo
Used module:             $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler

13.2.17. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:             $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo
Used module:             $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 12 unused modules.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
Cleaned up 1 empty switch.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1274 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1267 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1263 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1256 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1253 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1250 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1247 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1244 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1236 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1229 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1225 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1218 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1215 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1212 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1209 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1206 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$../hdl/soc/soc.v:86$1026 in module soc.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/soc.v:73$1024 in module soc.
Marked 8 switch rules as full_case in process $proc$../hdl/soc/app.v:87$1006 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:67$1004 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:41$998 in module app.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:104$995 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:79$980 in module fifo_if.
Marked 2 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:50$971 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$968 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:91$2375 in module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:309$1940 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:277$1938 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:251$1924 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:203$2742 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:170$2703 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$2686 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$2668 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:207$2656 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:174$2640 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$2608 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$2606 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 88 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:337$2400 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:307$2398 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:286$2389 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$2379 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$1511 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$1495 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1466 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1456 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1454 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1438 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1438 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1436 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1426 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 1 dead cases.

13.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 31 redundant assignments.
Promoted 123 assignments to connections.

13.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1277'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1273'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1266'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1262'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1255'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1252'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1249'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1246'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1243'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1241'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1239'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1235'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1228'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1224'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1214'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1211'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1205'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1203'.
  Set init value: \Q = 1'0

13.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1274'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1263'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1253'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1247'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1236'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1225'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1215'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1209'.
Found async reset \rstn in `\soc.$proc$../hdl/soc/soc.v:86$1026'.
Found async reset \lock in `\soc.$proc$../hdl/soc/soc.v:73$1024'.
Found async reset \rstn in `\app.$proc$../hdl/soc/app.v:67$1004'.
Found async reset \rstn_i in `\app.$proc$../hdl/soc/app.v:41$998'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$980'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$971'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
Found async reset \rstn_i in `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2375'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1924'.
Found async reset \app_rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2742'.
Found async reset \rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
Found async reset \rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2686'.
Found async reset \rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2668'.
Found async reset \app_rstn_i in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2656'.
Found async reset \rstn_i in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2640'.
Found async reset \rstn_i in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2606'.
Found async reset \rstn in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2389'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2379'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1466'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1454'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1426'.

13.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1277'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1274'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1273'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1267'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1266'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1263'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1262'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1256'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1255'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1253'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1252'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1250'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1249'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1247'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1246'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1244'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1243'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1242'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1241'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1240'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1239'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1236'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1235'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1229'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1228'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1225'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1224'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1215'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1214'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1211'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1208'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1205'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1204'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1203'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1202'.
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:86$1026'.
     1/2: $0\sleep_sq[1:0]
     2/2: $0\up_cnt[20:0]
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:73$1024'.
     1/1: $0\rstn_sync[1:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:87$1006'.
     1/15: $5\status_d[3:0]
     2/15: $4\status_d[3:0]
     3/15: $4\data_d[7:0]
     4/15: $3\data_d[7:0]
     5/15: $2\data_d[7:0]
     6/15: $3\status_d[3:0]
     7/15: $2\status_d[3:0]
     8/15: $1\status_d[3:0]
     9/15: $1\fifo_sel[0:0]
    10/15: $1\cpu_wr[0:0]
    11/15: $1\cpu_rd[0:0]
    12/15: $1\cpu_addr[1:0]
    13/15: $1\cpu_wrdata[7:0]
    14/15: $1\fifo_irq_d[0:0]
    15/15: $1\data_d[7:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:67$1004'.
     1/3: $0\data_q[7:0]
     2/3: $0\fifo_irq_q[0:0]
     3/3: $0\status_q[3:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:41$998'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$995'.
     1/1: $1\rdata[7:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$980'.
     1/5: $0\out_irq_q[0:0]
     2/5: $0\started_q[0:0]
     3/5: $0\out_ready_q[0:0]
     4/5: $0\out_buffer_q[7:0]
     5/5: $0\addr_q[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$971'.
     1/3: $0\in_irq_q[0:0]
     2/3: $0\in_buffer_q[7:0]
     3/3: $0\in_valid_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2375'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
     1/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.$result[7:0]$2043 [7]
     2/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.$result[7:0]$2043 [5]
     3/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.$result[7:0]$2043 [4]
     4/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.$result[7:0]$2043 [3]
     5/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.$result[7:0]$2043 [2]
     6/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.$result[7:0]$2043 [1]
     7/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.$result[7:0]$2043 [0]
     8/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.$result[7:0]$2040 [7]
     9/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.$result[7:0]$2040 [4]
    10/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.$result[7:0]$2040 [3]
    11/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.$result[7:0]$2040 [2]
    12/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.$result[7:0]$2040 [1]
    13/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.$result[7:0]$2040 [0]
    14/291: $3\dataout_toggle_d[15:0] [15:1]
    15/291: $3\dataout_toggle_d[15:0] [0]
    16/291: $9\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2340
    17/291: $8\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2336
    18/291: $7\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2332
    19/291: $6\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2328
    20/291: $5\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2324
    21/291: $4\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2320
    22/291: $3\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2316
    23/291: $25\phy_state_d[3:0]
    24/291: $6\in_ready[0:0]
    25/291: $3\datain_toggle_d[15:0] [0]
    26/291: $5\in_ready[0:0]
    27/291: $5\tx_data[7:0]
    28/291: $10\pid_d[3:0]
    29/291: $23\phy_state_d[3:0]
    30/291: $4\tx_data[7:0]
    31/291: $9\pid_d[3:0]
    32/291: $4\in_ready[0:0]
    33/291: $22\phy_state_d[3:0]
    34/291: $3\tx_data[7:0]
    35/291: $8\pid_d[3:0]
    36/291: $3\in_ready[0:0]
    37/291: $2\data_d[15:0] [15:8]
    38/291: $9\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$2277
    39/291: $8\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$2273
    40/291: $7\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$2269
    41/291: $6\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$2265
    42/291: $5\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$2261
    43/291: $4\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$2257
    44/291: $3\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$2253
    45/291: $7\pid_d[3:0]
    46/291: $14\dataout_toggle_d[15:0]
    47/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:462$1908[15:0]$2243
    48/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:462$1907[15:0]$2242
    49/291: $6\pid_d[3:0]
    50/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:462$1908[15:0]$2240
    51/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:462$1907[15:0]$2239
    52/291: $13\dataout_toggle_d[15:0]
    53/291: $15\out_eop[0:0]
    54/291: $12\dataout_toggle_d[15:0]
    55/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:453$1906[15:0]$2228
    56/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:453$1905[15:0]$2227
    57/291: $5\out_err[0:0]
    58/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:462$1908[15:0]$2220
    59/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:462$1907[15:0]$2219
    60/291: $11\dataout_toggle_d[15:0]
    61/291: $5\pid_d[3:0]
    62/291: $21\phy_state_d[3:0]
    63/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:453$1906[15:0]$2218
    64/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:453$1905[15:0]$2217
    65/291: $14\out_eop[0:0]
    66/291: $4\out_err[0:0]
    67/291: $11\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2214
    68/291: $10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210
    69/291: $9\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2206
    70/291: $8\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2202
    71/291: $7\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2198
    72/291: $6\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2194
    73/291: $5\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2190
    74/291: $4\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2186
    75/291: $3\out_valid[0:0]
    76/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:462$1908[15:0]$2183
    77/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:462$1907[15:0]$2182
    78/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:453$1906[15:0]$2181
    79/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:453$1905[15:0]$2180
    80/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1904.i[3:0]$2179
    81/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1904.crc[15:0]$2178
    82/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1904.data[7:0]$2177
    83/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2176
    84/291: $13\out_eop[0:0]
    85/291: $3\out_err[0:0]
    86/291: $10\dataout_toggle_d[15:0]
    87/291: $4\pid_d[3:0]
    88/291: $20\phy_state_d[3:0]
    89/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.$result[7:0]$2043 [6]
    90/291: $9\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2169
    91/291: $8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165
    92/291: $7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161
    93/291: $6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157
    94/291: $5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153
    95/291: $4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149
    96/291: $3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145
    97/291: $19\phy_state_d[3:0]
    98/291: $24\phy_state_d[3:0]
    99/291: $9\dataout_toggle_d[0:0]
   100/291: $13\datain_toggle_d[0:0]
   101/291: $18\phy_state_d[3:0]
   102/291: $11\out_eop[0:0]
   103/291: $8\dataout_toggle_d[0:0]
   104/291: $12\datain_toggle_d[0:0]
   105/291: $10\out_eop[0:0]
   106/291: $7\dataout_toggle_d[0:0]
   107/291: $11\datain_toggle_d[0:0]
   108/291: $17\phy_state_d[3:0]
   109/291: $5\frame_d[10:0]
   110/291: $9\out_eop[0:0]
   111/291: $6\dataout_toggle_d[0:0]
   112/291: $10\datain_toggle_d[0:0]
   113/291: $5\endp_d[3:0]
   114/291: $5\addr_d[6:0]
   115/291: $16\phy_state_d[3:0]
   116/291: $8\out_eop[0:0]
   117/291: $5\dataout_toggle_d[0:0]
   118/291: $9\datain_toggle_d[0:0]
   119/291: $4\frame_d[10:0]
   120/291: $4\endp_d[3:0]
   121/291: $4\addr_d[6:0]
   122/291: $15\phy_state_d[3:0]
   123/291: $14\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2134
   124/291: $13\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2130
   125/291: $12\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2126
   126/291: $11\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2122
   127/291: $10\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2118
   128/291: $9\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2114
   129/291: $8\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2110
   130/291: $7\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2106
   131/291: $6\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2102
   132/291: $5\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2098
   133/291: $4\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2094
   134/291: $7\out_eop[0:0]
   135/291: $4\dataout_toggle_d[0:0]
   136/291: $8\datain_toggle_d[0:0]
   137/291: $3\frame_d[10:0]
   138/291: $3\endp_d[3:0]
   139/291: $3\addr_d[6:0]
   140/291: $14\phy_state_d[3:0]
   141/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1902.i[2:0]$2091
   142/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1902.$result[4:0]$2089 [3]
   143/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1902.$result[4:0]$2089 [2]
   144/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1902.$result[4:0]$2089 [1]
   145/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1902.$result[4:0]$2089 [0]
   146/291: $12\out_eop[0:0]
   147/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1902.data[4:0]$2090
   148/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1901.i[3:0]$2088
   149/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2086
   150/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1901.data[10:0]$2087
   151/291: $2\data_d[15:0] [7:0]
   152/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.$result[7:0]$2040 [5]
   153/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1902.$result[4:0]$2089 [4]
   154/291: $10\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$2281
   155/291: $13\phy_state_d[3:0]
   156/291: $11\phy_state_d[3:0]
   157/291: $6\in_data_ack[0:0]
   158/291: $6\out_eop[0:0]
   159/291: $7\datain_toggle_d[15:0]
   160/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:382$1900[15:0]$2072
   161/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:382$1899[15:0]$2071
   162/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:382$1900[15:0]$2067
   163/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:382$1899[15:0]$2066
   164/291: $5\in_data_ack[0:0]
   165/291: $5\out_eop[0:0]
   166/291: $6\datain_toggle_d[15:0]
   167/291: $10\phy_state_d[3:0]
   168/291: $9\phy_state_d[3:0]
   169/291: $8\phy_state_d[3:0]
   170/291: $7\phy_state_d[3:0]
   171/291: $6\phy_state_d[3:0]
   172/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:382$1900[15:0]$2053
   173/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:382$1899[15:0]$2052
   174/291: $4\in_data_ack[0:0]
   175/291: $4\out_eop[0:0]
   176/291: $5\datain_toggle_d[15:0]
   177/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:382$1900[15:0]$2051
   178/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:382$1899[15:0]$2050
   179/291: $3\in_data_ack[0:0]
   180/291: $3\out_eop[0:0]
   181/291: $4\datain_toggle_d[15:0]
   182/291: $5\phy_state_d[3:0]
   183/291: $3\pid_d[3:0]
   184/291: $4\phy_state_d[3:0]
   185/291: $3\phy_state_d[3:0]
   186/291: $2\phy_state_d[3:0]
   187/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.i[3:0]$2045
   188/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1912.data[7:0]$2044
   189/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.$result[7:0]$2040 [6]
   190/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.i[3:0]$2042
   191/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1911.data[7:0]$2041
   192/291: $3\datain_toggle_d[15:0] [15:1]
   193/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1910.i[3:0]$2039
   194/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1910.crc[15:0]$2038
   195/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1910.data[7:0]$2037
   196/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2036
   197/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1909.i[3:0]$2035
   198/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1909.crc[15:0]$2034
   199/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1909.data[7:0]$2033
   200/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$2032
   201/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:462$1908[15:0]$2031
   202/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:462$1907[15:0]$2030
   203/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:453$1906[15:0]$2029
   204/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:453$1905[15:0]$2028
   205/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1904.i[3:0]$2027
   206/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1904.crc[15:0]$2026
   207/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1904.data[7:0]$2025
   208/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2024
   209/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1903.i[3:0]$2023
   210/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1903.crc[15:0]$2022
   211/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1903.data[7:0]$2021
   212/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2020
   213/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1902.i[2:0]$2019
   214/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1902.data[4:0]$2018
   215/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1902.$result[4:0]$2017
   216/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1901.i[3:0]$2016
   217/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1901.data[10:0]$2015
   218/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2014
   219/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:382$1900[15:0]$2013
   220/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:382$1899[15:0]$2012
   221/291: $2\in_req[0:0]
   222/291: $2\in_ready[0:0]
   223/291: $2\tx_valid[0:0]
   224/291: $2\tx_data[7:0]
   225/291: $2\in_data_ack[0:0]
   226/291: $2\out_eop[0:0]
   227/291: $2\out_err[0:0]
   228/291: $2\out_valid[0:0]
   229/291: $2\in_byte_d[3:0]
   230/291: $10\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2173
   231/291: $10\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2344
   232/291: $2\crc16_d[15:0]
   233/291: $2\frame_d[10:0]
   234/291: $2\endp_d[3:0]
   235/291: $2\addr_d[6:0]
   236/291: $2\pid_d[3:0]
   237/291: $12\phy_state_d[3:0]
   238/291: $1\out_err[0:0]
   239/291: $1\phy_state_d[3:0]
   240/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1912.i[3:0]$2011
   241/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1912.data[7:0]$2010
   242/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1912.$result[7:0]$2009
   243/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1911.i[3:0]$2008
   244/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1911.data[7:0]$2007
   245/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1911.$result[7:0]$2006
   246/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1910.i[3:0]$2005
   247/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1910.crc[15:0]$2004
   248/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1910.data[7:0]$2003
   249/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1910.$result[15:0]$2002
   250/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1909.i[3:0]$2001
   251/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1909.crc[15:0]$2000
   252/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1909.data[7:0]$1999
   253/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1909.$result[15:0]$1998
   254/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:462$1908[15:0]$1997
   255/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:462$1907[15:0]$1996
   256/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:453$1906[15:0]$1995
   257/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:453$1905[15:0]$1994
   258/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1904.i[3:0]$1993
   259/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1904.crc[15:0]$1992
   260/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1904.data[7:0]$1991
   261/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$1990
   262/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1903.i[3:0]$1989
   263/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1903.crc[15:0]$1988
   264/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1903.data[7:0]$1987
   265/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$1986
   266/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1902.i[2:0]$1985
   267/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1902.data[4:0]$1984
   268/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1902.$result[4:0]$1983
   269/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1901.i[3:0]$1982
   270/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1901.data[10:0]$1981
   271/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$1980
   272/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:382$1900[15:0]$1979
   273/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:382$1899[15:0]$1978
   274/291: $1\in_req[0:0]
   275/291: $1\in_ready[0:0]
   276/291: $1\tx_valid[0:0]
   277/291: $1\tx_data[7:0]
   278/291: $1\in_data_ack[0:0]
   279/291: $1\out_eop[0:0]
   280/291: $1\out_valid[0:0]
   281/291: $1\in_byte_d[3:0]
   282/291: $2\dataout_toggle_d[15:0]
   283/291: $2\datain_toggle_d[15:0]
   284/291: $1\crc16_d[15:0]
   285/291: $1\frame_d[10:0]
   286/291: $1\endp_d[3:0]
   287/291: $1\addr_d[6:0]
   288/291: $1\pid_d[3:0]
   289/291: $1\data_d[15:0]
   290/291: $1\dataout_toggle_d[1:1]
   291/291: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1924'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2742'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
     1/19: $5$lookahead\in_fifo_q$2702[71:0]$2727
     2/19: $5$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2664[71:0]$2726
     3/19: $5$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2663[71:0]$2725
     4/19: $4$lookahead\in_fifo_q$2702[71:0]$2723
     5/19: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2664[71:0]$2722
     6/19: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2663[71:0]$2721
     7/19: $3$lookahead\in_fifo_q$2702[71:0]$2719
     8/19: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2664[71:0]$2718
     9/19: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2663[71:0]$2717
    10/19: $2$lookahead\in_fifo_q$2702[71:0]$2714
    11/19: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2664[71:0]$2713
    12/19: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2663[71:0]$2712
    13/19: $1$lookahead\in_fifo_q$2702[71:0]$2710
    14/19: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2664[71:0]$2709
    15/19: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2663[71:0]$2708
    16/19: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
    17/19: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    18/19: $0\delay_in_cnt_q[1:0]
    19/19: $0\in_last_q[3:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2686'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2668'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2656'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2640'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2605[71:0]$2622
     5/23: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2604[71:0]$2621
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2605[71:0]$2616
    14/23: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2604[71:0]$2615
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2605[71:0]$2613
    21/23: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2604[71:0]$2612
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2606'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
     1/214: $18\state_d[2:0]
     2/214: $17\state_d[2:0]
     3/214: $16\state_d[2:0]
     4/214: $14\in_valid[0:0]
     5/214: $9\in_data[7:0]
     6/214: $13\in_valid[0:0]
     7/214: $8\in_data[7:0]
     8/214: $12\in_valid[0:0]
     9/214: $7\in_data[7:0]
    10/214: $12\byte_cnt_d[6:0]
    11/214: $15\state_d[2:0]
    12/214: $14\state_d[2:0]
    13/214: $13\state_d[2:0]
    14/214: $11\in_valid[0:0]
    15/214: $6\in_data[7:0]
    16/214: $11\byte_cnt_d[6:0]
    17/214: $12\state_d[2:0]
    18/214: $10\in_valid[0:0]
    19/214: $5\in_data[7:0]
    20/214: $10\byte_cnt_d[6:0]
    21/214: $9\in_valid[0:0]
    22/214: $4\in_data[7:0]
    23/214: $9\byte_cnt_d[6:0]
    24/214: $11\state_d[2:0]
    25/214: $9\in_zlp[0:0]
    26/214: $11\in_toggle_reset[0:0]
    27/214: $11\out_toggle_reset[0:0]
    28/214: $11\dev_state_dd[1:0]
    29/214: $10\dev_state_dd[1:0]
    30/214: $10\addr_dd[6:0]
    31/214: $10\out_toggle_reset[0:0]
    32/214: $10\in_toggle_reset[0:0]
    33/214: $10\state_d[2:0]
    34/214: $9\out_toggle_reset[0:0]
    35/214: $9\in_toggle_reset[0:0]
    36/214: $9\addr_dd[6:0]
    37/214: $9\dev_state_dd[1:0]
    38/214: $8\out_toggle_reset[0:0]
    39/214: $8\in_toggle_reset[0:0]
    40/214: $8\addr_dd[6:0]
    41/214: $8\dev_state_dd[1:0]
    42/214: $9\state_d[2:0]
    43/214: $8\in_valid[0:0]
    44/214: $8\in_zlp[0:0]
    45/214: $8\byte_cnt_d[6:0]
    46/214: $8\state_d[2:0]
    47/214: $7\out_toggle_reset[0:0]
    48/214: $7\in_toggle_reset[0:0]
    49/214: $7\in_valid[0:0]
    50/214: $7\in_zlp[0:0]
    51/214: $7\addr_dd[6:0]
    52/214: $7\dev_state_dd[1:0]
    53/214: $7\byte_cnt_d[6:0]
    54/214: $7\state_d[2:0]
    55/214: $6\out_toggle_reset[0:0]
    56/214: $6\in_toggle_reset[0:0]
    57/214: $6\in_valid[0:0]
    58/214: $6\in_zlp[0:0]
    59/214: $6\addr_dd[6:0]
    60/214: $6\dev_state_dd[1:0]
    61/214: $6\byte_cnt_d[6:0]
    62/214: $5\out_toggle_reset[0:0]
    63/214: $5\in_toggle_reset[0:0]
    64/214: $5\in_valid[0:0]
    65/214: $5\in_zlp[0:0]
    66/214: $5\addr_dd[6:0]
    67/214: $5\dev_state_dd[1:0]
    68/214: $5\byte_cnt_d[6:0]
    69/214: $6\state_d[2:0]
    70/214: $65\req_d[3:0]
    71/214: $64\req_d[3:0]
    72/214: $63\req_d[3:0]
    73/214: $62\req_d[3:0]
    74/214: $9\max_length_d[6:0]
    75/214: $61\req_d[3:0]
    76/214: $60\req_d[3:0]
    77/214: $59\req_d[3:0]
    78/214: $8\max_length_d[6:0]
    79/214: $58\req_d[3:0]
    80/214: $57\req_d[3:0]
    81/214: $56\req_d[3:0]
    82/214: $55\req_d[3:0]
    83/214: $7\max_length_d[6:0]
    84/214: $54\req_d[3:0]
    85/214: $53\req_d[3:0]
    86/214: $52\req_d[3:0]
    87/214: $6\max_length_d[6:0]
    88/214: $51\req_d[3:0]
    89/214: $50\req_d[3:0]
    90/214: $49\req_d[3:0]
    91/214: $48\req_d[3:0]
    92/214: $47\req_d[3:0]
    93/214: $46\req_d[3:0]
    94/214: $45\req_d[3:0]
    95/214: $44\req_d[3:0]
    96/214: $43\req_d[3:0]
    97/214: $42\req_d[3:0]
    98/214: $41\req_d[3:0]
    99/214: $40\req_d[3:0]
   100/214: $39\req_d[3:0]
   101/214: $38\req_d[3:0]
   102/214: $37\req_d[3:0]
   103/214: $36\req_d[3:0]
   104/214: $35\req_d[3:0]
   105/214: $34\req_d[3:0]
   106/214: $33\req_d[3:0]
   107/214: $32\req_d[3:0]
   108/214: $31\req_d[3:0]
   109/214: $30\req_d[3:0]
   110/214: $29\req_d[3:0]
   111/214: $28\req_d[3:0]
   112/214: $27\req_d[3:0]
   113/214: $8\dev_state_d[1:0]
   114/214: $26\req_d[3:0]
   115/214: $7\dev_state_d[1:0]
   116/214: $25\req_d[3:0]
   117/214: $7\addr_d[6:0]
   118/214: $24\req_d[3:0]
   119/214: $23\req_d[3:0]
   120/214: $22\req_d[3:0]
   121/214: $21\req_d[3:0]
   122/214: $20\req_d[3:0]
   123/214: $19\req_d[3:0]
   124/214: $18\req_d[3:0]
   125/214: $6\dev_state_d[1:0]
   126/214: $6\addr_d[6:0]
   127/214: $17\req_d[3:0]
   128/214: $16\req_d[3:0]
   129/214: $15\req_d[3:0]
   130/214: $14\req_d[3:0]
   131/214: $13\req_d[3:0]
   132/214: $12\req_d[3:0]
   133/214: $11\req_d[3:0]
   134/214: $10\req_d[3:0]
   135/214: $9\req_d[3:0]
   136/214: $8\req_d[3:0]
   137/214: $7\req_d[3:0]
   138/214: $6\req_d[3:0]
   139/214: $5\req_d[3:0]
   140/214: $5\rec_d[1:0]
   141/214: $5\class_d[0:0]
   142/214: $5\in_dir_d[0:0]
   143/214: $5\in_endp_d[0:0]
   144/214: $5\dev_state_d[1:0]
   145/214: $5\max_length_d[6:0]
   146/214: $5\addr_d[6:0]
   147/214: $4\in_endp_d[0:0]
   148/214: $4\dev_state_d[1:0]
   149/214: $4\req_d[3:0]
   150/214: $4\rec_d[1:0]
   151/214: $4\class_d[0:0]
   152/214: $4\in_dir_d[0:0]
   153/214: $4\max_length_d[6:0]
   154/214: $4\addr_d[6:0]
   155/214: $4\byte_cnt_d[6:0]
   156/214: $4\out_toggle_reset[0:0]
   157/214: $4\in_toggle_reset[0:0]
   158/214: $4\in_valid[0:0]
   159/214: $4\in_zlp[0:0]
   160/214: $4\addr_dd[6:0]
   161/214: $4\dev_state_dd[1:0]
   162/214: $5\state_d[2:0]
   163/214: $3\out_toggle_reset[0:0]
   164/214: $3\in_toggle_reset[0:0]
   165/214: $3\in_valid[0:0]
   166/214: $3\in_zlp[0:0]
   167/214: $3\in_data[7:0]
   168/214: $3\in_endp_d[0:0]
   169/214: $3\addr_dd[6:0]
   170/214: $3\dev_state_dd[1:0]
   171/214: $3\dev_state_d[1:0]
   172/214: $3\req_d[3:0]
   173/214: $3\rec_d[1:0]
   174/214: $3\class_d[0:0]
   175/214: $3\in_dir_d[0:0]
   176/214: $3\max_length_d[6:0]
   177/214: $3\byte_cnt_d[6:0]
   178/214: $4\state_d[2:0]
   179/214: $3\addr_d[6:0]
   180/214: $3\state_d[2:0]
   181/214: $2\out_toggle_reset[0:0]
   182/214: $2\in_toggle_reset[0:0]
   183/214: $2\in_valid[0:0]
   184/214: $2\in_zlp[0:0]
   185/214: $2\in_data[7:0]
   186/214: $2\in_endp_d[0:0]
   187/214: $2\addr_dd[6:0]
   188/214: $2\dev_state_dd[1:0]
   189/214: $2\dev_state_d[1:0]
   190/214: $2\req_d[3:0]
   191/214: $2\rec_d[1:0]
   192/214: $2\class_d[0:0]
   193/214: $2\in_dir_d[0:0]
   194/214: $2\max_length_d[6:0]
   195/214: $2\byte_cnt_d[6:0]
   196/214: $2\addr_d[6:0]
   197/214: $2\state_d[2:0]
   198/214: $1\state_d[2:0]
   199/214: $1\out_toggle_reset[0:0]
   200/214: $1\in_toggle_reset[0:0]
   201/214: $1\in_valid[0:0]
   202/214: $1\in_zlp[0:0]
   203/214: $1\in_data[7:0]
   204/214: $1\in_endp_d[0:0]
   205/214: $1\addr_dd[6:0]
   206/214: $1\dev_state_dd[1:0]
   207/214: $1\dev_state_d[1:0]
   208/214: $1\req_d[3:0]
   209/214: $1\rec_d[1:0]
   210/214: $1\class_d[0:0]
   211/214: $1\in_dir_d[0:0]
   212/214: $1\max_length_d[6:0]
   213/214: $1\byte_cnt_d[6:0]
   214/214: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2389'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2379'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1511'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1466'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1456'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1454'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1438'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1426'.
     1/1: $0\clk_cnt_q[1:0]

13.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\app.\data_d' from process `\app.$proc$../hdl/soc/app.v:87$1006'.
No latch inferred for signal `\app.\status_d' from process `\app.$proc$../hdl/soc/app.v:87$1006'.
No latch inferred for signal `\app.\fifo_irq_d' from process `\app.$proc$../hdl/soc/app.v:87$1006'.
No latch inferred for signal `\app.\cpu_wrdata' from process `\app.$proc$../hdl/soc/app.v:87$1006'.
No latch inferred for signal `\app.\cpu_addr' from process `\app.$proc$../hdl/soc/app.v:87$1006'.
No latch inferred for signal `\app.\cpu_rd' from process `\app.$proc$../hdl/soc/app.v:87$1006'.
No latch inferred for signal `\app.\cpu_wr' from process `\app.$proc$../hdl/soc/app.v:87$1006'.
No latch inferred for signal `\app.\fifo_sel' from process `\app.$proc$../hdl/soc/app.v:87$1006'.
No latch inferred for signal `\fifo_if.\rdata' from process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$995'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:382$1899' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:382$1900' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1901.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1901.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1901.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1902.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1902.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1902.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1903.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1903.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1903.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1903.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1904.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1904.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1904.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1904.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:453$1905' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:453$1906' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:462$1907' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:462$1908' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1909.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1909.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1909.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1909.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1910.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1910.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1910.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1910.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1911.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1911.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1911.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1912.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1912.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1912.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_state_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_fifo_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_dd' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_nak_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2604' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2605' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1511'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1511'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1511'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1511'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1511'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1456'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1438'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1438'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1438'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1438'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1438'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1438'.

13.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1274'.
  created $adff cell `$procdff$12616' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1267'.
  created $dff cell `$procdff$12617' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1263'.
  created $adff cell `$procdff$12618' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1256'.
  created $dff cell `$procdff$12619' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1253'.
  created $adff cell `$procdff$12620' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1250'.
  created $dff cell `$procdff$12621' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1247'.
  created $adff cell `$procdff$12622' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1244'.
  created $dff cell `$procdff$12623' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1242'.
  created $dff cell `$procdff$12624' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1240'.
  created $dff cell `$procdff$12625' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1236'.
  created $adff cell `$procdff$12626' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1229'.
  created $dff cell `$procdff$12627' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1225'.
  created $adff cell `$procdff$12628' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1218'.
  created $dff cell `$procdff$12629' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1215'.
  created $adff cell `$procdff$12630' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1212'.
  created $dff cell `$procdff$12631' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1209'.
  created $adff cell `$procdff$12632' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1206'.
  created $dff cell `$procdff$12633' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1204'.
  created $dff cell `$procdff$12634' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1202'.
  created $dff cell `$procdff$12635' with positive edge clock.
Creating register for signal `\soc.\up_cnt' using process `\soc.$proc$../hdl/soc/soc.v:86$1026'.
  created $adff cell `$procdff$12636' with positive edge clock and negative level reset.
Creating register for signal `\soc.\sleep_sq' using process `\soc.$proc$../hdl/soc/soc.v:86$1026'.
  created $adff cell `$procdff$12637' with positive edge clock and negative level reset.
Creating register for signal `\soc.\rstn_sync' using process `\soc.$proc$../hdl/soc/soc.v:73$1024'.
  created $adff cell `$procdff$12638' with positive edge clock and negative level reset.
Creating register for signal `\app.\data_q' using process `\app.$proc$../hdl/soc/app.v:67$1004'.
  created $adff cell `$procdff$12639' with positive edge clock and negative level reset.
Creating register for signal `\app.\status_q' using process `\app.$proc$../hdl/soc/app.v:67$1004'.
  created $adff cell `$procdff$12640' with positive edge clock and negative level reset.
Creating register for signal `\app.\fifo_irq_q' using process `\app.$proc$../hdl/soc/app.v:67$1004'.
  created $adff cell `$procdff$12641' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/soc/app.v:41$998'.
  created $adff cell `$procdff$12642' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\addr_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$980'.
  created $adff cell `$procdff$12643' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$980'.
  created $adff cell `$procdff$12644' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_ready_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$980'.
  created $adff cell `$procdff$12645' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$980'.
  created $adff cell `$procdff$12646' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\started_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$980'.
  created $adff cell `$procdff$12647' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_valid_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$971'.
  created $adff cell `$procdff$12648' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$971'.
  created $adff cell `$procdff$12649' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$971'.
  created $adff cell `$procdff$12650' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
  created $adff cell `$procdff$12651' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.\rstn_sq' using process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2375'.
  created $adff cell `$procdff$12652' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12653' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12654' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12655' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12656' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12657' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12658' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12659' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12660' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12661' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
  created $adff cell `$procdff$12662' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1924'.
  created $adff cell `$procdff$12663' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1924'.
  created $adff cell `$procdff$12664' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1924'.
  created $adff cell `$procdff$12665' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1924'.
  created $adff cell `$procdff$12666' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2742'.
  created $adff cell `$procdff$12667' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2742'.
  created $adff cell `$procdff$12668' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_fifo_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
  created $adff cell `$procdff$12669' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_last_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
  created $adff cell `$procdff$12670' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\delay_in_cnt_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
  created $adff cell `$procdff$12671' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
  created $adff cell `$procdff$12672' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
  created $adff cell `$procdff$12673' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2663' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
  created $adff cell `$procdff$12674' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2664' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
  created $adff cell `$procdff$12675' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$lookahead\in_fifo_q$2702' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
  created $adff cell `$procdff$12676' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_first_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2686'.
  created $adff cell `$procdff$12677' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_first_qq' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2686'.
  created $adff cell `$procdff$12678' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_req_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2668'.
  created $adff cell `$procdff$12679' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_state_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2668'.
  created $adff cell `$procdff$12680' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_valid_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2668'.
  created $adff cell `$procdff$12681' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2656'.
  created $adff cell `$procdff$12682' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_first_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2640'.
  created $adff cell `$procdff$12683' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_full_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2640'.
  created $adff cell `$procdff$12684' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\delay_out_cnt_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2640'.
  created $adff cell `$procdff$12685' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2640'.
  created $adff cell `$procdff$12686' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2640'.
  created $adff cell `$procdff$12687' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_state_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2606'.
  created $adff cell `$procdff$12688' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_fifo_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2606'.
  created $adff cell `$procdff$12689' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2606'.
  created $adff cell `$procdff$12690' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_qq' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2606'.
  created $adff cell `$procdff$12691' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_nak_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2606'.
  created $adff cell `$procdff$12692' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12693' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12694' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12695' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12696' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12697' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12698' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12699' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12700' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12701' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12702' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
  created $adff cell `$procdff$12703' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2389'.
  created $adff cell `$procdff$12704' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2389'.
  created $adff cell `$procdff$12705' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\usb_reset_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2389'.
  created $adff cell `$procdff$12706' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2379'.
  created $adff cell `$procdff$12707' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
  created $adff cell `$procdff$12708' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
  created $adff cell `$procdff$12709' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
  created $adff cell `$procdff$12710' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
  created $adff cell `$procdff$12711' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
  created $adff cell `$procdff$12712' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
  created $adff cell `$procdff$12713' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
  created $adff cell `$procdff$12714' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
  created $adff cell `$procdff$12715' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
  created $adff cell `$procdff$12716' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1466'.
  created $adff cell `$procdff$12717' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1454'.
  created $adff cell `$procdff$12718' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1454'.
  created $adff cell `$procdff$12719' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
  created $adff cell `$procdff$12720' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
  created $adff cell `$procdff$12721' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
  created $adff cell `$procdff$12722' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
  created $adff cell `$procdff$12723' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
  created $adff cell `$procdff$12724' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
  created $adff cell `$procdff$12725' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1426'.
  created $adff cell `$procdff$12726' with positive edge clock and negative level reset.

13.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1277'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1274'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1274'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1273'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1267'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1267'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1266'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1263'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1263'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1262'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1256'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1256'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1255'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1253'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1252'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1250'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1250'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1249'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1247'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1246'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1244'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1244'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1243'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1242'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1242'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1241'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1240'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1239'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1236'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1236'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1235'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1229'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1229'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1228'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1225'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1225'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1224'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1218'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1218'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1215'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1214'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1212'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1212'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1211'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1209'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1208'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1206'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1206'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1205'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1204'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1204'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1203'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1202'.
Found and cleaned up 2 empty switches in `\soc.$proc$../hdl/soc/soc.v:86$1026'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:86$1026'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:73$1024'.
Found and cleaned up 8 empty switches in `\app.$proc$../hdl/soc/app.v:87$1006'.
Removing empty process `app.$proc$../hdl/soc/app.v:87$1006'.
Removing empty process `app.$proc$../hdl/soc/app.v:67$1004'.
Removing empty process `app.$proc$../hdl/soc/app.v:41$998'.
Found and cleaned up 1 empty switch in `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$995'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:104$995'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$980'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:79$980'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$971'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:50$971'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
Removing empty process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2375'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1940'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1938'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1924'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1924'.
Found and cleaned up 1 empty switch in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2742'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2742'.
Found and cleaned up 6 empty switches in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2703'.
Found and cleaned up 5 empty switches in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2686'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2686'.
Found and cleaned up 6 empty switches in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2668'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2668'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2656'.
Found and cleaned up 6 empty switches in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2640'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2640'.
Found and cleaned up 5 empty switches in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2608'.
Found and cleaned up 1 empty switch in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2606'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2606'.
Found and cleaned up 88 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2400'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2398'.
Found and cleaned up 2 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2389'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2389'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2379'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1511'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1511'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1495'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1466'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1466'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1456'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1456'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1454'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1438'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1438'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1436'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1426'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1426'.
Cleaned up 279 empty switches.

13.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~3 debug messages>
Optimizing module app.
<suppressed ~2 debug messages>
Optimizing module fifo_if.
<suppressed ~10 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~150 debug messages>
Optimizing module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
<suppressed ~34 debug messages>
Optimizing module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
<suppressed ~27 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~101 debug messages>
Optimizing module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

13.4. Executing FLATTEN pass (flatten design).
Deleting now unused module app.
Deleting now unused module fifo_if.
Deleting now unused module prescaler.
Deleting now unused module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Deleting now unused module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Deleting now unused module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~11 debug messages>

13.5. Executing TRIBUF pass.

13.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~32 debug messages>

13.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 470 unused cells and 3483 unused wires.
<suppressed ~488 debug messages>

13.9. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

13.10. Executing OPT pass (performing simple optimizations).

13.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~2505 debug messages>
Removed a total of 835 cells.

13.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7122: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7125: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2959: \u_app.u_fifo_if.in_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2956: \u_app.u_fifo_if.in_valid_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12174: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
      Replacing known input bits on port B of cell $procmux$2792: \up_cnt -> { 1'1 \up_cnt [19:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7398.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7709.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7736.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7983.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9075.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9234.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2849.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9322.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9567.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9978.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10075.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10120.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3227.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4758.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5475.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5492.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5492.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5519.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5552.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5555.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5963.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6041.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6624.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6742.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2821.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2824.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2826.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2837.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10709.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11829.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12083.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12578.
Removed 1513 multiplexer ports.
<suppressed ~172 debug messages>

13.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2891: $auto$opt_reduce.cc:134:opt_mux$12730
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5417: $auto$opt_reduce.cc:134:opt_mux$12732
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2903: $auto$opt_reduce.cc:134:opt_mux$12734
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2908: { $flatten\u_app.$procmux$2889_CMP $flatten\u_app.$procmux$2886_CMP $auto$opt_reduce.cc:134:opt_mux$12736 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6541: $auto$opt_reduce.cc:134:opt_mux$12738
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6557: $auto$opt_reduce.cc:134:opt_mux$12740
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6664: { $flatten\u_usb_cdc.\u_sie.$procmux$3353_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1929_Y $auto$opt_reduce.cc:134:opt_mux$12742 $flatten\u_usb_cdc.\u_sie.$procmux$3077_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2920: $auto$opt_reduce.cc:134:opt_mux$12744
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12130: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11572_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1481_Y $auto$opt_reduce.cc:134:opt_mux$12746 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3351: $auto$opt_reduce.cc:134:opt_mux$12748
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12520: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12348_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12263_CMP $auto$opt_reduce.cc:134:opt_mux$12750 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12560: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12348_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12263_CMP $auto$opt_reduce.cc:134:opt_mux$12752 }
  Optimizing cells in module \soc.
Performed a total of 12 changes.

13.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

13.10.6. Executing OPT_DFF pass (perform DFF optimizations).

13.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 2388 unused wires.
<suppressed ~1 debug messages>

13.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

13.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10325: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302_CMP $auto$opt_reduce.cc:134:opt_mux$12754 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9012: $auto$opt_reduce.cc:134:opt_mux$12756
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9242: { $auto$opt_reduce.cc:134:opt_mux$12760 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176_CMP $auto$opt_reduce.cc:134:opt_mux$12758 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9481: $auto$opt_reduce.cc:134:opt_mux$12762
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9705: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10206_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176_CMP $auto$opt_reduce.cc:134:opt_mux$12764 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9970: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10237_CMP $auto$opt_reduce.cc:134:opt_mux$12766 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5873: { $flatten\u_usb_cdc.\u_sie.$procmux$5495_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5494_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12544: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2349_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12263_CMP $auto$opt_reduce.cc:134:opt_mux$12768 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12560: { $auto$opt_reduce.cc:134:opt_mux$12770 $auto$opt_reduce.cc:134:opt_mux$12750 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12761: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10206_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2581_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2577_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12763: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2581_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2577_Y }
  Optimizing cells in module \soc.
Performed a total of 11 changes.

13.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.10.13. Executing OPT_DFF pass (perform DFF optimizations).

13.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.16. Rerunning OPT passes. (Maybe there is more to do..)

13.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

13.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.10.20. Executing OPT_DFF pass (perform DFF optimizations).

13.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.23. Finished OPT passes. (There is nothing left to do.)

13.11. Executing FSM pass (extract and optimize FSM).

13.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking soc.u_app.status_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register soc.u_app.u_fifo_if.addr_q.
Found FSM state register soc.u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q.
Not marking soc.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register soc.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

13.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.u_fifo_if.addr_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_app.\u_fifo_if.$procdff$12643
  root of input selection tree: $flatten\u_app.\u_fifo_if.$0\addr_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$984_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12736
  found ctrl input: $flatten\u_app.$procmux$2886_CMP
  found ctrl input: $flatten\u_app.$procmux$2889_CMP
  found state code: 2'01
  found state code: 2'11
  found state code: 2'10
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2933_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2934_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2935_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$12736 $flatten\u_app.$procmux$2886_CMP $flatten\u_app.$procmux$2889_CMP $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$984_Y }
  ctrl outputs: { $flatten\u_app.\u_fifo_if.$procmux$2935_CMP $flatten\u_app.\u_fifo_if.$procmux$2934_CMP $flatten\u_app.\u_fifo_if.$procmux$2933_CMP $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 5'00000
  transition:       2'00 4'0001 ->       2'00 5'00000
  transition:       2'00 4'--11 ->       2'10 5'00010
  transition:       2'00 4'-1-1 ->       2'11 5'00011
  transition:       2'00 4'1--1 ->       2'01 5'00001
  transition:       2'10 4'---0 ->       2'10 5'01010
  transition:       2'10 4'0001 ->       2'00 5'01000
  transition:       2'10 4'--11 ->       2'10 5'01010
  transition:       2'10 4'-1-1 ->       2'11 5'01011
  transition:       2'10 4'1--1 ->       2'01 5'01001
  transition:       2'01 4'---0 ->       2'01 5'10001
  transition:       2'01 4'0001 ->       2'00 5'10000
  transition:       2'01 4'--11 ->       2'10 5'10010
  transition:       2'01 4'-1-1 ->       2'11 5'10011
  transition:       2'01 4'1--1 ->       2'01 5'10001
  transition:       2'11 4'---0 ->       2'11 5'00111
  transition:       2'11 4'0001 ->       2'00 5'00100
  transition:       2'11 4'--11 ->       2'10 5'00110
  transition:       2'11 4'-1-1 ->       2'11 5'00111
  transition:       2'11 4'1--1 ->       2'01 5'00101
Extracting FSM `\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12688
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2620_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2619_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2620_Y \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2619_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12700
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10805_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10806_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10807_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10808_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10809_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10414_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10789_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12756
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2456_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12758
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12760
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2547_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2542_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12762
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12764
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10206_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$2520_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$2498_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$2490_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10237_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2465_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2471_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12754
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$2464_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$2453_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2412_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10442_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10477_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10550_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10588_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$2440_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$2435_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2432_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2429_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2419_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2421_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$2416_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$2449_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$2411_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2412_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2568_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2577_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2581_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10206_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10237_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$12754 \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10809_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10808_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10807_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10806_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10805_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10789_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10588_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10550_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10477_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10442_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10414_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2547_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2542_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$2520_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$2498_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$2490_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2471_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2465_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$2464_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2456_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$2453_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$2449_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$2440_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$2435_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2432_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2429_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2421_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2419_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$2416_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$2411_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_mux$12756 $auto$opt_reduce.cc:134:opt_mux$12758 $auto$opt_reduce.cc:134:opt_mux$12760 $auto$opt_reduce.cc:134:opt_mux$12762 $auto$opt_reduce.cc:134:opt_mux$12764 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10237_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10206_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2581_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2577_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2568_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2412_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'-------------------------------------0------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-------------0--------------------1------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-------------1--------------------1-0----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-000000-----010-------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00------1------1-------------------01-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00------1------1-------------------11-1----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-------0000011-------00-----------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00------------11-------1----------0-101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00------------11-------1----------1-101----- ->     4'0001 15'000000000010001
  transition:     4'0000 45'-00-------1----11----------------0---101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-------1----11----------------1---101----- ->     4'0010 15'000000000010010
  transition:     4'0000 45'-00--------1---11-----------------0--101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00--------1---11-----------------1--101----- ->     4'0011 15'000000000010011
  transition:     4'0000 45'-00---------1--11---------------0----101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00---------1--11---------------1----101----- ->     4'0110 15'000000000010110
  transition:     4'0000 45'-00------------11--------1-----0-----101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00------------11--------1-----1-----101----- ->     4'0111 15'000000000010111
  transition:     4'0000 45'-00----------1-11-------------0------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00----------1-11-------------1------101----- ->     4'1000 15'000000000011000
  transition:     4'0000 45'-00-----------111------------0-------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-----------111------------1-------101----- ->     4'1001 15'000000000011001
  transition:     4'0000 45'-00------------11-----------0--------111----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00------------11-----------1--------111----- ->     4'1010 15'000000000011010
  transition:     4'0000 45'-00-------------11-------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1-----------1--------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00--1----------1--------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00---1---------1--------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00----1--------1--------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-----1-------1--------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-10----------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--1----------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'-------------------------------------0------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-------------0--------------------1------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-------------1--------------------1-0----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-000000-----010-------------------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00------1------1-------------------01-1----- ->     4'0000 15'000001000000000
  transition:     4'1000 45'-00------1------1-------------------11-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00------------11--------------------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-000------------11-------------------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-001------------11-------------------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00-1-----------1---------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-1-----------1---------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00--1----------1---------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00--1----------1---------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00---1---------1---------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00---1---------1---------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00----1--------1---------0----------1-1--0-- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00----1--------1---------1----------1-1--0-- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00-----1-------1---------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-----1-------1---------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-10----------------------------------1------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'--1----------------------------------1------- ->     4'1000 15'000001000001000
  transition:     4'0100 45'-------------------------------------0------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-------------0--------------------1------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-------------1--------------------1-0----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-000000-----010-------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00------1------1-------------------01-1----- ->     4'0000 15'000000001000000
  transition:     4'0100 45'-00------1------1-------------------11-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00------------11--------------------1-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00-------------11-------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-1-----------1--------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00--1----------1---------0----------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00--1----------1---------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00---1---------1---------0----------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00---1---------1---------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00----1--------1--------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-----1-------1--------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-10----------------------------------1------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--1----------------------------------1------- ->     4'0100 15'000000001000100
  transition:     4'0010 45'-------------------------------------0------- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00-------------0--------------------1------- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00-------------1--------------------1-0----- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00-000000-----010-------------------1-1----- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00------1------1-------------------01-1----- ->     4'0000 15'010000000000000
  transition:     4'0010 45'-00------1------1-------------------11-1----- ->     4'1011 15'010000000001011
  transition:     4'0010 45'-00------------11--------------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0010 45'-00-------------11--------0----------1-1----- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00-------------11--------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0010 45'-00-1-----------1---------0----------1-1----- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00-1-----------1---------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0010 45'-00--1----------1---------0----------1-1----- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00--1----------1---------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0010 45'-00---1---------1---------0----------1-1----- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00---1---------1---------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0010 45'-00----1--------1--0-----------------1-1----- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00----1--------1--1-----------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0010 45'-00-----1-------1---------0----------1-1----- ->     4'0010 15'010000000000010
  transition:     4'0010 45'-00-----1-------1---------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0010 45'-10----------------------------------1------- ->     4'0010 15'010000000000010
  transition:     4'0010 45'--1----------------------------------1------- ->     4'0010 15'010000000000010
  transition:     4'1010 45'-------------------------------------0------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-------------0--------------------1------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-------------1--------------------1-0----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-000000-----010-------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00------1------1-------------------01-1----- ->     4'0000 15'000000000000000
  transition:     4'1010 45'-00------1------1-------------------11-1----- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-00------------11--------------------1-1----- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-00-------------11-------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1-----------1--------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00--1----------1--------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00---1---------1--------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00----1--------1--------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-----1-------1--------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-10----------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--1----------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'-------------------------------------0------- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00-------------0--------------------1------- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00-------------1--------------------1-0----- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00-000000-----010-------------------1-1----- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00------1------1-------------------01-1----- ->     4'0000 15'000100000000000
  transition:     4'0110 45'-00------1------1-------------------11-1----- ->     4'1011 15'000100000001011
  transition:     4'0110 45'-00------------11--------------------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0110 45'-00-------------11--------0----------1-1----- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00-------------11--------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0110 45'-00-1-----------1---------0----------1-1----- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00-1-----------1---------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0110 45'-00--1----------1----0---------------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0110 45'-00--1----------1----1---------------1-1----- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00---1---------1---------0----------1-1----- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00---1---------1---------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0110 45'-00----1--------1--0-----------------1-1----- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00----1--------1--1-----------------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0110 45'-00-----1-------1---------0----------1-1----- ->     4'0110 15'000100000000110
  transition:     4'0110 45'-00-----1-------1---------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0110 45'-10----------------------------------1------- ->     4'0110 15'000100000000110
  transition:     4'0110 45'--1----------------------------------1------- ->     4'0110 15'000100000000110
  transition:     4'0001 45'-------------------------------------0------- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00-------------0--------------------1------- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00-------------1--------------------1-0----- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00-000000-----010-------------------1-1----- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00------1------1-------------------01-1----- ->     4'0000 15'100000000000000
  transition:     4'0001 45'-00------1------1-------------------11-1----- ->     4'1011 15'100000000001011
  transition:     4'0001 45'-00------------11--------------------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0001 45'-00-------------11---------0---------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0001 45'-00-------------11---------1---------1-1----- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00-1-----------1---------0----------1-1----- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00-1-----------1---------1----------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0001 45'-00--1----------1-----0--------------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0001 45'-00--1----------1-----1--------------1-1----- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00---1---------1---------0----------1-1----- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00---1---------1---------1----------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0001 45'-00----1--------1---------0----------1-1--0-- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00----1--------1---------1----------1-1--0-- ->     4'1011 15'100000000001011
  transition:     4'0001 45'-00-----1-------1---------0----------1-1----- ->     4'0001 15'100000000000001
  transition:     4'0001 45'-00-----1-------1---------1----------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0001 45'-10----------------------------------1------- ->     4'0001 15'100000000000001
  transition:     4'0001 45'--1----------------------------------1------- ->     4'0001 15'100000000000001
  transition:     4'1001 45'-------------------------------------0------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-------------0--------------------1------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-------------1--------------------1-0----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-000000-----010-------------------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00------1------1-------------------01-1----- ->     4'0000 15'000000100000000
  transition:     4'1001 45'-00------1------1-------------------11-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00------------11--------------------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-------------11------00-----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-------------11------1------------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-------------11-------1-----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1-----------1---------0----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-1-----------1---------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00--1----------1---------0----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00--1----------1---------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00---1---------1---------0----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00---1---------1---------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00----1--------1---------0----------1-1--0-- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00----1--------1---------1----------1-1--0-- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-00-----1-------1---------0----------1-1----- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-00-----1-------1---------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'1001 45'-10----------------------------------1------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'--1----------------------------------1------- ->     4'1001 15'000000100001001
  transition:     4'0101 45'-------------------------------------0------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-------------0--------------------1------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-------------1--------------------1-0----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-000000-----010-------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00------1------1-------------------01-1----- ->     4'0000 15'000000010000000
  transition:     4'0101 45'-00------1------1-------------------11-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00------------11--------------------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00-------------11-------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-1-----------1--------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00--1----------1---------0----------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00--1----------1---------1----------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00---1---------1---------0----------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00---1---------1---------1----------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00----1--------1--------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-----1-------1--------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-10----------------------------------1------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--1----------------------------------1------- ->     4'0101 15'000000010000101
  transition:     4'0011 45'-------------------------------------0------- ->     4'0011 15'001000000000011
  transition:     4'0011 45'-00-------------0--------------------1------- ->     4'0011 15'001000000000011
  transition:     4'0011 45'-00-------------1--------------------1-0----- ->     4'0011 15'001000000000011
  transition:     4'0011 45'-00-000000-----010-------------------1-1----- ->     4'0011 15'001000000000011
  transition:     4'0011 45'-00------1------1-------------------01-1----- ->     4'0000 15'001000000000000
  transition:     4'0011 45'-00------1------1-------------------11-1----- ->     4'1011 15'001000000001011
  transition:     4'0011 45'-00------------11--------------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0011 45'-00-------------11--------0----------1-1----- ->     4'0011 15'001000000000011
  transition:     4'0011 45'-00-------------11--------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0011 45'-00-1-----------1------00------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0011 45'-00-1-----------1------10------------1-1----- ->     4'0101 15'001000000000101
  transition:     4'0011 45'-00-1-----------1-------1------------1-1----- ->     4'0100 15'001000000000100
  transition:     4'0011 45'-00--1----------1--------------------1-1----- ->     4'0011 15'001000000000011
  transition:     4'0011 45'-00---1---------1--------------------1-1----- ->     4'0011 15'001000000000011
  transition:     4'0011 45'-00----1--------1--------------------1-1----- ->     4'0011 15'001000000000011
  transition:     4'0011 45'-00-----1-------1--------------------1-1----- ->     4'0011 15'001000000000011
  transition:     4'0011 45'-10----------------------------------1------- ->     4'0011 15'001000000000011
  transition:     4'0011 45'--1----------------------------------1------- ->     4'0011 15'001000000000011
  transition:     4'1011 45'-------------------------------------0------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-------------0--------------------1------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-------------1--------------------1-0----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-000000-----010-------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00------1------1-------------------01-1----- ->     4'0000 15'000000000100000
  transition:     4'1011 45'-00------1------1-------------------11-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00------------11--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-------------11-------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1-----------1--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00--1----------1--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00---1---------1--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00----1--------1--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-----1-------1--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-10----------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--1----------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'-------------------------------------0------- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00-------------0--------------------1------- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00-------------1--------------------1-0----- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00-000000-----010-------------------1-1----- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00------1------1-------------------01-1----- ->     4'0000 15'000010000000000
  transition:     4'0111 45'-00------1------1-------------------11-1----- ->     4'1011 15'000010000001011
  transition:     4'0111 45'-00------------11--------------------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0111 45'-00-------------11--------0----------1-1----- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00-------------11--------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0111 45'-00-1-----------1---------0----------1-1----- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00-1-----------1---------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0111 45'-00--1----------1---0----------------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0111 45'-00--1----------1---1----------------1-1----- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00---1---------1---------0----------1-1----- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00---1---------1---------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0111 45'-00----1--------1-0------------------1-1----- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00----1--------1-1------------------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0111 45'-00-----1-------1---------0----------1-1----- ->     4'0111 15'000010000000111
  transition:     4'0111 45'-00-----1-------1---------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'0111 45'-10----------------------------------1------- ->     4'0111 15'000010000000111
  transition:     4'0111 45'--1----------------------------------1------- ->     4'0111 15'000010000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12694
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11200_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11331_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$2583_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2567_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2568_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2570_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2402_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$2384_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2402_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11200_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11331_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11331_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$2583_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2570_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2568_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2567_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11331_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11200_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2402_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$2384_Y }
  transition:      3'000 12'--------0--- ->      3'000 8'10010000
  transition:      3'000 12'0-0-----1--- ->      3'000 8'10010000
  transition:      3'000 12'1-0-----1--- ->      3'010 8'10010100
  transition:      3'000 12'--1-----1--- ->      3'000 8'10010000
  transition:      3'010 12'--------0--- ->      3'010 8'00110100
  transition:      3'010 12'0-0----01--0 ->      3'001 8'00110010
  transition:      3'010 12'0-0--0011-00 ->      3'011 8'00110110
  transition:      3'010 12'000--1011-00 ->      3'010 8'00110100
  transition:      3'010 12'010--1011-00 ->      3'000 8'00110000
  transition:      3'010 12'0-0---011-10 ->      3'011 8'00110110
  transition:      3'010 12'0-0---111--0 ->      3'001 8'00110010
  transition:      3'010 12'0-0-----1--1 ->      3'010 8'00110100
  transition:      3'010 12'1-0-----1--- ->      3'010 8'00110100
  transition:      3'010 12'--1-----1--- ->      3'000 8'00110000
  transition:      3'001 12'--------0--- ->      3'001 8'00000011
  transition:      3'001 12'0-0-----1--- ->      3'001 8'00000011
  transition:      3'001 12'1-0-----1--- ->      3'010 8'00000101
  transition:      3'001 12'--1-----1--- ->      3'001 8'00000011
  transition:      3'011 12'--------0--- ->      3'011 8'01010110
  transition:      3'011 12'000-----1000 ->      3'011 8'01010110
  transition:      3'011 12'010-----1000 ->      3'000 8'01010000
  transition:      3'011 12'0-0-----1001 ->      3'011 8'01010110
  transition:      3'011 12'0-0-----110- ->      3'001 8'01010010
  transition:      3'011 12'0-0-0---1-10 ->      3'011 8'01010110
  transition:      3'011 12'000-1---1010 ->      3'000 8'01010000
  transition:      3'011 12'010-1---1010 ->      3'011 8'01010110
  transition:      3'011 12'0-0-1---1110 ->      3'001 8'01010010
  transition:      3'011 12'0-0-----1-11 ->      3'001 8'01010010
  transition:      3'011 12'1-0-----1--- ->      3'010 8'01010100
  transition:      3'011 12'--1-----1--- ->      3'000 8'01010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$12654
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6157_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3077_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3197_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1929_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3353_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1927_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3354_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1926_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6130_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6150_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2313_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2299_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2304_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2216_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2137_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2138_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2139_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2140_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2049_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5494_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5495_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2064_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1926_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1927_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1929_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3077_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3197_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3353_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3354_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6130_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6150_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6157_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6558_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6562_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5495_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5494_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2313_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2304_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2299_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2216_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2140_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2139_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2138_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2137_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2064_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2049_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$6562_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6558_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6157_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6150_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6130_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3354_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3353_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3197_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3077_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1929_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1927_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1926_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12711
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1497_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1479_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1481_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11572_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11997_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12121_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1482_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1515_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1509_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1530_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1531_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1518_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1526_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1477_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1517_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1521_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1514_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12121_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11997_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11572_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1481_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1479_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1477_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1482_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1497_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1509_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1514_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1515_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1517_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1518_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1521_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1526_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1530_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1531_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1479_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1481_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11572_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11997_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12121_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12720
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1439_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1417_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12263_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12348_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2349_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1447_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2349_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12348_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12263_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1417_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1439_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1447_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1417_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12263_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12348_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2349_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

13.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12820' from module `\soc'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12813' from module `\soc'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12799' from module `\soc'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12792' from module `\soc'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11331_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12779' from module `\soc'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12754.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12756.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12758.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12762.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12764.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12776' from module `\soc'.
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$12771' from module `\soc'.

13.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 161 unused cells and 161 unused wires.
<suppressed ~168 debug messages>

13.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$12771' from module `\soc'.
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [0].
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12776' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12779' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2412_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10237_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12792' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2402_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11331_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12799' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6130_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6150_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12813' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12820' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

13.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.u_fifo_if.addr_q$12771' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12776' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12779' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12792' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12799' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12813' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12820' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

13.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.u_fifo_if.addr_q$12771' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_app.u_fifo_if.addr_q$12771 (\u_app.u_fifo_if.addr_q):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$984_Y
    1: $flatten\u_app.$procmux$2889_CMP
    2: $flatten\u_app.$procmux$2886_CMP
    3: $auto$opt_reduce.cc:134:opt_mux$12736

  Output signals:
    0: $flatten\u_app.\u_fifo_if.$procmux$2933_CMP
    1: $flatten\u_app.\u_fifo_if.$procmux$2934_CMP
    2: $flatten\u_app.\u_fifo_if.$procmux$2935_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 3'000
      1:     0 4'0001   ->     0 3'000
      2:     0 4'--11   ->     1 3'000
      3:     0 4'1--1   ->     2 3'000
      4:     0 4'-1-1   ->     3 3'000
      5:     1 4'0001   ->     0 3'010
      6:     1 4'---0   ->     1 3'010
      7:     1 4'--11   ->     1 3'010
      8:     1 4'1--1   ->     2 3'010
      9:     1 4'-1-1   ->     3 3'010
     10:     2 4'0001   ->     0 3'100
     11:     2 4'--11   ->     1 3'100
     12:     2 4'---0   ->     2 3'100
     13:     2 4'1--1   ->     2 3'100
     14:     2 4'-1-1   ->     3 3'100
     15:     3 4'0001   ->     0 3'001
     16:     3 4'--11   ->     1 3'001
     17:     3 4'1--1   ->     2 3'001
     18:     3 4'---0   ->     3 3'001
     19:     3 4'-1-1   ->     3 3'001

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12776' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12776 (\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2620_Y
    2: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2619_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12779' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$12779 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$12760
    1: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$2411_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$2416_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2419_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2421_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2429_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2432_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$2435_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$2440_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$2449_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$2453_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2456_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$2464_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2465_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2471_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$2490_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$2498_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$2520_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2542_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2547_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10414_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10442_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10477_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10550_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10588_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10789_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10805_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10806_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10807_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10808_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10809_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2568_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2577_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2581_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10206_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00-------------1--------------------1-0-   ->     0 8'00000000
      1:     0 40'00------1------1-------------------01-1-   ->     0 8'00000000
      2:     0 40'00-000000-----010-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-------------11-------------------1-1-   ->     0 8'00000000
      4:     0 40'00-----1-------1--------------------1-1-   ->     0 8'00000000
      5:     0 40'00----1--------1--------------------1-1-   ->     0 8'00000000
      6:     0 40'00---1---------1--------------------1-1-   ->     0 8'00000000
      7:     0 40'00--1----------1--------------------1-1-   ->     0 8'00000000
      8:     0 40'00-1-----------1--------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00-------------0--------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00----------1-11-------------1------101-   ->     1 8'00000000
     14:     0 40'00-------1----11----------------1---101-   ->     3 8'00000000
     15:     0 40'00------------11-----------1--------111-   ->     4 8'00000000
     16:     0 40'00---------1--11---------------1----101-   ->     5 8'00000000
     17:     0 40'00------------11-------1----------1-101-   ->     6 8'00000000
     18:     0 40'00-----------111------------1-------101-   ->     7 8'00000000
     19:     0 40'00--------1---11-----------------1--101-   ->     9 8'00000000
     20:     0 40'00------------11-------1----------0-101-   ->    10 8'00000000
     21:     0 40'00--------1---11-----------------0--101-   ->    10 8'00000000
     22:     0 40'00-------1----11----------------0---101-   ->    10 8'00000000
     23:     0 40'00---------1--11---------------0----101-   ->    10 8'00000000
     24:     0 40'00------------11--------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00----------1-11-------------0------101-   ->    10 8'00000000
     26:     0 40'00-----------111------------0-------101-   ->    10 8'00000000
     27:     0 40'00-------0000011-------00-----------101-   ->    10 8'00000000
     28:     0 40'00------------11-----------0--------111-   ->    10 8'00000000
     29:     0 40'00------1------1-------------------11-1-   ->    10 8'00000000
     30:     0 40'00------------11--------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00------1------1-------------------01-1-   ->     0 8'00010000
     32:     1 40'00----1--------1---------0----------1-10   ->     1 8'00010000
     33:     1 40'00-------------1--------------------1-0-   ->     1 8'00010000
     34:     1 40'00-----1-------1---------0----------1-1-   ->     1 8'00010000
     35:     1 40'00---1---------1---------0----------1-1-   ->     1 8'00010000
     36:     1 40'00--1----------1---------0----------1-1-   ->     1 8'00010000
     37:     1 40'00-1-----------1---------0----------1-1-   ->     1 8'00010000
     38:     1 40'00-000000-----010-------------------1-1-   ->     1 8'00010000
     39:     1 40'000------------11-------------------1-1-   ->     1 8'00010000
     40:     1 40'------------------------------------0---   ->     1 8'00010000
     41:     1 40'00-------------0--------------------1---   ->     1 8'00010000
     42:     1 40'10----------------------------------1---   ->     1 8'00010000
     43:     1 40'-1----------------------------------1---   ->     1 8'00010000
     44:     1 40'00----1--------1---------1----------1-10   ->    10 8'00010000
     45:     1 40'00------1------1-------------------11-1-   ->    10 8'00010000
     46:     1 40'00-----1-------1---------1----------1-1-   ->    10 8'00010000
     47:     1 40'00---1---------1---------1----------1-1-   ->    10 8'00010000
     48:     1 40'00--1----------1---------1----------1-1-   ->    10 8'00010000
     49:     1 40'00-1-----------1---------1----------1-1-   ->    10 8'00010000
     50:     1 40'001------------11-------------------1-1-   ->    10 8'00010000
     51:     1 40'00------------11--------------------1-1-   ->    10 8'00010000
     52:     2 40'00------1------1-------------------01-1-   ->     0 8'00000010
     53:     2 40'00-------------1--------------------1-0-   ->     2 8'00000010
     54:     2 40'00---1---------1---------0----------1-1-   ->     2 8'00000010
     55:     2 40'00--1----------1---------0----------1-1-   ->     2 8'00000010
     56:     2 40'00-000000-----010-------------------1-1-   ->     2 8'00000010
     57:     2 40'00-------------11-------------------1-1-   ->     2 8'00000010
     58:     2 40'00-----1-------1--------------------1-1-   ->     2 8'00000010
     59:     2 40'00----1--------1--------------------1-1-   ->     2 8'00000010
     60:     2 40'00-1-----------1--------------------1-1-   ->     2 8'00000010
     61:     2 40'------------------------------------0---   ->     2 8'00000010
     62:     2 40'00-------------0--------------------1---   ->     2 8'00000010
     63:     2 40'10----------------------------------1---   ->     2 8'00000010
     64:     2 40'-1----------------------------------1---   ->     2 8'00000010
     65:     2 40'00------1------1-------------------11-1-   ->    10 8'00000010
     66:     2 40'00---1---------1---------1----------1-1-   ->    10 8'00000010
     67:     2 40'00--1----------1---------1----------1-1-   ->    10 8'00000010
     68:     2 40'00------------11--------------------1-1-   ->    10 8'00000010
     69:     3 40'00------1------1-------------------01-1-   ->     0 8'01000000
     70:     3 40'00-------------1--------------------1-0-   ->     3 8'01000000
     71:     3 40'00-------------11--------0----------1-1-   ->     3 8'01000000
     72:     3 40'00-----1-------1---------0----------1-1-   ->     3 8'01000000
     73:     3 40'00---1---------1---------0----------1-1-   ->     3 8'01000000
     74:     3 40'00--1----------1---------0----------1-1-   ->     3 8'01000000
     75:     3 40'00-1-----------1---------0----------1-1-   ->     3 8'01000000
     76:     3 40'00----1--------1--0-----------------1-1-   ->     3 8'01000000
     77:     3 40'00-000000-----010-------------------1-1-   ->     3 8'01000000
     78:     3 40'------------------------------------0---   ->     3 8'01000000
     79:     3 40'00-------------0--------------------1---   ->     3 8'01000000
     80:     3 40'10----------------------------------1---   ->     3 8'01000000
     81:     3 40'-1----------------------------------1---   ->     3 8'01000000
     82:     3 40'00------1------1-------------------11-1-   ->    10 8'01000000
     83:     3 40'00-------------11--------1----------1-1-   ->    10 8'01000000
     84:     3 40'00-----1-------1---------1----------1-1-   ->    10 8'01000000
     85:     3 40'00---1---------1---------1----------1-1-   ->    10 8'01000000
     86:     3 40'00--1----------1---------1----------1-1-   ->    10 8'01000000
     87:     3 40'00-1-----------1---------1----------1-1-   ->    10 8'01000000
     88:     3 40'00----1--------1--1-----------------1-1-   ->    10 8'01000000
     89:     3 40'00------------11--------------------1-1-   ->    10 8'01000000
     90:     4 40'00------1------1-------------------01-1-   ->     0 8'00000000
     91:     4 40'00-------------1--------------------1-0-   ->     4 8'00000000
     92:     4 40'00-000000-----010-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-------------11-------------------1-1-   ->     4 8'00000000
     94:     4 40'00-----1-------1--------------------1-1-   ->     4 8'00000000
     95:     4 40'00----1--------1--------------------1-1-   ->     4 8'00000000
     96:     4 40'00---1---------1--------------------1-1-   ->     4 8'00000000
     97:     4 40'00--1----------1--------------------1-1-   ->     4 8'00000000
     98:     4 40'00-1-----------1--------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00-------------0--------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00------1------1-------------------11-1-   ->    10 8'00000000
    104:     4 40'00------------11--------------------1-1-   ->    10 8'00000000
    105:     5 40'00------1------1-------------------01-1-   ->     0 8'00100000
    106:     5 40'00-------------1--------------------1-0-   ->     5 8'00100000
    107:     5 40'00-------------11--------0----------1-1-   ->     5 8'00100000
    108:     5 40'00-----1-------1---------0----------1-1-   ->     5 8'00100000
    109:     5 40'00---1---------1---------0----------1-1-   ->     5 8'00100000
    110:     5 40'00-1-----------1---------0----------1-1-   ->     5 8'00100000
    111:     5 40'00--1----------1----1---------------1-1-   ->     5 8'00100000
    112:     5 40'00----1--------1--0-----------------1-1-   ->     5 8'00100000
    113:     5 40'00-000000-----010-------------------1-1-   ->     5 8'00100000
    114:     5 40'------------------------------------0---   ->     5 8'00100000
    115:     5 40'00-------------0--------------------1---   ->     5 8'00100000
    116:     5 40'10----------------------------------1---   ->     5 8'00100000
    117:     5 40'-1----------------------------------1---   ->     5 8'00100000
    118:     5 40'00------1------1-------------------11-1-   ->    10 8'00100000
    119:     5 40'00-------------11--------1----------1-1-   ->    10 8'00100000
    120:     5 40'00-----1-------1---------1----------1-1-   ->    10 8'00100000
    121:     5 40'00---1---------1---------1----------1-1-   ->    10 8'00100000
    122:     5 40'00-1-----------1---------1----------1-1-   ->    10 8'00100000
    123:     5 40'00--1----------1----0---------------1-1-   ->    10 8'00100000
    124:     5 40'00----1--------1--1-----------------1-1-   ->    10 8'00100000
    125:     5 40'00------------11--------------------1-1-   ->    10 8'00100000
    126:     6 40'00------1------1-------------------01-1-   ->     0 8'10000000
    127:     6 40'00----1--------1---------0----------1-10   ->     6 8'10000000
    128:     6 40'00-------------1--------------------1-0-   ->     6 8'10000000
    129:     6 40'00-------------11---------1---------1-1-   ->     6 8'10000000
    130:     6 40'00-----1-------1---------0----------1-1-   ->     6 8'10000000
    131:     6 40'00---1---------1---------0----------1-1-   ->     6 8'10000000
    132:     6 40'00-1-----------1---------0----------1-1-   ->     6 8'10000000
    133:     6 40'00--1----------1-----1--------------1-1-   ->     6 8'10000000
    134:     6 40'00-000000-----010-------------------1-1-   ->     6 8'10000000
    135:     6 40'------------------------------------0---   ->     6 8'10000000
    136:     6 40'00-------------0--------------------1---   ->     6 8'10000000
    137:     6 40'10----------------------------------1---   ->     6 8'10000000
    138:     6 40'-1----------------------------------1---   ->     6 8'10000000
    139:     6 40'00----1--------1---------1----------1-10   ->    10 8'10000000
    140:     6 40'00------1------1-------------------11-1-   ->    10 8'10000000
    141:     6 40'00-------------11---------0---------1-1-   ->    10 8'10000000
    142:     6 40'00-----1-------1---------1----------1-1-   ->    10 8'10000000
    143:     6 40'00---1---------1---------1----------1-1-   ->    10 8'10000000
    144:     6 40'00-1-----------1---------1----------1-1-   ->    10 8'10000000
    145:     6 40'00--1----------1-----0--------------1-1-   ->    10 8'10000000
    146:     6 40'00------------11--------------------1-1-   ->    10 8'10000000
    147:     7 40'00------1------1-------------------01-1-   ->     0 8'00001000
    148:     7 40'00----1--------1---------0----------1-10   ->     7 8'00001000
    149:     7 40'00-------------1--------------------1-0-   ->     7 8'00001000
    150:     7 40'00-----1-------1---------0----------1-1-   ->     7 8'00001000
    151:     7 40'00---1---------1---------0----------1-1-   ->     7 8'00001000
    152:     7 40'00--1----------1---------0----------1-1-   ->     7 8'00001000
    153:     7 40'00-1-----------1---------0----------1-1-   ->     7 8'00001000
    154:     7 40'00-------------11-------1-----------1-1-   ->     7 8'00001000
    155:     7 40'00-------------11------1------------1-1-   ->     7 8'00001000
    156:     7 40'00-000000-----010-------------------1-1-   ->     7 8'00001000
    157:     7 40'------------------------------------0---   ->     7 8'00001000
    158:     7 40'00-------------0--------------------1---   ->     7 8'00001000
    159:     7 40'10----------------------------------1---   ->     7 8'00001000
    160:     7 40'-1----------------------------------1---   ->     7 8'00001000
    161:     7 40'00----1--------1---------1----------1-10   ->    10 8'00001000
    162:     7 40'00------1------1-------------------11-1-   ->    10 8'00001000
    163:     7 40'00-----1-------1---------1----------1-1-   ->    10 8'00001000
    164:     7 40'00---1---------1---------1----------1-1-   ->    10 8'00001000
    165:     7 40'00--1----------1---------1----------1-1-   ->    10 8'00001000
    166:     7 40'00-1-----------1---------1----------1-1-   ->    10 8'00001000
    167:     7 40'00-------------11------00-----------1-1-   ->    10 8'00001000
    168:     7 40'00------------11--------------------1-1-   ->    10 8'00001000
    169:     8 40'00------1------1-------------------01-1-   ->     0 8'00000100
    170:     8 40'00-------------1--------------------1-0-   ->     8 8'00000100
    171:     8 40'00---1---------1---------0----------1-1-   ->     8 8'00000100
    172:     8 40'00--1----------1---------0----------1-1-   ->     8 8'00000100
    173:     8 40'00-000000-----010-------------------1-1-   ->     8 8'00000100
    174:     8 40'00-------------11-------------------1-1-   ->     8 8'00000100
    175:     8 40'00-----1-------1--------------------1-1-   ->     8 8'00000100
    176:     8 40'00----1--------1--------------------1-1-   ->     8 8'00000100
    177:     8 40'00-1-----------1--------------------1-1-   ->     8 8'00000100
    178:     8 40'------------------------------------0---   ->     8 8'00000100
    179:     8 40'00-------------0--------------------1---   ->     8 8'00000100
    180:     8 40'10----------------------------------1---   ->     8 8'00000100
    181:     8 40'-1----------------------------------1---   ->     8 8'00000100
    182:     8 40'00------1------1-------------------11-1-   ->    10 8'00000100
    183:     8 40'00---1---------1---------1----------1-1-   ->    10 8'00000100
    184:     8 40'00--1----------1---------1----------1-1-   ->    10 8'00000100
    185:     8 40'00------------11--------------------1-1-   ->    10 8'00000100
    186:     9 40'00------1------1-------------------01-1-   ->     0 8'00000000
    187:     9 40'00-1-----------1-------1------------1-1-   ->     2 8'00000000
    188:     9 40'00-1-----------1------10------------1-1-   ->     8 8'00000000
    189:     9 40'00-------------1--------------------1-0-   ->     9 8'00000000
    190:     9 40'00-------------11--------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-000000-----010-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-----1-------1--------------------1-1-   ->     9 8'00000000
    193:     9 40'00----1--------1--------------------1-1-   ->     9 8'00000000
    194:     9 40'00---1---------1--------------------1-1-   ->     9 8'00000000
    195:     9 40'00--1----------1--------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00-------------0--------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00------1------1-------------------11-1-   ->    10 8'00000000
    201:     9 40'00-------------11--------1----------1-1-   ->    10 8'00000000
    202:     9 40'00-1-----------1------00------------1-1-   ->    10 8'00000000
    203:     9 40'00------------11--------------------1-1-   ->    10 8'00000000
    204:    10 40'00------1------1-------------------01-1-   ->     0 8'00000001
    205:    10 40'00-------------1--------------------1-0-   ->    10 8'00000001
    206:    10 40'00------1------1-------------------11-1-   ->    10 8'00000001
    207:    10 40'00-000000-----010-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-------------11-------------------1-1-   ->    10 8'00000001
    209:    10 40'00------------11--------------------1-1-   ->    10 8'00000001
    210:    10 40'00-----1-------1--------------------1-1-   ->    10 8'00000001
    211:    10 40'00----1--------1--------------------1-1-   ->    10 8'00000001
    212:    10 40'00---1---------1--------------------1-1-   ->    10 8'00000001
    213:    10 40'00--1----------1--------------------1-1-   ->    10 8'00000001
    214:    10 40'00-1-----------1--------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00-------------0--------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00------1------1-------------------01-1-   ->     0 8'00000000
    220:    11 40'00------1------1-------------------11-1-   ->    10 8'00000000
    221:    11 40'00-------------11--------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-----1-------1---------1----------1-1-   ->    10 8'00000000
    223:    11 40'00---1---------1---------1----------1-1-   ->    10 8'00000000
    224:    11 40'00-1-----------1---------1----------1-1-   ->    10 8'00000000
    225:    11 40'00--1----------1---0----------------1-1-   ->    10 8'00000000
    226:    11 40'00----1--------1-1------------------1-1-   ->    10 8'00000000
    227:    11 40'00------------11--------------------1-1-   ->    10 8'00000000
    228:    11 40'00-------------1--------------------1-0-   ->    11 8'00000000
    229:    11 40'00-------------11--------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-----1-------1---------0----------1-1-   ->    11 8'00000000
    231:    11 40'00---1---------1---------0----------1-1-   ->    11 8'00000000
    232:    11 40'00-1-----------1---------0----------1-1-   ->    11 8'00000000
    233:    11 40'00--1----------1---1----------------1-1-   ->    11 8'00000000
    234:    11 40'00----1--------1-0------------------1-1-   ->    11 8'00000000
    235:    11 40'00-000000-----010-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00-------------0--------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12792' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$12792 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   11
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2567_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2568_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2570_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$2583_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.u_sie.in_data_ack_q
   10: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$2384_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11200_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 11'-------0---   ->     0 3'000
      1:     0 11'0-0----1---   ->     0 3'000
      2:     0 11'--1----1---   ->     0 3'000
      3:     0 11'1-0----1---   ->     1 3'000
      4:     1 11'010-1011-00   ->     0 3'010
      5:     1 11'--1----1---   ->     0 3'010
      6:     1 11'000-1011-00   ->     1 3'010
      7:     1 11'0-0----1--1   ->     1 3'010
      8:     1 11'-------0---   ->     1 3'010
      9:     1 11'1-0----1---   ->     1 3'010
     10:     1 11'0-0---01--0   ->     2 3'010
     11:     1 11'0-0--111--0   ->     2 3'010
     12:     1 11'0-0-0011-00   ->     3 3'010
     13:     1 11'0-0--011-10   ->     3 3'010
     14:     2 11'1-0----1---   ->     1 3'001
     15:     2 11'-------0---   ->     2 3'001
     16:     2 11'0-0----1---   ->     2 3'001
     17:     2 11'--1----1---   ->     2 3'001
     18:     3 11'010----1000   ->     0 3'100
     19:     3 11'0001---1010   ->     0 3'100
     20:     3 11'--1----1---   ->     0 3'100
     21:     3 11'1-0----1---   ->     1 3'100
     22:     3 11'0-01---1110   ->     2 3'100
     23:     3 11'0-0----1-11   ->     2 3'100
     24:     3 11'0-0----110-   ->     2 3'100
     25:     3 11'000----1000   ->     3 3'100
     26:     3 11'0101---1010   ->     3 3'100
     27:     3 11'0-00---1-10   ->     3 3'100
     28:     3 11'0-0----1001   ->     3 3'100
     29:     3 11'-------0---   ->     3 3'100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12799' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$12799 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2049_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2064_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2137_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2138_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2139_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2140_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2216_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2299_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2304_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2313_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5494_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5495_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1926_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1927_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1929_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3077_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3197_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3353_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3354_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$6157_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6558_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$6562_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12813' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12813 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1531_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1530_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1526_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1521_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1518_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1517_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1515_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1514_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1509_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1497_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1482_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1477_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12121_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11997_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11572_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1481_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1479_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12820' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12820 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1447_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1439_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2349_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12348_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12263_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1417_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

13.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.u_fifo_if.addr_q$12771' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12776' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12779' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12792' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12799' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12813' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12820' from module `\soc'.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~46 debug messages>

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~480 debug messages>
Removed a total of 160 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~170 debug messages>

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$12636 ($adff) from module soc (D = $0\up_cnt[20:0] [19:0], Q = \up_cnt [19:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12725 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12724 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12723 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12722 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12721 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12716 ($adff) from module soc (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12715 ($adff) from module soc (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12714 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12182_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12182_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12714 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12182_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12182_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12182_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12713 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12190_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12712 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$1522_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12710 ($adff) from module soc (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12709 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12708 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12666 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12665 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12664 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12663 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12662 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12661 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12661 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$14173 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12660 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12660 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$14198 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12659 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12657 ($adff) from module soc (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12656 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12655 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12653 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12704 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11535_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12703 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12702 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12701 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12699 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12698 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12697 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12696 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12695 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12693 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12692 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12691 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12690 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12689 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2632_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12687 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7133_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12685 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12684 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2648_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12683 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7153_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12681 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12678 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7100_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12677 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12673 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7059_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12671 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12670 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7082_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12669 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$2737_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12667 ($adff) from module soc (D = \u_app.u_fifo_if.in_buffer_q, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$12649 ($adff) from module soc (D = \u_app.u_fifo_if.data_i, Q = \u_app.u_fifo_if.in_buffer_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$12645 ($adff) from module soc (D = $flatten\u_app.\u_fifo_if.$0\out_ready_q[0:0], Q = \u_app.u_fifo_if.out_ready_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$12644 ($adff) from module soc (D = \u_app.u_fifo_if.out_data_i, Q = \u_app.u_fifo_if.out_buffer_q).
Adding EN signal on $flatten\u_app.$procdff$12640 ($adff) from module soc (D = \u_app.status_d, Q = \u_app.status_q).
Adding EN signal on $flatten\u_app.$procdff$12639 ($adff) from module soc (D = \u_app.data_d, Q = \u_app.data_q).

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 139 unused cells and 359 unused wires.
<suppressed ~158 debug messages>

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~19 debug messages>

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~147 debug messages>

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.12.16. Rerunning OPT passes. (Maybe there is more to do..)

13.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~148 debug messages>

13.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.12.20. Executing OPT_DFF pass (perform DFF optimizations).

13.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.12.23. Finished OPT passes. (There is nothing left to do.)

13.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell soc.$add$../hdl/soc/soc.v:93$1029 ($add).
Removed top 11 bits (of 32) from port Y of cell soc.$add$../hdl/soc/soc.v:93$1029 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970 ($add).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12867 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12876 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_app.\u_fifo_if.$eq$../../common/hdl/fifo_if.v:63$978 ($eq).
Removed cell soc.$flatten\u_app.\u_fifo_if.$procmux$2938 ($mux).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2889_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2886_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2885_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2883_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2877_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2874 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2860 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2827_CMP0 ($eq).
Removed cell soc.$flatten\u_app.$procmux$2818 ($mux).
Removed top 2 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2808 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2800 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:134$1022 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1021 ($add).
Removed top 24 bits (of 32) from port Y of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1021 ($add).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:132$1019 ($le).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:132$1018 ($ge).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$xor$../hdl/soc/app.v:131$1017 ($xor).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:130$1014 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:130$1013 ($ge).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:129$1011 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:129$1010 ($ge).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:65$1000 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14178 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12883 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14186 ($ne).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13157 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13214 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13218 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14182 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13234 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13181 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13177 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14184 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12894 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13678 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13682 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13690 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13699 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13703 ($eq).
Removed top 1 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13707 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13711 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13715 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13719 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13732 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13736 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13740 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13744 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13748 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13752 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13756 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13760 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13764 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13768 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13778 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13795 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13804 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13813 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13826 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13830 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13835 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13839 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13843 ($eq).
Removed top 4 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13871 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13875 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13891 ($eq).
Removed top 1 bits (of 12) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14268 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13904 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13909 ($eq).
Removed top 3 bits (of 10) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14272 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14274 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$14029 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14276 ($ne).
Removed top 5 bits (of 6) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14278 ($ne).
Removed top 3 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14280 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$14082 ($eq).
Removed top 3 bits (of 9) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14270 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14352 ($ne).
Removed top 4 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14354 ($ne).
Removed top 2 bits (of 6) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14356 ($ne).
Removed top 2 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14358 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14360 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14379 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14409 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14450 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14481 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14483 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14490 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13259 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13267 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13287 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13291 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14207 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14209 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13324 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13328 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13373 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13418 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13428 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13430 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13432 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13434 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13436 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13438 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13440 ($eq).
Removed top 7 bits (of 14) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13442 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13444 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13446 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13448 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13452 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13458 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13464 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13470 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13476 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13482 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13486 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13490 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13494 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13498 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13502 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13508 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13516 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13520 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13524 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13530 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13534 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13538 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13542 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13546 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13567 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13571 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13575 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13579 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13583 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13587 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13591 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13595 ($eq).
Removed top 9 bits (of 13) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13599 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13607 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13624 ($eq).
Removed top 1 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13628 ($eq).
Removed top 3 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13632 ($eq).
Removed top 3 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13651 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13655 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13666 ($eq).
Removed top 3 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13670 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13674 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12949 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12835 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12973 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7114 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7098 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7073 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7071 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7069 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7057 ($mux).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$eq$../../../usb_cdc/in_fifo.v:195$2740 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2739 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2739 ($add).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2734 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2731 ($and).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2730 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2715 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2715 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2694 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2694 ($add).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2667 ($shiftx).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7279 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7213 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7144 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7142 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7140 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7131 ($mux).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:199$2654 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2653 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2653 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2643 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2643 ($add).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2639 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2634 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2634 ($add).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2629 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2626 ($and).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2625 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2405 ($add).
Removed top 25 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2405 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:388$2415 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:400$2426 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:420$2442 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:421$2443 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:422$2445 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$2447 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2465 ($eq).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2471 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2542 ($ne).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2547 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11481 ($mux).
Removed top 3 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2567 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2576 ($eq).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2592 ($shiftx).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2595 ($shiftx).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7414 ($mux).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7473 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7546 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7666 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7729 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7767 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8153 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8255 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8355 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8512 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8534 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8670 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8689 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8787 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8803 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8936 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9040 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13104 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$14165 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10001 ($mux).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10061 ($mux).
Removed top 6 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10414_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10442_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10477_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10550_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10588_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10805_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10806_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10807_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10808_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10809_CMP0 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11155 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11249 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11397 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1936 ($add).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1936 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:369$2060 ($eq).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:382$2076 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2080 ($and).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2099 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2103 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2107 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2111 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2115 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2119 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2123 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2127 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2131 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2135 ($xor).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2138 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6880 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6877 ($mux).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:453$2232 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2236 ($and).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2247 ($shl).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6955 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6950 ($mux).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:485$2286 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6935 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:517$2307 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2346 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2346 ($add).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3053 ($mux).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13051 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3076 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3079 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3087 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3090 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3098 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3101 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3109 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3112 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3120 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3123 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3131 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3134 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3142 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3145 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3367 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3370 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3381 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3384 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3395 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3398 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3409 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3412 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3423 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3426 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3437 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3440 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3451 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3454 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3658 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3661 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3663 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3666 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3786 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3891 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3893 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3896 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3908 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3910 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3913 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3925 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3927 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3930 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3942 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3944 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3947 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3959 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3961 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3964 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3976 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3978 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3981 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3993 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3995 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3998 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4010 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4012 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4015 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4178 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4192 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4229 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4232 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4244 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4247 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4259 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4262 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4274 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4277 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4289 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4292 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4304 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4307 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4319 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4322 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4369 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4400 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4487 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4515 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4567 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4592 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4686 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4708 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4814 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4833 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4930 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4932 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4935 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4949 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4951 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4954 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4968 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4970 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4973 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4987 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4989 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4992 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5006 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5008 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5011 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5025 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5027 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5030 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5044 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5046 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5049 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5063 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5065 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5068 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5082 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5084 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5087 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5101 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5103 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5106 ($mux).
Removed top 2 bits (of 5) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5118 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5120 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5122 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5125 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5152 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5168 ($mux).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5495_CMP0 ($eq).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6213 ($mux).
Removed top 12 bits (of 18) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12174 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11884 ($mux).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13006 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11836 ($mux).
Removed top 1 bits (of 9) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11819 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11726 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11691 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11672 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11549 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1523 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1523 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$1512 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1504 ($add).
Removed top 14 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1504 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1482 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1473 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1472 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1472 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1444 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1444 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1441 ($sub).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1441 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1432 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1432 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:81$2355 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3769 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6072 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3616 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5980 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3487 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5747 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2250 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2250 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2250 ($or).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5571 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2081 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2081 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2081 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2247 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2249 ($and).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2249 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2249 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2078 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2080 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2080 ($and).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3656 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2237 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2237 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2237 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2234 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2236 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2236 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2079 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2079 ($not).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2073 ($shl).
Removed top 11 bits (of 32) from wire soc.$add$../hdl/soc/soc.v:93$1029_Y.
Removed top 1 bits (of 4) from wire soc.$flatten\u_app.$2\status_d[3:0].
Removed top 2 bits (of 4) from wire soc.$flatten\u_app.$4\status_d[3:0].
Removed top 24 bits (of 32) from wire soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1021_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2694_Y.
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2715_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2739_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2731_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2634_Y.
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2643_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2653_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2626_Y.
Removed top 1 bits (of 2) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2094.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2346_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2080_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2236_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2079_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$procmux$3656_Y.
Removed top 2 bits (of 5) from wire soc.$flatten\u_usb_cdc.\u_sie.$procmux$5118_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2078_Y.
Removed top 1 bits (of 9) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1472_Y.
Removed top 14 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1504_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1523_Y.
Removed top 12 bits (of 18) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12174_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1444_Y.

13.14. Executing PEEPOPT pass (run peephole optimizers).

13.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 199 unused wires.
<suppressed ~1 debug messages>

13.16. Executing SHARE pass (SAT-based resource sharing).

13.17. Executing TECHMAP pass (map to technology primitives).

13.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

13.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

13.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

13.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module soc:
  creating $macc model for $add$../hdl/soc/soc.v:93$1029 ($add).
  creating $macc model for $flatten\u_app.$add$../hdl/soc/app.v:133$1021 ($add).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2694 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2715 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2739 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2634 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2643 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2653 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2405 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1936 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2346 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1472 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1504 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1523 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1444 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1432 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1441 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1441.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1432.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1444.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1523.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1504.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1472.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2346.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1936.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2405.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2653.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2643.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2634.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2739.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2715.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2694.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/soc/app.v:133$1021.
  creating $alu model for $macc $add$../hdl/soc/soc.v:93$1029.
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:129$1010 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:130$1013 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:132$1018 ($ge): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:129$1011 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:130$1014 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:132$1019 ($le): new $alu
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:132$1019: $auto$alumacc.cc:485:replace_alu$14538
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:130$1014: $auto$alumacc.cc:485:replace_alu$14551
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:129$1011: $auto$alumacc.cc:485:replace_alu$14564
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:132$1018: $auto$alumacc.cc:485:replace_alu$14577
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:130$1013: $auto$alumacc.cc:485:replace_alu$14586
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:129$1010: $auto$alumacc.cc:485:replace_alu$14595
  creating $alu cell for $add$../hdl/soc/soc.v:93$1029: $auto$alumacc.cc:485:replace_alu$14604
  creating $alu cell for $flatten\u_app.$add$../hdl/soc/app.v:133$1021: $auto$alumacc.cc:485:replace_alu$14607
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970: $auto$alumacc.cc:485:replace_alu$14610
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2694: $auto$alumacc.cc:485:replace_alu$14613
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2715: $auto$alumacc.cc:485:replace_alu$14616
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2739: $auto$alumacc.cc:485:replace_alu$14619
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698: $auto$alumacc.cc:485:replace_alu$14622
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2634: $auto$alumacc.cc:485:replace_alu$14625
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2643: $auto$alumacc.cc:485:replace_alu$14628
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2653: $auto$alumacc.cc:485:replace_alu$14631
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645: $auto$alumacc.cc:485:replace_alu$14634
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2405: $auto$alumacc.cc:485:replace_alu$14637
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1936: $auto$alumacc.cc:485:replace_alu$14640
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2346: $auto$alumacc.cc:485:replace_alu$14643
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1472: $auto$alumacc.cc:485:replace_alu$14646
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1504: $auto$alumacc.cc:485:replace_alu$14649
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1523: $auto$alumacc.cc:485:replace_alu$14652
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1444: $auto$alumacc.cc:485:replace_alu$14655
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1432: $auto$alumacc.cc:485:replace_alu$14658
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1441: $auto$alumacc.cc:485:replace_alu$14661
  created 26 $alu and 0 $macc cells.

13.21. Executing OPT pass (performing simple optimizations).

13.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

13.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

13.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2880: { $flatten\u_app.$procmux$2889_CMP $flatten\u_app.$procmux$2877_CMP $flatten\u_app.$procmux$2886_CMP $flatten\u_app.$procmux$2885_CMP $flatten\u_app.$procmux$2883_CMP $flatten\u_app.$procmux$2811_CMP $auto$opt_reduce.cc:134:opt_mux$14665 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12130: $auto$opt_reduce.cc:134:opt_mux$12746
  Optimizing cells in module \soc.
Performed a total of 2 changes.

13.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

13.21.6. Executing OPT_DFF pass (perform DFF optimizations).

13.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 70 unused wires.
<suppressed ~1 debug messages>

13.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.9. Rerunning OPT passes. (Maybe there is more to do..)

13.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

13.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6664: { $auto$opt_reduce.cc:134:opt_mux$12742 $auto$opt_reduce.cc:134:opt_mux$14667 }
  Optimizing cells in module \soc.
Performed a total of 1 changes.

13.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.21.13. Executing OPT_DFF pass (perform DFF optimizations).

13.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.16. Rerunning OPT passes. (Maybe there is more to do..)

13.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

13.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.21.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.23. Finished OPT passes. (There is nothing left to do.)

13.22. Executing MEMORY pass.

13.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

13.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

13.25. Executing TECHMAP pass (map to technology primitives).

13.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

13.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

13.26. Executing ICE40_BRAMINIT pass.

13.27. Executing OPT pass (performing simple optimizations).

13.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~181 debug messages>

13.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.27.3. Executing OPT_DFF pass (perform DFF optimizations).

13.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 105 unused wires.
<suppressed ~2 debug messages>

13.27.5. Finished fast OPT passes.

13.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.29. Executing OPT pass (performing simple optimizations).

13.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

13.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$2874:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$14494 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$14494 [2] $auto$wreduce.cc:454:run$14494 [0] }
      New connections: $auto$wreduce.cc:454:run$14494 [1] = $auto$wreduce.cc:454:run$14494 [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2698_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2699_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2645_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2646_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3074:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165 [14] $auto$opt_expr.cc:205:group_cell_inputs$14717 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165 [1] $auto$opt_expr.cc:205:group_cell_inputs$14717 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14717 [14] $auto$opt_expr.cc:205:group_cell_inputs$14717 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14717 [13] $auto$opt_expr.cc:205:group_cell_inputs$14717 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14724 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210 [1] $auto$opt_expr.cc:205:group_cell_inputs$14724 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14717 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210 [15] $auto$opt_expr.cc:205:group_cell_inputs$14724 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210 [14] $auto$opt_expr.cc:205:group_cell_inputs$14724 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14717 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3085:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161 [14] $auto$opt_expr.cc:205:group_cell_inputs$14710 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161 [1] $auto$opt_expr.cc:205:group_cell_inputs$14710 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14710 [14] $auto$opt_expr.cc:205:group_cell_inputs$14710 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14710 [13] $auto$opt_expr.cc:205:group_cell_inputs$14710 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14717 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165 [1] $auto$opt_expr.cc:205:group_cell_inputs$14717 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14710 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165 [15] $auto$opt_expr.cc:205:group_cell_inputs$14717 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165 [14] $auto$opt_expr.cc:205:group_cell_inputs$14717 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2165 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14710 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3096:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157 [14] $auto$opt_expr.cc:205:group_cell_inputs$14703 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157 [1] $auto$opt_expr.cc:205:group_cell_inputs$14703 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14703 [14] $auto$opt_expr.cc:205:group_cell_inputs$14703 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14703 [13] $auto$opt_expr.cc:205:group_cell_inputs$14703 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14710 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161 [1] $auto$opt_expr.cc:205:group_cell_inputs$14710 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14703 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161 [15] $auto$opt_expr.cc:205:group_cell_inputs$14710 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161 [14] $auto$opt_expr.cc:205:group_cell_inputs$14710 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2161 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14703 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3107:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153 [14] $auto$opt_expr.cc:205:group_cell_inputs$14696 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153 [1] $auto$opt_expr.cc:205:group_cell_inputs$14696 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14696 [14] $auto$opt_expr.cc:205:group_cell_inputs$14696 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14696 [13] $auto$opt_expr.cc:205:group_cell_inputs$14696 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14703 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157 [1] $auto$opt_expr.cc:205:group_cell_inputs$14703 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14696 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157 [15] $auto$opt_expr.cc:205:group_cell_inputs$14703 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157 [14] $auto$opt_expr.cc:205:group_cell_inputs$14703 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2157 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14696 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3118:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149 [14] $auto$opt_expr.cc:205:group_cell_inputs$14689 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149 [1] $auto$opt_expr.cc:205:group_cell_inputs$14689 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14689 [14] $auto$opt_expr.cc:205:group_cell_inputs$14689 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14689 [13] $auto$opt_expr.cc:205:group_cell_inputs$14689 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14696 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153 [1] $auto$opt_expr.cc:205:group_cell_inputs$14696 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14689 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153 [15] $auto$opt_expr.cc:205:group_cell_inputs$14696 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153 [14] $auto$opt_expr.cc:205:group_cell_inputs$14696 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2153 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14689 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3129:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145 [14] $auto$opt_expr.cc:205:group_cell_inputs$14682 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145 [1] $auto$opt_expr.cc:205:group_cell_inputs$14682 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14682 [14] $auto$opt_expr.cc:205:group_cell_inputs$14682 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14682 [13] $auto$opt_expr.cc:205:group_cell_inputs$14682 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14689 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149 [1] $auto$opt_expr.cc:205:group_cell_inputs$14689 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14682 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149 [15] $auto$opt_expr.cc:205:group_cell_inputs$14689 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149 [14] $auto$opt_expr.cc:205:group_cell_inputs$14689 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2149 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14682 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3206:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3224:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3464:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3888:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210 [14] $auto$opt_expr.cc:205:group_cell_inputs$14724 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210 [1] $auto$opt_expr.cc:205:group_cell_inputs$14724 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14724 [14] $auto$opt_expr.cc:205:group_cell_inputs$14724 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14724 [13] $auto$opt_expr.cc:205:group_cell_inputs$14724 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2173
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1904.$result[15:0]$2210 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14724 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2173 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2173 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2173 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2173 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2173 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14724 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4007:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14675 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$14675 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14682 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145 [1] $auto$opt_expr.cc:205:group_cell_inputs$14682 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14675 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145 [15] $auto$opt_expr.cc:205:group_cell_inputs$14682 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145 [14] $auto$opt_expr.cc:205:group_cell_inputs$14682 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1903.$result[15:0]$2145 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4928:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14776 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2130 [1] $auto$opt_expr.cc:205:group_cell_inputs$14776 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14776 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14776 [3] $auto$opt_expr.cc:205:group_cell_inputs$14776 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2134
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2130 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14776 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2134 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2134 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2134 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2134 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14776 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4947:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14771 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2126 [1] $auto$opt_expr.cc:205:group_cell_inputs$14771 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14771 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14771 [3] $auto$opt_expr.cc:205:group_cell_inputs$14771 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2130 [4] $auto$opt_expr.cc:205:group_cell_inputs$14776 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2130 [1] $auto$opt_expr.cc:205:group_cell_inputs$14776 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2126 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14771 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14776 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2130 [4] $auto$opt_expr.cc:205:group_cell_inputs$14776 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2130 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14771 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4966:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14766 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2122 [1] $auto$opt_expr.cc:205:group_cell_inputs$14766 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14766 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14766 [3] $auto$opt_expr.cc:205:group_cell_inputs$14766 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2126 [4] $auto$opt_expr.cc:205:group_cell_inputs$14771 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2126 [1] $auto$opt_expr.cc:205:group_cell_inputs$14771 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2122 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14766 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14771 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2126 [4] $auto$opt_expr.cc:205:group_cell_inputs$14771 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2126 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14766 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4985:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14761 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2118 [1] $auto$opt_expr.cc:205:group_cell_inputs$14761 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14761 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14761 [3] $auto$opt_expr.cc:205:group_cell_inputs$14761 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2122 [4] $auto$opt_expr.cc:205:group_cell_inputs$14766 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2122 [1] $auto$opt_expr.cc:205:group_cell_inputs$14766 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2118 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14761 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14766 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2122 [4] $auto$opt_expr.cc:205:group_cell_inputs$14766 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2122 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14761 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5004:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14756 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2114 [1] $auto$opt_expr.cc:205:group_cell_inputs$14756 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14756 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14756 [3] $auto$opt_expr.cc:205:group_cell_inputs$14756 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2118 [4] $auto$opt_expr.cc:205:group_cell_inputs$14761 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2118 [1] $auto$opt_expr.cc:205:group_cell_inputs$14761 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2114 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14756 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14761 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2118 [4] $auto$opt_expr.cc:205:group_cell_inputs$14761 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2118 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14756 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5023:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14751 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2110 [1] $auto$opt_expr.cc:205:group_cell_inputs$14751 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14751 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14751 [3] $auto$opt_expr.cc:205:group_cell_inputs$14751 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2114 [4] $auto$opt_expr.cc:205:group_cell_inputs$14756 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2114 [1] $auto$opt_expr.cc:205:group_cell_inputs$14756 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2110 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14751 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14756 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2114 [4] $auto$opt_expr.cc:205:group_cell_inputs$14756 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2114 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14751 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5042:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14746 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2106 [1] $auto$opt_expr.cc:205:group_cell_inputs$14746 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14746 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14746 [3] $auto$opt_expr.cc:205:group_cell_inputs$14746 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2110 [4] $auto$opt_expr.cc:205:group_cell_inputs$14751 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2110 [1] $auto$opt_expr.cc:205:group_cell_inputs$14751 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2106 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14746 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14751 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2110 [4] $auto$opt_expr.cc:205:group_cell_inputs$14751 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2110 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14746 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5061:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14741 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2102 [1] $auto$opt_expr.cc:205:group_cell_inputs$14741 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14741 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14741 [3] $auto$opt_expr.cc:205:group_cell_inputs$14741 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2106 [4] $auto$opt_expr.cc:205:group_cell_inputs$14746 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2106 [1] $auto$opt_expr.cc:205:group_cell_inputs$14746 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2102 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14741 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14746 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2106 [4] $auto$opt_expr.cc:205:group_cell_inputs$14746 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2106 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14741 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5080:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14736 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2098 [1] $auto$opt_expr.cc:205:group_cell_inputs$14736 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14736 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14736 [3] $auto$opt_expr.cc:205:group_cell_inputs$14736 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2102 [4] $auto$opt_expr.cc:205:group_cell_inputs$14741 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2102 [1] $auto$opt_expr.cc:205:group_cell_inputs$14741 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2098 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14736 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14741 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2102 [4] $auto$opt_expr.cc:205:group_cell_inputs$14741 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2102 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14736 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5099:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$14731 [1] $auto$opt_expr.cc:205:group_cell_inputs$14731 [2] $auto$opt_expr.cc:205:group_cell_inputs$14731 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$14731 [1] $auto$wreduce.cc:454:run$14515 [1] $auto$opt_expr.cc:205:group_cell_inputs$14731 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2098 [4] $auto$opt_expr.cc:205:group_cell_inputs$14736 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2098 [1] $auto$opt_expr.cc:205:group_cell_inputs$14736 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14731 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$14515 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14736 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2098 [4] $auto$opt_expr.cc:205:group_cell_inputs$14736 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1901.$result[4:0]$2098 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$14731 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5118:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$14731 [1] $auto$wreduce.cc:454:run$14515 [1] $auto$opt_expr.cc:205:group_cell_inputs$14731 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$14731 [1:0]
      New connections: $auto$wreduce.cc:454:run$14515 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11819:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$14523 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$14523 [7]
      New connections: $auto$wreduce.cc:454:run$14523 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11898:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$14523 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$14523 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12174:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$14527 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$14527 [2] $auto$wreduce.cc:454:run$14527 [0] }
      New connections: { $auto$wreduce.cc:454:run$14527 [5:3] $auto$wreduce.cc:454:run$14527 [1] } = { $auto$wreduce.cc:454:run$14527 [2] $auto$wreduce.cc:454:run$14527 [0] $auto$wreduce.cc:454:run$14527 [0] $auto$wreduce.cc:454:run$14527 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12214:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12282:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
    Consolidated identical input bits for $mux cell $procmux$2792:
      Old ports: A=21'011100000000000000000, B=21'1xxxxxxxxxxxxxxxxxxxx, Y=$procmux$2792_Y
      New ports: A=3'010, B=3'1xx, Y={ $procmux$2792_Y [20] $procmux$2792_Y [17] $procmux$2792_Y [0] }
      New connections: { $procmux$2792_Y [19:18] $procmux$2792_Y [16:1] } = { $procmux$2792_Y [17] $procmux$2792_Y [17] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] $procmux$2792_Y [0] }
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3257:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3272:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3556:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11898:
      Old ports: A=$auto$wreduce.cc:454:run$14523 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$14523 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3314:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3326:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \soc.
Performed a total of 37 changes.

13.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.29.6. Executing OPT_DFF pass (perform DFF optimizations).

13.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

13.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

13.29.9. Rerunning OPT passes. (Maybe there is more to do..)

13.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

13.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.29.13. Executing OPT_DFF pass (perform DFF optimizations).

13.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

13.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.29.16. Rerunning OPT passes. (Maybe there is more to do..)

13.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

13.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.29.20. Executing OPT_DFF pass (perform DFF optimizations).

13.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.29.23. Finished OPT passes. (There is nothing left to do.)

13.30. Executing ICE40_WRAPCARRY pass (wrap carries).

13.31. Executing TECHMAP pass (map to technology primitives).

13.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

13.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$150d098cb9cca1819459bc5073194c8c53d2862d\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:d706445b01d30e7e39c300843f011860ca2fe277$paramod$4cab501b307a93c2d80616155318b09503c0bdfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5007 debug messages>

13.31.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~865 debug messages>

13.32. Executing OPT pass (performing simple optimizations).

13.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~13443 debug messages>

13.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~11667 debug messages>
Removed a total of 3889 cells.

13.32.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$15098 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [7], Q = \u_app.data_q [7]).
Adding EN signal on $auto$ff.cc:262:slice$15091 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [0], Q = \u_app.data_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$15092 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [1], Q = \u_app.data_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$15093 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [2], Q = \u_app.data_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$15094 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [3], Q = \u_app.data_q [3]).
Adding EN signal on $auto$ff.cc:262:slice$15095 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [4], Q = \u_app.data_q [4]).
Adding EN signal on $auto$ff.cc:262:slice$15097 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [6], Q = \u_app.data_q [6]).

13.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 3586 unused cells and 2536 unused wires.
<suppressed ~3587 debug messages>

13.32.5. Rerunning OPT passes. (Removed registers in this run.)

13.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~23 debug messages>

13.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

13.32.8. Executing OPT_DFF pass (perform DFF optimizations).

13.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

13.32.10. Finished fast OPT passes.

13.33. Executing ICE40_OPT pass (performing simple optimizations).

13.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14538.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14538.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14551.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14538.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14564.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14538.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14577.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14538.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14586.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14538.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14595.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14538.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14604.slice[0].carry: CO=\up_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14607.slice[0].carry: CO=\u_app.data_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14610.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14613.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14619.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14622.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14622.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$14622.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14625.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14631.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14634.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14634.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$14634.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14637.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14640.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14643.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14649.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14652.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14655.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14661.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

13.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~101 debug messages>

13.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

13.33.4. Executing OPT_DFF pass (perform DFF optimizations).

13.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 2 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

13.33.6. Rerunning OPT passes. (Removed registers in this run.)

13.33.7. Running ICE40 specific optimizations.

13.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.33.10. Executing OPT_DFF pass (perform DFF optimizations).

13.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.33.12. Finished OPT passes. (There is nothing left to do.)

13.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.35. Executing TECHMAP pass (map to technology primitives).

13.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~489 debug messages>

13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14604.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14607.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14610.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14613.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14619.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14622.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14622.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14625.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14631.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14634.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14634.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14637.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14640.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14643.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14649.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14652.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14655.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14661.slice[0].carry ($lut).

13.38. Executing ICE40_OPT pass (performing simple optimizations).

13.38.1. Running ICE40 specific optimizations.

13.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~683 debug messages>

13.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~1473 debug messages>
Removed a total of 491 cells.

13.38.4. Executing OPT_DFF pass (perform DFF optimizations).

13.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 3274 unused wires.
<suppressed ~1 debug messages>

13.38.6. Rerunning OPT passes. (Removed registers in this run.)

13.38.7. Running ICE40 specific optimizations.

13.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.38.10. Executing OPT_DFF pass (perform DFF optimizations).

13.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.38.12. Finished OPT passes. (There is nothing left to do.)

13.39. Executing TECHMAP pass (map to technology primitives).

13.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.40. Executing ABC pass (technology mapping using ABC).

13.40.1. Extracting gate netlist of module `\soc' to `<abc-temp-dir>/input.blif'..
Extracted 4147 gates and 4657 wires to a netlist network with 508 inputs and 460 outputs.

13.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     681.
ABC: Participating nodes from both networks       =    1516.
ABC: Participating nodes from the first network   =     681. (  61.13 % of nodes)
ABC: Participating nodes from the second network  =     835. (  74.96 % of nodes)
ABC: Node pairs (any polarity)                    =     681. (  61.13 % of names can be moved)
ABC: Node pairs (same polarity)                   =     591. (  53.05 % of names can be moved)
ABC: Total runtime =     0.12 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1113
ABC RESULTS:        internal signals:     3689
ABC RESULTS:           input signals:      508
ABC RESULTS:          output signals:      460
Removing temp directory.

13.41. Executing ICE40_WRAPCARRY pass (wrap carries).

13.42. Executing TECHMAP pass (map to technology primitives).

13.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 54 unused cells and 2677 unused wires.

13.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1195
  1-LUT               19
  2-LUT              263
  3-LUT              325
  4-LUT              588
  with \SB_CARRY    (#0)   70
  with \SB_CARRY    (#1)   69

Eliminating LUTs.
Number of LUTs:     1195
  1-LUT               19
  2-LUT              263
  3-LUT              325
  4-LUT              588
  with \SB_CARRY    (#0)   70
  with \SB_CARRY    (#1)   69

Combining LUTs.
Number of LUTs:     1136
  1-LUT               19
  2-LUT              197
  3-LUT              281
  4-LUT              639
  with \SB_CARRY    (#0)   70
  with \SB_CARRY    (#1)   69

Eliminated 0 LUTs.
Combined 59 LUTs.
<suppressed ~6349 debug messages>

13.44. Executing TECHMAP pass (map to technology primitives).

13.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.44.2. Continuing TECHMAP pass.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$77a6cc341daf15cfe0c6d194b256e01e4a971f96\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$2e47ac28349ade3044e1564c8a47002973d14cd6\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$8174465cd93a8ce374b1105bcdb85c35e7883167\$lut for cells of type $lut.
Using template $paramod$951a688ae57d2311342f77219e5d334ec29a8aa3\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$90211918a84e1cef3407e0f8e61fa8260d248e82\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$c14b34f16c7002b88d20e40ed8901e64fbdbc0cd\$lut for cells of type $lut.
Using template $paramod$696ceba4fdc3f1b5237f638e558a17543f72d717\$lut for cells of type $lut.
Using template $paramod$35a601e21da99e3d336a434f5a8b09e089e44a0d\$lut for cells of type $lut.
Using template $paramod$c8c6b9a00007e3a273f9d05a5c98cf84f8b5d857\$lut for cells of type $lut.
Using template $paramod$93f88d1396db449b71126dcb19be37c7227722f9\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$4719cc33762805c9534b66fe53f18609569e5b92\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$e9ba0bc9a2ad1058e6d1287dbaf97e62b56821df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$1ab0c0762cdd16b1fa6d65e6dee9030dcdc6bdf8\$lut for cells of type $lut.
Using template $paramod$a4026eebe32089c4bad060da77b9417980e166a4\$lut for cells of type $lut.
Using template $paramod$b5fa1520a63363306d2015700d4f6a00f8b76647\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$784ba46238d7406ac4412bc16396903968a5ef2a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$4fca3b92a07e69b87d718c5500dfd8ffb1121619\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$780375c9bd4a74671d040f17582de38f90afbb3c\$lut for cells of type $lut.
Using template $paramod$8379cb6cc067198df3735466802bba2672d8d35f\$lut for cells of type $lut.
Using template $paramod$a642d9cfd5ba13532c60b90e27156eef10bdd135\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$d54e7238a4a65b6993845c84c1abdbcd353fe338\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$8cc1d9190eee0e7f03980e56a6daf286bc7b3911\$lut for cells of type $lut.
Using template $paramod$0c5cb0a104ca0d31d95a5283f0388d51f8a25587\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$a20c6c1e16699890aacd2a27aa974a524fce88da\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$d990503bd4013812de761df73674b53eeb4f2408\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$1e04fa3708d64040df722c8a3e8a40ef53bbb5a6\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$c246282e335ad4ae4b292e7b58340f0447c82424\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$1b006f6294a954502e34ffd3347cb58c2cb14ad8\$lut for cells of type $lut.
Using template $paramod$1cec58bfb33a7a51c359586aade8e947536c006e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$74ebd4b2765e93454b67170d97659ea69891a934\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111100 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3544 debug messages>
Removed 0 unused cells and 2534 unused wires.

13.45. Executing AUTONAME pass.
Renamed 33017 objects in module soc (85 iterations).
<suppressed ~2480 debug messages>

13.46. Executing HIERARCHY pass (managing design hierarchy).

13.46.1. Analyzing design hierarchy..
Top module:  \soc

13.46.2. Analyzing design hierarchy..
Top module:  \soc
Removed 0 unused modules.

13.47. Printing statistics.

=== soc ===

   Number of wires:               1049
   Number of wire bits:           3126
   Number of public wires:        1049
   Number of public wire bits:    3126
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1717
     SB_CARRY                      110
     SB_DFFER                      381
     SB_DFFES                        7
     SB_DFFR                        75
     SB_DFFS                         4
     SB_IO                           3
     SB_LUT4                      1136
     SB_PLL40_CORE                   1

13.48. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

14. Executing JSON backend.

End of script. Logfile hash: 959a89efff, CPU: user 7.36s system 0.08s, MEM: 124.39 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 46x opt_expr (2 sec), 12% 27x opt_clean (1 sec), ...
