Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Sat Mar 14 15:54:29 2020
| Host         : oceanbalcony running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file ./report/mmult_hw_timing_synth.rpt
| Design       : mmult_hw
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 tmp192_reg_26718_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 3.496ns (59.257%)  route 2.404ns (40.743%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8553, unset)         0.973     0.973    ap_clk
                         FDRE                                         r  tmp192_reg_26718_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.362     1.335 r  tmp192_reg_26718_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.816    out_buf_V_U/mmult_hw_out_buf_V_ram_U/tmp192_reg_26718_reg[22][1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.111 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_134/O
                         net (fo=1, unplaced)         0.000     2.111    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_134_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.644 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_111/CO[3]
                         net (fo=1, unplaced)         0.009     2.653    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_111_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.770 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_110/CO[3]
                         net (fo=1, unplaced)         0.000     2.770    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_110_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.887 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.887    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_109_n_6
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.218 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_108/O[3]
                         net (fo=2, unplaced)         0.629     3.847    out_buf_V_U/mmult_hw_out_buf_V_ram_U/tmp128_cast_fu_17895_p1[15]
                         LUT3 (Prop_lut3_I2_O)        0.302     4.149 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_69/O
                         net (fo=2, unplaced)         0.485     4.634    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_69_n_6
                         LUT4 (Prop_lut4_I3_O)        0.355     4.989 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_73/O
                         net (fo=1, unplaced)         0.000     4.989    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_73_n_6
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.502 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     5.502    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_15_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     5.619    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_14_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.736    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_13_n_6
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.073 r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg_i_12/O[1]
                         net (fo=1, unplaced)         0.800     6.873    out_buf_V_U/mmult_hw_out_buf_V_ram_U/out_buf_V_d0[29]
                         RAMB36E1                                     r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8553, unset)         0.924    10.924    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ap_clk
                         RAMB36E1                                     r  out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.916     9.973    out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  3.100    




