{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 20:14:09 2013 " "Info: Processing started: Mon May 13 20:14:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PORTAS_LOGICAS -c PORTAS_LOGICAS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PORTAS_LOGICAS -c PORTAS_LOGICAS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portas_logicas.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file portas_logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PORTAS_LOGICAS-COMPORTAMENTAL " "Info: Found design unit 1: PORTAS_LOGICAS-COMPORTAMENTAL" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PORTAS_LOGICAS " "Info: Found entity 1: PORTAS_LOGICAS" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PORTAS_LOGICAS " "Info: Elaborating entity \"PORTAS_LOGICAS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S0 PORTAS_LOGICAS.vhd(12) " "Warning (10631): VHDL Process Statement warning at PORTAS_LOGICAS.vhd(12): inferring latch(es) for signal or variable \"S0\", which holds its previous value in one or more paths through the process" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S1 PORTAS_LOGICAS.vhd(12) " "Warning (10631): VHDL Process Statement warning at PORTAS_LOGICAS.vhd(12): inferring latch(es) for signal or variable \"S1\", which holds its previous value in one or more paths through the process" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S2 PORTAS_LOGICAS.vhd(12) " "Warning (10631): VHDL Process Statement warning at PORTAS_LOGICAS.vhd(12): inferring latch(es) for signal or variable \"S2\", which holds its previous value in one or more paths through the process" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S3 PORTAS_LOGICAS.vhd(12) " "Warning (10631): VHDL Process Statement warning at PORTAS_LOGICAS.vhd(12): inferring latch(es) for signal or variable \"S3\", which holds its previous value in one or more paths through the process" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S4 PORTAS_LOGICAS.vhd(12) " "Warning (10631): VHDL Process Statement warning at PORTAS_LOGICAS.vhd(12): inferring latch(es) for signal or variable \"S4\", which holds its previous value in one or more paths through the process" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S5 PORTAS_LOGICAS.vhd(12) " "Warning (10631): VHDL Process Statement warning at PORTAS_LOGICAS.vhd(12): inferring latch(es) for signal or variable \"S5\", which holds its previous value in one or more paths through the process" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5 PORTAS_LOGICAS.vhd(12) " "Info (10041): Inferred latch for \"S5\" at PORTAS_LOGICAS.vhd(12)" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4 PORTAS_LOGICAS.vhd(12) " "Info (10041): Inferred latch for \"S4\" at PORTAS_LOGICAS.vhd(12)" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3 PORTAS_LOGICAS.vhd(12) " "Info (10041): Inferred latch for \"S3\" at PORTAS_LOGICAS.vhd(12)" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2 PORTAS_LOGICAS.vhd(12) " "Info (10041): Inferred latch for \"S2\" at PORTAS_LOGICAS.vhd(12)" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1 PORTAS_LOGICAS.vhd(12) " "Info (10041): Inferred latch for \"S1\" at PORTAS_LOGICAS.vhd(12)" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0 PORTAS_LOGICAS.vhd(12) " "Info (10041): Inferred latch for \"S0\" at PORTAS_LOGICAS.vhd(12)" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info: Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "7 " "Info: Implemented 7 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "7 " "Info: Implemented 7 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 20:14:12 2013 " "Info: Processing ended: Mon May 13 20:14:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
