* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Apr 20 2022 15:22:00

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev  C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top  --package  SWG16  --outdir  C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40UL1K  

***** Device Info *****
Chip: iCE40UL1K
Package: SWG16
Size: 12 X 14

***** Design Utilization Info *****
Design: top
Used Logic Cell: 164/1248
Used Logic Tile: 31/156
Used IO Cell:    2/48
Used Bram Cell For iCE40: 0/14
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: sysclk
Clock Source: GB_BUFFER_n3456_THRU_CO 
Clock Driver: sysclk_GB (ICE_GB)
Driver Position: (6, 0, 1)
Fanout to FF: 72
Fanout to Tile: 26


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
15|                             
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
10| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
 9| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
 8| 0 1 0 0 0 0 0 0 0 0 0 0 0 0 
 7| 2 1 3 0 0 0 0 0 0 0 0 0 0 0 
 6| 3 8 8 0 0 0 0 0 0 0 0 0 0 0 
 5| 8 8 8 0 2 0 3 0 0 0 0 0 0 0 
 4| 8 6 6 0 4 7 7 0 0 0 0 0 0 0 
 3|   5 8 0 3 5 7 7 0 0 0 0 0   
 2|   2 0 0 6 1 5 8 0 0 0 0 0   
 1|   0 0 0 8 6 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.29

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|  0  0  0  0  0  0  0  0  0  0  0  0  0  0 
10|  0  0  0  0  0  0  0  0  0  0  0  0  0  0 
 9|  0  0  0  0  0  0  0  0  0  0  0  0  0  0 
 8|  0  1  0  0  0  0  0  0  0  0  0  0  0  0 
 7|  3  4  6  0  0  0  0  0  0  0  0  0  0  0 
 6|  5 21 16  0  0  0  0  0  0  0  0  0  0  0 
 5| 16 17 15  0  6  0  3  0  0  0  0  0  0  0 
 4| 22 16  6  0  7 16 11  0  0  0  0  0  0  0 
 3|     6  8  0  3  5 12 15  0  0  0  0  0    
 2|     6  0  0 11  3 10 15  0  0  0  0  0    
 1|     0  0  0 15 12  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 10.06

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|  0  0  0  0  0  0  0  0  0  0  0  0  0  0 
10|  0  0  0  0  0  0  0  0  0  0  0  0  0  0 
 9|  0  0  0  0  0  0  0  0  0  0  0  0  0  0 
 8|  0  1  0  0  0  0  0  0  0  0  0  0  0  0 
 7|  6  4  6  0  0  0  0  0  0  0  0  0  0  0 
 6|  7 25 16  0  0  0  0  0  0  0  0  0  0  0 
 5| 16 28 31  0  7  0  6  0  0  0  0  0  0  0 
 4| 25 17  6  0 13 24 23  0  0  0  0  0  0  0 
 3|    10  8  0  3  5 25 25  0  0  0  0  0    
 2|     8  0  0 19  3 16 23  0  0  0  0  0    
 1|     0  0  0 27 21  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 14.65

***** Run Time Info *****
Run Time:  0
