INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 17:30:55 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[1].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.109ns (22.804%)  route 3.754ns (77.196%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 7.148 - 6.000 ) 
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=637, unset)          1.276     1.276    fork0/generateBlocks[1].regblock/clk
    SLICE_X11Y132        FDPE                                         r  fork0/generateBlocks[1].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDPE (Prop_fdpe_C_Q)         0.204     1.480 f  fork0/generateBlocks[1].regblock/reg_value_reg/Q
                         net (fo=5, routed)           0.555     2.035    start_0/startBuff/oehb1/reg_value
    SLICE_X12Y131        LUT3 (Prop_lut3_I1_O)        0.134     2.169 r  start_0/startBuff/oehb1/reg_value_i_3__1/O
                         net (fo=5, routed)           0.471     2.640    control_merge3/oehb1/reg_value_reg_6
    SLICE_X14Y130        LUT4 (Prop_lut4_I0_O)        0.138     2.778 r  control_merge3/oehb1/a_address1[31]_INST_0_i_3/O
                         net (fo=96, routed)          0.402     3.180    control_merge3/oehb1/a_address1[31]_INST_0_i_3_n_0
    SLICE_X18Y129        LUT6 (Prop_lut6_I0_O)        0.043     3.223 r  control_merge3/oehb1/a_address1[2]_INST_0_i_1/O
                         net (fo=4, routed)           0.547     3.770    control_merge3/oehb1/full_reg_reg_35
    SLICE_X18Y133        LUT4 (Prop_lut4_I0_O)        0.043     3.813 r  control_merge3/oehb1/dataOutArray[0]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.813    cmpi1/S[1]
    SLICE_X18Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.069 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.069    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X18Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.123 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.123    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X18Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.177 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.177    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X18Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.231 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=12, routed)          0.546     4.777    control_merge3/oehb1/O50[0]
    SLICE_X14Y133        LUT5 (Prop_lut5_I3_O)        0.043     4.820 r  control_merge3/oehb1/reg_value_i_4/O
                         net (fo=5, routed)           0.328     5.147    tehb1/full_reg_reg_0
    SLICE_X13Y131        LUT6 (Prop_lut6_I5_O)        0.043     5.190 r  tehb1/full_reg_i_4__1/O
                         net (fo=8, routed)           0.368     5.559    control_merge3/oehb1/full_reg_reg_40
    SLICE_X12Y134        LUT6 (Prop_lut6_I1_O)        0.043     5.602 r  control_merge3/oehb1/data_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.537     6.139    mux2/tehb1/E[0]
    SLICE_X23Y137        FDCE                                         r  mux2/tehb1/data_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=637, unset)          1.148     7.148    mux2/tehb1/clk
    SLICE_X23Y137        FDCE                                         r  mux2/tehb1/data_reg_reg[26]/C
                         clock pessimism              0.085     7.233    
                         clock uncertainty           -0.035     7.198    
    SLICE_X23Y137        FDCE (Setup_fdce_C_CE)      -0.201     6.997    mux2/tehb1/data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  0.857    




