INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Jamil J. Weatherbee' on host 'macula10' (Windows NT_amd64 version 6.2) on Sun Jun 17 00:36:23 -0700 2018
INFO: [HLS 200-10] In directory 'C:/git/snickerdoodle-hls-data-mover'
INFO: [HLS 200-10] Opening project 'C:/git/snickerdoodle-hls-data-mover/datamover'.
INFO: [HLS 200-10] Opening solution 'C:/git/snickerdoodle-hls-data-mover/datamover/production'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun 17 00:36:47 2018...

C:\git\snickerdoodle-hls-data-mover\datamover\production\impl\vhdl>C:/Xilinx/Vivado/2018.1/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Sun Jun 17 00:37:01 2018] Launched synth_1...
Run output will be captured here: C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/synth_1/runme.log
[Sun Jun 17 00:37:01 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log data_mover.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_mover.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source data_mover.tcl -notrace
Command: synth_design -top data_mover -part xc7z020clg400-3 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 362.527 ; gain = 102.004
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_mover' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:102]
	Parameter C_M_AXI_DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DMA_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DMA_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DMA_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DMA_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DMA_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DMA_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DMA_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DMA_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DMA_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:319]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_control_s_axi' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_control_s_axi.vhd:12' bound to instance 'data_mover_control_s_axi_U' of component 'data_mover_control_s_axi' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:619]
INFO: [Synth 8-638] synthesizing module 'data_mover_control_s_axi' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_control_s_axi.vhd:99]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_control_s_axi' (1#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_control_s_axi.vhd:99]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:12' bound to instance 'data_mover_DMA_m_axi_U' of component 'data_mover_DMA_m_axi' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:657]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:143]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_throttl' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:954' bound to instance 'wreq_throttl' of component 'data_mover_DMA_m_axi_throttl' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:309]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_throttl' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1000]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_throttl' (2#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1000]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_write' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:2126' bound to instance 'bus_write' of component 'data_mover_DMA_m_axi_write' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:347]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_write' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:2214]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_reg_slice' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:471' bound to instance 'rs_wreq' of component 'data_mover_DMA_m_axi_reg_slice' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:2350]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_reg_slice' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:488]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_reg_slice' (3#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:488]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_fifo' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:595' bound to instance 'fifo_wreq' of component 'data_mover_DMA_m_axi_fifo' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:2363]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_fifo' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:612]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:705]
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_fifo' (4#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:612]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_buffer' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:722' bound to instance 'buff_wdata' of component 'data_mover_DMA_m_axi_buffer' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:2762]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_buffer' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:744]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_buffer' (5#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:744]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_fifo' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:595' bound to instance 'fifo_burst' of component 'data_mover_DMA_m_axi_fifo' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:2794]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_fifo__parameterized1' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:612]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:705]
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_fifo__parameterized1' (5#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:612]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_fifo' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:595' bound to instance 'fifo_resp' of component 'data_mover_DMA_m_axi_fifo' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:3226]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_fifo__parameterized3' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:612]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:705]
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_fifo__parameterized3' (5#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:612]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_fifo' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:595' bound to instance 'fifo_resp_to_user' of component 'data_mover_DMA_m_axi_fifo' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:3242]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_fifo__parameterized5' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:612]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:705]
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_fifo__parameterized5' (5#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:612]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:2575]
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_write' (6#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:2214]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_read' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1182' bound to instance 'bus_read' of component 'data_mover_DMA_m_axi_read' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:411]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_read' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1260]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_reg_slice' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:471' bound to instance 'rs_rreq' of component 'data_mover_DMA_m_axi_reg_slice' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1393]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_fifo' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:595' bound to instance 'fifo_rreq' of component 'data_mover_DMA_m_axi_fifo' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1406]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_buffer' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:722' bound to instance 'fifo_rdata' of component 'data_mover_DMA_m_axi_buffer' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1783]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_buffer__parameterized1' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:744]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_buffer__parameterized1' (6#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:744]
	Parameter N bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_reg_slice' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:471' bound to instance 'rs_rdata' of component 'data_mover_DMA_m_axi_reg_slice' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1801]
INFO: [Synth 8-638] synthesizing module 'data_mover_DMA_m_axi_reg_slice__parameterized2' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:488]
	Parameter N bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_reg_slice__parameterized2' (6#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:488]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_DMA_m_axi_fifo' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:595' bound to instance 'fifo_rctl' of component 'data_mover_DMA_m_axi_fifo' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1814]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1560]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1614]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1628]
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi_read' (7#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:1260]
INFO: [Synth 8-256] done synthesizing module 'data_mover_DMA_m_axi' (8#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:143]
INFO: [Synth 8-3491] module 'rx_loop' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_loop.vhd:12' bound to instance 'grp_rx_loop_fu_121' of component 'rx_loop' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:773]
INFO: [Synth 8-638] synthesizing module 'rx_loop' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_loop.vhd:80]
INFO: [Synth 8-3491] module 'dataflow_in_loop' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop.vhd:12' bound to instance 'dataflow_in_loop_U0' of component 'dataflow_in_loop' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_loop.vhd:216]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop.vhd:82]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_cud' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud.vhd:12' bound to instance 'cache_V_U' of component 'dataflow_in_loop_cud' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop.vhd:352]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_cud' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud.vhd:45]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_cud_memcore' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud_memcore.vhd:106' bound to instance 'dataflow_in_loop_cud_memcore_U' of component 'dataflow_in_loop_cud_memcore' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud.vhd:79]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_cud_memcore' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud_memcore.vhd:126]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_cud_memcore_ram' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud_memcore.vhd:13' bound to instance 'dataflow_in_loop_cud_memcore_ram_U' of component 'dataflow_in_loop_cud_memcore_ram' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud_memcore.vhd:145]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_cud_memcore_ram' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud_memcore.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_cud_memcore_ram' (9#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud_memcore.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_cud_memcore' (10#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud_memcore.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_cud' (11#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud.vhd:45]
INFO: [Synth 8-3491] module 'rx_axis_words7131' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:12' bound to instance 'rx_axis_words7131_U0' of component 'rx_axis_words7131' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop.vhd:377]
INFO: [Synth 8-638] synthesizing module 'rx_axis_words7131' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'rx_axis_words7131' (12#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_axis_words7131.vhd:43]
INFO: [Synth 8-3491] module 'write_burst' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/write_burst.vhd:12' bound to instance 'write_burst_U0' of component 'write_burst' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop.vhd:406]
INFO: [Synth 8-638] synthesizing module 'write_burst' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/write_burst.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/write_burst.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/write_burst.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/write_burst.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/write_burst.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/write_burst.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'write_burst' (13#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/write_burst.vhd:79]
INFO: [Synth 8-3491] module 'fifo_w1_d2_A' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w1_d2_A.vhd:50' bound to instance 'rx_buffer_V_offset_c_U' of component 'fifo_w1_d2_A' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop.vhd:471]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d2_A' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w1_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w1_d2_A_shiftReg' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w1_d2_A.vhd:13' bound to instance 'U_fifo_w1_d2_A_shiftReg' of component 'fifo_w1_d2_A_shiftReg' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w1_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d2_A_shiftReg' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w1_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d2_A_shiftReg' (14#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w1_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d2_A' (15#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w1_d2_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w29_d2_A' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w29_d2_A.vhd:50' bound to instance 'rx_buffer_V_offset_c_2_U' of component 'fifo_w29_d2_A' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop.vhd:484]
INFO: [Synth 8-638] synthesizing module 'fifo_w29_d2_A' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w29_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w29_d2_A_shiftReg' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w29_d2_A.vhd:13' bound to instance 'U_fifo_w29_d2_A_shiftReg' of component 'fifo_w29_d2_A_shiftReg' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w29_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w29_d2_A_shiftReg' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w29_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w29_d2_A_shiftReg' (16#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w29_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w29_d2_A' (17#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w29_d2_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w20_d2_A' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w20_d2_A.vhd:50' bound to instance 'buffer_offset_V_U' of component 'fifo_w20_d2_A' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop.vhd:497]
INFO: [Synth 8-638] synthesizing module 'fifo_w20_d2_A' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w20_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w20_d2_A_shiftReg' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w20_d2_A.vhd:13' bound to instance 'U_fifo_w20_d2_A_shiftReg' of component 'fifo_w20_d2_A_shiftReg' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w20_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w20_d2_A_shiftReg' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w20_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w20_d2_A_shiftReg' (18#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w20_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w20_d2_A' (19#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w20_d2_A.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop' (20#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'rx_loop' (21#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/rx_loop.vhd:80]
INFO: [Synth 8-3491] module 'tx_loop' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_loop.vhd:12' bound to instance 'grp_tx_loop_fu_133' of component 'tx_loop' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:839]
INFO: [Synth 8-638] synthesizing module 'tx_loop' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_loop.vhd:80]
INFO: [Synth 8-3491] module 'dataflow_in_loop66' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop66.vhd:12' bound to instance 'dataflow_in_loop66_U0' of component 'dataflow_in_loop66' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_loop.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop66' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop66.vhd:82]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop6bkb' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb.vhd:12' bound to instance 'cache_V_U' of component 'dataflow_in_loop6bkb' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop66.vhd:299]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop6bkb' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb.vhd:45]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop6bkb_memcore' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb_memcore.vhd:106' bound to instance 'dataflow_in_loop6bkb_memcore_U' of component 'dataflow_in_loop6bkb_memcore' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb.vhd:79]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop6bkb_memcore' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb_memcore.vhd:126]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop6bkb_memcore_ram' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb_memcore.vhd:13' bound to instance 'dataflow_in_loop6bkb_memcore_ram_U' of component 'dataflow_in_loop6bkb_memcore_ram' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb_memcore.vhd:145]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop6bkb_memcore_ram' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb_memcore.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop6bkb_memcore_ram' (22#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb_memcore.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop6bkb_memcore' (23#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb_memcore.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop6bkb' (24#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb.vhd:45]
INFO: [Synth 8-3491] module 'read_burst' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:12' bound to instance 'read_burst_U0' of component 'read_burst' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop66.vhd:324]
INFO: [Synth 8-638] synthesizing module 'read_burst' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'read_burst' (25#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:79]
INFO: [Synth 8-3491] module 'tx_axis_words' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_axis_words.vhd:12' bound to instance 'tx_axis_words_U0' of component 'tx_axis_words' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop66.vhd:389]
INFO: [Synth 8-638] synthesizing module 'tx_axis_words' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_axis_words.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_axis_words.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_axis_words.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_axis_words.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_axis_words.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'tx_axis_words' (26#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_axis_words.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w13_d2_A' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w13_d2_A.vhd:50' bound to instance 'data_length_V_U' of component 'fifo_w13_d2_A' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop66.vhd:406]
INFO: [Synth 8-638] synthesizing module 'fifo_w13_d2_A' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w13_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w13_d2_A_shiftReg' declared at 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w13_d2_A.vhd:13' bound to instance 'U_fifo_w13_d2_A_shiftReg' of component 'fifo_w13_d2_A_shiftReg' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w13_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w13_d2_A_shiftReg' [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w13_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w13_d2_A_shiftReg' (27#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w13_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w13_d2_A' (28#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/fifo_w13_d2_A.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop66' (29#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop66.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'tx_loop' (30#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/tx_loop.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'data_mover' (31#1) [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.vhd:102]
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_AWREADY
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_WREADY
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_RLAST
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_RID[0]
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_RUSER[0]
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_RRESP[1]
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_RRESP[0]
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_BVALID
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_BRESP[1]
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_BRESP[0]
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_BID[0]
WARNING: [Synth 8-3331] design read_burst has unconnected port m_axi_tx_buffer_V_BUSER[0]
WARNING: [Synth 8-3331] design read_burst has unconnected port val_assign[11]
WARNING: [Synth 8-3331] design dataflow_in_loop6bkb_memcore has unconnected port reset
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port m_axi_tx_buffer_V_AWREADY
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port m_axi_tx_buffer_V_WREADY
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port m_axi_tx_buffer_V_BVALID
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port m_axi_tx_buffer_V_BRESP[1]
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port m_axi_tx_buffer_V_BRESP[0]
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port m_axi_tx_buffer_V_BID[0]
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port m_axi_tx_buffer_V_BUSER[0]
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port tx_buffer_V_offset_ap_vld
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port tx_buffer_V_offset1_ap_vld
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port val_assign_ap_vld
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port loop_count_V_ap_vld
WARNING: [Synth 8-3331] design dataflow_in_loop66 has unconnected port final_burst_length_V_ap_vld
WARNING: [Synth 8-3331] design tx_loop has unconnected port m_axi_tx_buffer_V_AWREADY
WARNING: [Synth 8-3331] design tx_loop has unconnected port m_axi_tx_buffer_V_WREADY
WARNING: [Synth 8-3331] design tx_loop has unconnected port m_axi_tx_buffer_V_BVALID
WARNING: [Synth 8-3331] design tx_loop has unconnected port m_axi_tx_buffer_V_BRESP[1]
WARNING: [Synth 8-3331] design tx_loop has unconnected port m_axi_tx_buffer_V_BRESP[0]
WARNING: [Synth 8-3331] design tx_loop has unconnected port m_axi_tx_buffer_V_BID[0]
WARNING: [Synth 8-3331] design tx_loop has unconnected port m_axi_tx_buffer_V_BUSER[0]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_ARREADY
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RVALID
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[63]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[62]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[61]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[60]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[59]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[58]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[57]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[56]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[55]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[54]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[53]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[52]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[51]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[50]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[49]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[48]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[47]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[46]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[45]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[44]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[43]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[42]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[41]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[40]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[39]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[38]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[37]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[36]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[35]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[34]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[33]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[32]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[31]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[30]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[29]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[28]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[27]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[26]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[25]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[24]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[23]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[22]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[21]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[20]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[19]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[18]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[17]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[16]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[15]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[14]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[13]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[12]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[11]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[10]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[9]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[8]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[7]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[6]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[5]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[4]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[3]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[2]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[1]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RDATA[0]
WARNING: [Synth 8-3331] design write_burst has unconnected port m_axi_rx_buffer_V_RLAST
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 443.176 ; gain = 182.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 443.176 ; gain = 182.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 443.176 ; gain = 182.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.xdc]
Finished Parsing XDC File [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 816.012 ; gain = 2.805
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 816.012 ; gain = 555.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 816.012 ; gain = 555.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 816.012 ; gain = 555.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'data_mover_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'data_mover_control_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'data_mover_DMA_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:804]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:641]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:804]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'data_mover_DMA_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_4_i_i_i_i_i_fu_408_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_i_i_i_i_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_2_i_i_i_i_i_fu_432_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_3_i_i_i_i_i_fu_444_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_4_i_i_i_i_i_fu_456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_5_i_i_i_i_i_fu_468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_6_i_i_i_i_i_fu_480_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_7_i_i_i_i_i_fu_492_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_i_i_i_fu_187_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_i_i_reg_132_pp0_iter1_reg_reg' and it is trimmed from '10' to '9' bits. [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/read_burst.vhd:304]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i1_fu_238_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_190_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_rx_V_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_V_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'data_mover_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'data_mover_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'data_mover_DMA_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'data_mover_DMA_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 816.012 ; gain = 555.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 15    
	               32 Bit    Registers := 15    
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 4     
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 28    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 132   
+---RAMs : 
	              64K Bit         RAMs := 2     
	              18K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 8     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 17    
	   4 Input     12 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 46    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 138   
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module data_mover_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module data_mover_DMA_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module data_mover_DMA_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_mover_DMA_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_mover_DMA_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               72 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module data_mover_DMA_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_mover_DMA_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_mover_DMA_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_mover_DMA_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module data_mover_DMA_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               67 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module data_mover_DMA_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_mover_DMA_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module dataflow_in_loop_cud_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module dataflow_in_loop_cud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rx_axis_words7131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 15    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module write_burst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_w1_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w1_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w29_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
Module fifo_w29_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module fifo_w20_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dataflow_in_loop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rx_loop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module dataflow_in_loop6bkb_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module dataflow_in_loop6bkb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module read_burst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module tx_axis_words 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w13_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module fifo_w13_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dataflow_in_loop66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tx_loop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover_DMA_m_axi.vhd:638]
INFO: [Synth 8-5546] ROM "grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/tmp_5_2_i_i_i_i_i_fu_432_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/tmp_5_3_i_i_i_i_i_fu_444_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/tmp_5_4_i_i_i_i_i_fu_456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/tmp_5_5_i_i_i_i_i_fu_468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/tmp_5_6_i_i_i_i_i_fu_480_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/tmp_5_7_i_i_i_i_i_fu_492_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/tmp_4_i_i_i_i_i_fu_408_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/exitcond1_i_i_i_i_i_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_rx_loop_fu_121/dataflow_in_loop_U0/write_burst_U0/exitcond_i_i_i_i_fu_187_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tx_loop_fu_133/dataflow_in_loop66_U0/read_burst_U0/exitcond_i_i_fu_182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_190_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_238_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_AWREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_DMA_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port s_axi_control_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-6014] Unused sequential element grp_rx_loop_fu_121/dataflow_in_loop_U0/cache_V_U/dataflow_in_loop_cud_memcore_U/dataflow_in_loop_cud_memcore_ram_U/q0_reg was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop_cud_memcore.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element grp_rx_loop_fu_121/dataflow_in_loop_U0/cache_V_U/dataflow_in_loop_cud_memcore_U/dataflow_in_loop_cud_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element grp_tx_loop_fu_133/dataflow_in_loop66_U0/cache_V_U/dataflow_in_loop6bkb_memcore_U/dataflow_in_loop6bkb_memcore_ram_U/q0_reg was removed.  [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/dataflow_in_loop6bkb_memcore.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element grp_tx_loop_fu_133/dataflow_in_loop66_U0/cache_V_U/dataflow_in_loop6bkb_memcore_U/dataflow_in_loop6bkb_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][1]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][2]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][3]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][4]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][5]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][6]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][7]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][7]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][8]' (FDE) to 'grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]' (FDE) to 'data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]' (FDE) to 'data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_s_reg_341_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_rx_loop_fu_121/dataflow_in_loop_U0/write_burst_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_read/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_write/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_tx_loop_fu_133/dataflow_in_loop66_U0/tx_axis_words_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[64]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2] )
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_mover_DMA_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'data_mover_DMA_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p1_reg[41]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/align_len_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/align_len_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/start_addr_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/end_addr_buf_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/end_addr_buf_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/end_addr_buf_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/start_addr_buf_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/start_addr_buf_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/start_addr_buf_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/sect_addr_buf_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/bresp_tmp_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/bresp_tmp_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p1_reg[41]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p1_reg[30]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rreq/data_p1_reg[29]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/fifo_rreq/q_reg[29]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/fifo_rdata/q_tmp_reg[65]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/fifo_rdata/q_tmp_reg[64]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/fifo_rdata/dout_buf_reg[65]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/fifo_rdata/dout_buf_reg[64]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rdata/data_p2_reg[65]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rdata/data_p1_reg[65]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/rs_rdata/data_p1_reg[64]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/start_addr_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/start_addr_buf_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/start_addr_buf_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/start_addr_buf_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/align_len_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/align_len_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/end_addr_buf_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/end_addr_buf_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/end_addr_buf_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/sect_addr_buf_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (grp_rx_loop_fu_121/dataflow_in_loop_U0/write_burst_U0/ap_done_reg_reg) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (grp_rx_loop_fu_121/dataflow_in_loop_U0/write_burst_U0/ap_reg_ioackin_m_axi_rx_buffer_V_AWREADY_reg) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (grp_rx_loop_fu_121/dataflow_in_loop_U0/write_burst_U0/sum_i_i_reg_204_reg[29]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (grp_tx_loop_fu_133/dataflow_in_loop66_U0/read_burst_U0/ap_reg_ioackin_m_axi_tx_buffer_V_ARREADY_reg) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (grp_tx_loop_fu_133/dataflow_in_loop66_U0/read_burst_U0/sum_i_reg_229_reg[29]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (grp_tx_loop_fu_133/dataflow_in_loop66_U0/tx_axis_words_U0/ap_done_reg_reg) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (p_s_reg_341_reg[0]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (grp_rx_loop_fu_121/dataflow_in_loop_U0/buffer_offset_V_U/U_fifo_w20_d2_A_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module data_mover.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_mover_DMA_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5]) is unused and will be removed from module data_mover.
WARNING: [Synth 8-3332] Sequential element (data_mover_DMA_m_axi_U/bus_read/fifo_rreq/q_reg[63]) is unused and will be removed from module data_mover.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 816.012 ; gain = 555.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|data_mover_DMA_m_axi_buffer:                 | mem_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|data_mover_DMA_m_axi_buffer__parameterized1: | mem_reg    | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dataflow_in_loop_cud_memcore_ram:            | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R | 1 K x 64(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
|dataflow_in_loop6bkb_memcore_ram:            | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R | 1 K x 64(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/data_mover_DMA_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_64/data_mover_DMA_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 816.012 ; gain = 555.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 885.695 ; gain = 625.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|data_mover_DMA_m_axi_buffer:                 | mem_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|data_mover_DMA_m_axi_buffer__parameterized1: | mem_reg    | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dataflow_in_loop_cud_memcore_ram:            | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R | 1 K x 64(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
|dataflow_in_loop6bkb_memcore_ram:            | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R | 1 K x 64(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_i_i_reg_192_reg[0]) is unused and will be removed from module data_mover.
INFO: [Synth 8-4480] The timing for the instance data_mover_DMA_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mover_DMA_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 886.711 ; gain = 626.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/p_098_3_6_i_i_i_i_i_reg_246_reg[12] is being inverted and renamed to grp_rx_loop_fu_121/dataflow_in_loop_U0/rx_axis_words7131_U0/p_098_3_6_i_i_i_i_i_reg_246_reg[12]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 886.711 ; gain = 626.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 886.711 ; gain = 626.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 886.711 ; gain = 626.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 886.711 ; gain = 626.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 886.711 ; gain = 626.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 886.711 ; gain = 626.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|data_mover  | grp_rx_loop_fu_121/dataflow_in_loop_U0/write_burst_U0/ap_CS_fsm_reg[6] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   130|
|2     |LUT1       |    82|
|3     |LUT2       |   184|
|4     |LUT3       |   663|
|5     |LUT4       |   281|
|6     |LUT5       |   242|
|7     |LUT6       |   382|
|8     |MUXF7      |     9|
|9     |RAMB36E1   |     2|
|10    |RAMB36E1_2 |     4|
|11    |SRL16E     |    67|
|12    |FDRE       |  2335|
|13    |FDSE       |    22|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------------+------+
|      |Instance                                     |Module                                         |Cells |
+------+---------------------------------------------+-----------------------------------------------+------+
|1     |top                                          |                                               |  4403|
|2     |  data_mover_DMA_m_axi_U                     |data_mover_DMA_m_axi                           |  2149|
|3     |    bus_read                                 |data_mover_DMA_m_axi_read                      |  1117|
|4     |      fifo_rctl                              |data_mover_DMA_m_axi_fifo__parameterized3_0    |    45|
|5     |      fifo_rdata                             |data_mover_DMA_m_axi_buffer__parameterized1    |   267|
|6     |      fifo_rreq                              |data_mover_DMA_m_axi_fifo_1                    |   109|
|7     |      rs_rdata                               |data_mover_DMA_m_axi_reg_slice__parameterized2 |   204|
|8     |      rs_rreq                                |data_mover_DMA_m_axi_reg_slice_2               |   100|
|9     |    bus_write                                |data_mover_DMA_m_axi_write                     |  1013|
|10    |      buff_wdata                             |data_mover_DMA_m_axi_buffer                    |   281|
|11    |      \bus_equal_gen.fifo_burst              |data_mover_DMA_m_axi_fifo__parameterized1      |    36|
|12    |      fifo_resp                              |data_mover_DMA_m_axi_fifo__parameterized3      |    40|
|13    |      fifo_resp_to_user                      |data_mover_DMA_m_axi_fifo__parameterized5      |    16|
|14    |      fifo_wreq                              |data_mover_DMA_m_axi_fifo                      |   105|
|15    |      rs_wreq                                |data_mover_DMA_m_axi_reg_slice                 |   101|
|16    |    wreq_throttl                             |data_mover_DMA_m_axi_throttl                   |    19|
|17    |  data_mover_control_s_axi_U                 |data_mover_control_s_axi                       |   385|
|18    |  grp_rx_loop_fu_121                         |rx_loop                                        |  1213|
|19    |    dataflow_in_loop_U0                      |dataflow_in_loop                               |  1160|
|20    |      buffer_offset_V_U                      |fifo_w20_d2_A                                  |    46|
|21    |        U_fifo_w20_d2_A_shiftReg             |fifo_w20_d2_A_shiftReg                         |    36|
|22    |      cache_V_U                              |dataflow_in_loop_cud                           |    15|
|23    |        dataflow_in_loop_cud_memcore_U       |dataflow_in_loop_cud_memcore                   |     2|
|24    |          dataflow_in_loop_cud_memcore_ram_U |dataflow_in_loop_cud_memcore_ram               |     2|
|25    |      rx_axis_words7131_U0                   |rx_axis_words7131                              |   896|
|26    |      rx_buffer_V_offset_c_2_U               |fifo_w29_d2_A                                  |    86|
|27    |        U_fifo_w29_d2_A_shiftReg             |fifo_w29_d2_A_shiftReg                         |    77|
|28    |      rx_buffer_V_offset_c_U                 |fifo_w1_d2_A                                   |    11|
|29    |        U_fifo_w1_d2_A_shiftReg              |fifo_w1_d2_A_shiftReg                          |     3|
|30    |      write_burst_U0                         |write_burst                                    |   104|
|31    |  grp_tx_loop_fu_133                         |tx_loop                                        |   480|
|32    |    dataflow_in_loop66_U0                    |dataflow_in_loop66                             |   429|
|33    |      cache_V_U                              |dataflow_in_loop6bkb                           |    14|
|34    |        dataflow_in_loop6bkb_memcore_U       |dataflow_in_loop6bkb_memcore                   |     2|
|35    |          dataflow_in_loop6bkb_memcore_ram_U |dataflow_in_loop6bkb_memcore_ram               |     2|
|36    |      data_length_V_U                        |fifo_w13_d2_A                                  |    48|
|37    |        U_fifo_w13_d2_A_shiftReg             |fifo_w13_d2_A_shiftReg                         |    39|
|38    |      read_burst_U0                          |read_burst                                     |   283|
|39    |      tx_axis_words_U0                       |tx_axis_words                                  |    82|
+------+---------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 886.711 ; gain = 626.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 170 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 886.711 ; gain = 253.352
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 886.711 ; gain = 626.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
349 Infos, 239 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 886.711 ; gain = 639.016
INFO: [Common 17-1381] The checkpoint 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/synth_1/data_mover.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_mover_utilization_synth.rpt -pb data_mover_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 886.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 17 00:38:30 2018...
[Sun Jun 17 00:38:33 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:31 . Memory (MB): peak = 260.926 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.xdc]
Finished Parsing XDC File [C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/data_mover.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 617.609 ; gain = 356.684
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 617.609 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1179.563 ; gain = 561.953
INFO: [Timing 38-480] Writing timing data to binary archive.
[Sun Jun 17 00:39:07 2018] Launched impl_1...
Run output will be captured here: C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/impl_1/runme.log
[Sun Jun 17 00:39:07 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log data_mover.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source data_mover.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source data_mover.tcl -notrace
Command: open_checkpoint C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/impl_1/data_mover.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 237.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1183.184 ; gain = 951.492
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.184 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1547deea4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 1183.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1801288da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.775 . Memory (MB): peak = 1183.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15e09cec0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.913 . Memory (MB): peak = 1183.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15e09cec0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 1183.184 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15e09cec0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15e09cec0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1183.184 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15e09cec0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.184 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.200 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1099c80fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1335.836 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1099c80fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1335.836 ; gain = 152.652
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.836 ; gain = 152.652
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/impl_1/data_mover_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file data_mover_drc_opted.rpt -pb data_mover_drc_opted.pb -rpx data_mover_drc_opted.rpx
Command: report_drc -file data_mover_drc_opted.rpt -pb data_mover_drc_opted.pb -rpx data_mover_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/impl_1/data_mover_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1335.836 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 44e75725

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1335.836 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3e94cda3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 59e0719a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 59e0719a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.836 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 59e0719a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15856f876

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15856f876

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8e6eab6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14a7286ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10c764fe7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13211cba4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 8a76db07

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8a76db07

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.836 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 8a76db07

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a00b0456

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a00b0456

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.836 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.882. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 137265a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.836 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 137265a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 137265a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 137265a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.836 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 112774dda

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.836 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 112774dda

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.836 ; gain = 0.000
Ending Placer Task | Checksum: ca376fdf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.836 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1335.836 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.553 . Memory (MB): peak = 1335.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/impl_1/data_mover_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file data_mover_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1335.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file data_mover_utilization_placed.rpt -pb data_mover_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1335.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file data_mover_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1335.836 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1335.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/impl_1/data_mover_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 25527b94 ConstDB: 0 ShapeSum: a4e4f44b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RDATA[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RDATA[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RLAST" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RLAST". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RRESP[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RRESP[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RRESP[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RRESP[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_RVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_RVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_WREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_WREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_AWREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_AWREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_DMA_BVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_DMA_BVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_rx_V_V_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_rx_V_V_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_rx_V_V_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_rx_V_V_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_rx_V_V_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_rx_V_V_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_rx_V_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_rx_V_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_rx_V_V_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_rx_V_V_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_rx_V_V_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_rx_V_V_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_rx_V_V_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_rx_V_V_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_rx_V_V_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_rx_V_V_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_rx_V_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_rx_V_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 112ba56b8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1340.523 ; gain = 4.688
Post Restoration Checksum: NetGraph: 78cf0341 NumContArr: 99eb5377 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 112ba56b8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1340.523 ; gain = 4.688

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 112ba56b8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1346.559 ; gain = 10.723

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 112ba56b8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1346.559 ; gain = 10.723
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fe71139b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1350.410 ; gain = 14.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.154  | TNS=0.000  | WHS=-0.103 | THS=-2.454 |

Phase 2 Router Initialization | Checksum: 11e09b6cd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1351.559 ; gain = 15.723

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18a2a2298

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1352.879 ; gain = 17.043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 270
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.888  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9a4c7e12

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.887 ; gain = 17.051
Phase 4 Rip-up And Reroute | Checksum: 9a4c7e12

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.887 ; gain = 17.051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9a4c7e12

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.887 ; gain = 17.051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9a4c7e12

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.887 ; gain = 17.051
Phase 5 Delay and Skew Optimization | Checksum: 9a4c7e12

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.887 ; gain = 17.051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b7f15bd3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.887 ; gain = 17.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.888  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b7f15bd3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.887 ; gain = 17.051
Phase 6 Post Hold Fix | Checksum: b7f15bd3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.887 ; gain = 17.051

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.414207 %
  Global Horizontal Routing Utilization  = 0.534229 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: daec9cb9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.887 ; gain = 17.051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: daec9cb9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1355.477 ; gain = 19.641

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1037425ea

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.477 ; gain = 19.641

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.888  | TNS=0.000  | WHS=0.086  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1037425ea

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.477 ; gain = 19.641
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.477 ; gain = 19.641

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1355.477 ; gain = 19.641
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.571 . Memory (MB): peak = 1355.684 ; gain = 0.207
INFO: [Common 17-1381] The checkpoint 'C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/impl_1/data_mover_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file data_mover_drc_routed.rpt -pb data_mover_drc_routed.pb -rpx data_mover_drc_routed.rpx
Command: report_drc -file data_mover_drc_routed.rpt -pb data_mover_drc_routed.pb -rpx data_mover_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/impl_1/data_mover_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file data_mover_methodology_drc_routed.rpt -pb data_mover_methodology_drc_routed.pb -rpx data_mover_methodology_drc_routed.rpx
Command: report_methodology -file data_mover_methodology_drc_routed.rpt -pb data_mover_methodology_drc_routed.pb -rpx data_mover_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/git/snickerdoodle-hls-data-mover/datamover/production/impl/vhdl/project.runs/impl_1/data_mover_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file data_mover_power_routed.rpt -pb data_mover_power_summary_routed.pb -rpx data_mover_power_routed.rpx
Command: report_power -file data_mover_power_routed.rpt -pb data_mover_power_summary_routed.pb -rpx data_mover_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file data_mover_route_status.rpt -pb data_mover_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file data_mover_timing_summary_routed.rpt -pb data_mover_timing_summary_routed.pb -rpx data_mover_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file data_mover_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file data_mover_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jun 17 00:41:06 2018...
[Sun Jun 17 00:41:09 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:02 . Memory (MB): peak = 1200.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 1371.813 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1371.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.404 . Memory (MB): peak = 1371.813 ; gain = 0.000


Implementation tool: Xilinx Vivado v.2018.1
Project:             datamover
Solution:            production
Device target:       xc7z020clg400-3
Report date:         Sun Jun 17 00:41:13 -0700 2018

#=== Post-Implementation Resource usage ===
SLICE:          634
LUT:           1462
FF:            2355
DSP:              0
BRAM:            12
SRL:             41
#=== Final timing ===
CP required:    6.500
CP achieved post-synthesis:    4.280
CP achieved post-implementation:    4.608
Timing met
INFO: [Common 17-206] Exiting Vivado at Sun Jun 17 00:41:13 2018...
