$NVDLA_FEATURE_DATA_TYPE_INT8 = 1;
$NVDLA_BPE = 8;
$NVDLA_WEIGHT_DATA_TYPE_INT8 = 1;
$NVDLA_SDP_BS_ENABLE = 1;
$NVDLA_SDP_BN_ENABLE = 1;
$NVDLA_PDP_ENABLE = 1;
$NVDLA_CDP_ENABLE = 1;
$NVDLA_MAC_ATOMIC_C_SIZE = 32;
$NVDLA_MAC_ATOMIC_K_SIZE = 16;
$NVDLA_MEMORY_ATOMIC_SIZE = 16;
$NVDLA_CBUF_BANK_NUMBER = 32;
$NVDLA_CBUF_BANK_WIDTH = 32;
$NVDLA_CBUF_BANK_DEPTH = 512;
$NVDLA_SDP_BS_THROUGHPUT = 4;
$NVDLA_SDP_BN_THROUGHPUT = 4;
$NVDLA_SDP_EW_THROUGHPUT = 0;
$NVDLA_SDP_EW_THROUGHPUT_LOG2 = 0;
$NVDLA_SDP_MAX_THROUGHPUT = 4;
$NVDLA_SDP2PDP_WIDTH = 32;
$NVDLA_PDP_THROUGHPUT = 2;
$NVDLA_CDP_THROUGHPUT = 2;
$NVDLA_PRIMARY_MEMIF_LATENCY = 256;
$NVDLA_PRIMARY_MEMIF_MAX_BURST_LENGTH = 4;
$NVDLA_PRIMARY_MEMIF_WIDTH = 128;
$NVDLA_MEM_ADDRESS_WIDTH = 64;
$NVDLA_MEMIF_WIDTH = 128;
$NVDLA_DMA_RD_SIZE = 15;
$NVDLA_DMA_WR_SIZE = 13;
$NVDLA_DMA_MASK_BIT = 1;
$NVDLA_DMA_RD_RSP = 129;
$NVDLA_DMA_WR_REQ = 130;
$NVDLA_DMA_WR_CMD = 78;
$NVDLA_DMA_RD_REQ = 79;
$NVDLA_MEMORY_ATOMIC_LOG2 = 4;
$NVDLA_PRIMARY_MEMIF_WIDTH_LOG2 = 4;
$NVDLA_MEMORY_ATOMIC_WIDTH = 128;
$NVDLA_MCIF_BURST_SIZE = 4;
$NVDLA_MCIF_BURST_SIZE_LOG2 = 2;
$NVDLA_NUM_DMA_READ_CLIENTS = 7;
$NVDLA_NUM_DMA_WRITE_CLIENTS = 3;
$PDP_SINGLE_LBUF_WIDTH = 128;
$PDP_SINGLE_LBUF_DEPTH = 28;
$NVDLA_VMOD_PRIMARY_BANDWIDTH = 4;
$NVDLA_VMOD_SDP_MRDMA_OUTPUT_THROUGHPUT = 4;
$NVDLA_VMOD_SDP_BRDMA_OUTPUT_THROUGHPUT = 16;
$NVDLA_VMOD_SDP_NRDMA_OUTPUT_THROUGHPUT = 16;
$NVDLA_VMOD_SDP_ERDMA_OUTPUT_THROUGHPUT = 0;
$NVDLA_VMOD_CDP_RDMA_OUTPUT_THROUGHPUT_USE = 2;
$NVDLA_VMOD_PDP_RDMA_OUTPUT_THROUGHPUT_USE = 2;
$NVDLA_VMOD_SDP_MRDMA_OUTPUT_THROUGHPUT_USE = 4;
$NVDLA_VMOD_SDP_BRDMA_OUTPUT_THROUGHPUT_USE = 4;
$NVDLA_VMOD_SDP_NRDMA_OUTPUT_THROUGHPUT_USE = 4;
$NVDLA_VMOD_SDP_ERDMA_OUTPUT_THROUGHPUT_USE = 0;
$NVDLA_VMOD_CDP_RDMA_LATENCY_FIFO_DEPTH = 32;
$NVDLA_VMOD_PDP_RDMA_LATENCY_FIFO_DEPTH = 32;
$NVDLA_VMOD_SDP_MRDMA_LATENCY_FIFO_DEPTH = 64;
$NVDLA_VMOD_SDP_BRDMA_LATENCY_FIFO_DEPTH = 64;
$NVDLA_VMOD_SDP_NRDMA_LATENCY_FIFO_DEPTH = 64;
$NVDLA_VMOD_SDP_ERDMA_LATENCY_FIFO_DEPTH = 4;
$NVDLA_VMOD_DMA_LAT_FIFO_DEPTH_MAX = 512;
$NVDLA_MAC_ATOMIC_C_SIZE_LOG2 = 5;
$NVDLA_MAC_ATOMIC_K_SIZE_LOG2 = 4;
$NVDLA_MAC_ATOMIC_K_SIZE_DIV2 = 8;
$NVDLA_CBUF_BANK_NUMBER_LOG2 = 5;
$NVDLA_CBUF_BANK_WIDTH_LOG2 = 5;
$NVDLA_CBUF_BANK_DEPTH_LOG2 = 9;
$NVDLA_CBUF_DEPTH_LOG2 = 14;
$NVDLA_CBUF_ENTRY_WIDTH = 256;
$NVDLA_CBUF_WIDTH_LOG2 = 8;
$NVDLA_CBUF_WIDTH_MUL2_LOG2 = 9;
$NVDLA_BPE_LOG2 = 3;
$NVDLA_MAC_RESULT_WIDTH = 21;
$NVDLA_CC_ATOMC_DIV_ATOMK = 2;
$NVDLA_CACC_SDP_WIDTH = 130;
$NVDLA_CACC_SDP_SINGLE_THROUGHPUT = 32;
$NVDLA_CDMA_GRAIN_MAX_BIT = 14;