# ğŸ Internship Accomplished: RTL to GDSII â€“ From Design to Silicon âœ¨

**Organization:** eInfochips â€“ An Arrow Company  
**Supported By:** ICICI Foundation | GTU | C2S Programme (MeitY, Govt. of India)  
**Duration:** June 16 â€“ July 25, 2025  
**Venue:** GTU-SET Academic Block 5, GTU  

---

## ğŸš€ Overview
Iâ€™m thrilled to share that Iâ€™ve successfully completed a **6-week VLSI Internship at eInfochips**, jointly organized by **Gujarat Technological University (GTU)** under the **Chips to Startup (C2S)** program supported by **MeitY, Government of India**.

This internship provided an in-depth exposure to the **complete ASIC design flow â€“ from RTL to GDSII**, blending theoretical learning with practical, hands-on sessions using **industry-standard EDA tools**.

---

## ğŸ“˜ Internship Timeline & Learnings

### ğŸ”¹ Week 1: Verilog
- Introduction to RTL Design  
- Implemented logic gates, multiplexers, adders, and FSMs  
- Simulation and verification of design modules  

### ğŸ”¹ Week 2: SystemVerilog
- Advanced design and verification concepts  
- Explored **interfaces, constraints, assertions, and functional coverage**  

### ğŸ”¹ Week 3 & 4: DFT (Design for Testability)
- Concepts of **Scan Insertion, ATPG, and MBIST**  
- Hands-on with **DFT Compiler** for testability integration  
- Fault coverage and pattern generation  

### ğŸ”¹ Week 5 & 6: Physical Design (PnR)
- Complete **Place and Route (PnR)** flow using **Synopsys ICC2**  
- Performed **floorplanning, placement, CTS, routing, and timing optimization**  
- Analyzed **IR drop, congestion maps, and timing closure**  

---

## ğŸ§° Tools & Technologies Used

| Category | Tools |
|-----------|-------|
| RTL Design | Verilog, SystemVerilog |
| Simulation & Debug | VCS, Verdi |
| Synthesis | Design Compiler |
| DFT | DFT Compiler |
| Physical Design | IC Compiler II (ICC2) |
| Miscellaneous | Timing & Power Analysis Tools |

---

## ğŸ¯ Key Takeaways
- Hands-on exposure to **RTL to GDSII flow**  
- Practical understanding of **EDA tools** and ASIC methodologies  
- Strengthened fundamentals of **digital design, verification, and backend implementation**  
- Enhanced problem-solving and teamwork skills in a professional environment  

---

## ğŸ™ Acknowledgments
A heartfelt thanks to **eInfochips**, **GTU**, and our mentors for guiding us throughout this journey.  
This internship has reinforced my passion for **ASIC Design** and brought me a step closer to my **VLSI career goals**.

---

â­ *If you liked this project summary, feel free to star this repository!*
