
---------- Begin Simulation Statistics ----------
final_tick                               101164882152501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2403635                       # Simulator instruction rate (inst/s)
host_mem_usage                                1770484                       # Number of bytes of host memory used
host_op_rate                                  2479117                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2699.90                       # Real time elapsed on the host
host_tick_rate                              104638961                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6489578746                       # Number of instructions simulated
sim_ops                                    6693372938                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.282515                       # Number of seconds simulated
sim_ticks                                282514919501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       245760                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           60                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           60                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       131072                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           32                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           32                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        3851    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         3851                      
system.ruby.DMA_Controller.I.allocI_store |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2048                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        4875    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         4875                      
system.ruby.DMA_Controller.M.allocTBE    |        1033    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1033                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2048                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       56121    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        56121                      
system.ruby.DMA_Controller.S.SloadSEvent |          52    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           52                      
system.ruby.DMA_Controller.S.allocTBE    |        3851    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3851                      
system.ruby.DMA_Controller.S.deallocTBE  |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            8                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        3851    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         3851                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       11530    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        11530                      
system.ruby.DMA_Controller.SloadSEvent   |          52    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           52                      
system.ruby.DMA_Controller.Stallmandatory_in |       67651    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        67651                      
system.ruby.DMA_Controller.allocI_load   |        3851    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         3851                      
system.ruby.DMA_Controller.allocI_store  |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2048                      
system.ruby.DMA_Controller.allocTBE      |        4884    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         4884                      
system.ruby.DMA_Controller.deallocTBE    |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            8                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        4875    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         4875                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        3851    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         3851                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2048                      
system.ruby.Directory_Controller.I.allocTBE |     1662906     25.09%     25.09% |     1698380     25.63%     50.72% |     1629963     24.59%     75.31% |     1636483     24.69%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      6627732                      
system.ruby.Directory_Controller.I.deallocTBE |     1662069     25.09%     25.09% |     1697535     25.63%     50.72% |     1629136     24.59%     75.31% |     1635655     24.69%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      6624395                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         919     24.51%     24.51% |         995     26.53%     51.04% |         887     23.65%     74.69% |         949     25.31%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total         3750                      
system.ruby.Directory_Controller.M.allocTBE |      674837     25.30%     25.30% |      708279     26.55%     51.85% |      642758     24.10%     75.95% |      641590     24.05%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      2667464                      
system.ruby.Directory_Controller.M.deallocTBE |      675220     25.30%     25.30% |      708660     26.55%     51.85% |      643154     24.10%     75.95% |      641972     24.05%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2669006                      
system.ruby.Directory_Controller.M_GetS.Progress |        1496     31.99%     31.99% |        1069     22.86%     54.85% |        1209     25.86%     80.71% |         902     19.29%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         4676                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |          36     13.74%     13.74% |          32     12.21%     25.95% |         123     46.95%     72.90% |          71     27.10%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total          262                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |          88     13.31%     13.31% |         122     18.46%     31.77% |         308     46.60%     78.37% |         143     21.63%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total          661                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.Progress |        1496     31.99%     31.99% |        1069     22.86%     54.85% |        1209     25.86%     80.71% |         902     19.29%    100.00%
system.ruby.Directory_Controller.Progress::total         4676                      
system.ruby.Directory_Controller.S.allocTBE |     2165131     25.26%     25.26% |     2094262     24.43%     49.69% |     2090232     24.38%     74.07% |     2222609     25.93%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      8572234                      
system.ruby.Directory_Controller.S.deallocTBE |     2165585     25.26%     25.26% |     2094726     24.43%     49.69% |     2090663     24.38%     74.07% |     2223054     25.93%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      8574028                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           2     18.18%     18.18% |           0      0.00%     18.18% |           9     81.82%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total           11                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |        1801     24.08%     24.08% |        1773     23.71%     47.79% |        1293     17.29%     65.08% |        2612     34.92%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total         7479                      
system.ruby.Directory_Controller.Stallreqto_in |        2844     23.36%     23.36% |        2928     24.05%     47.42% |        2615     21.48%     68.90% |        3786     31.10%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        12173                      
system.ruby.Directory_Controller.allocTBE |     4502874     25.20%     25.20% |     4500921     25.19%     50.39% |     4362953     24.42%     74.81% |     4500682     25.19%    100.00%
system.ruby.Directory_Controller.allocTBE::total     17867430                      
system.ruby.Directory_Controller.deallocTBE |     4502874     25.20%     25.20% |     4500921     25.19%     50.39% |     4362953     24.42%     74.81% |     4500681     25.19%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     17867429                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    388056765                      
system.ruby.IFETCH.hit_latency_hist_seqr |   388056765    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    388056765                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    388927945                      
system.ruby.IFETCH.latency_hist_seqr     |   388927945    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    388927945                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       871180                      
system.ruby.IFETCH.miss_latency_hist_seqr |      871180    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       871180                      
system.ruby.L1Cache_Controller.I.allocI_load |     1854912     29.23%     29.23% |     1480387     23.33%     52.56% |     1525649     24.04%     76.61% |     1484520     23.39%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      6345468                      
system.ruby.L1Cache_Controller.I.allocI_store |      726783     28.75%     28.75% |      599162     23.70%     52.45% |      601968     23.81%     76.26% |      600141     23.74%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      2528054                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     2580681     29.10%     29.10% |     2078544     23.43%     52.53% |     2126615     23.98%     76.51% |     2083643     23.49%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      8869483                      
system.ruby.L1Cache_Controller.I_store.Progress |        1613     72.76%     72.76% |         202      9.11%     81.87% |         214      9.65%     91.52% |         188      8.48%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         2217                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           6     22.22%     22.22% |           6     22.22%     44.44% |           5     18.52%     62.96% |          10     37.04%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           27                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total            1                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     5350280     25.12%     25.12% |     5300609     24.89%     50.01% |     5338200     25.07%     75.08% |     5307565     24.92%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     21296654                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     6528663     24.79%     24.79% |     6576500     24.97%     49.76% |     6633749     25.19%     74.94% |     6600314     25.06%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     26339226                      
system.ruby.L1Cache_Controller.M.allocTBE |      762114     28.58%     28.58% |      633328     23.75%     52.33% |      636970     23.89%     76.22% |      634007     23.78%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2666419                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      762283     28.58%     28.58% |      633446     23.75%     52.33% |      637079     23.89%     76.22% |      634138     23.78%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      2666946                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        1094     31.41%     31.41% |         986     28.31%     59.72% |         672     19.29%     79.01% |         731     20.99%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         3483                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           1     16.67%     16.67% |           3     50.00%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            6                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           1      8.33%      8.33% |           8     66.67%     75.00% |           3     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total           12                      
system.ruby.L1Cache_Controller.MloadMEvent |     5350280     25.12%     25.12% |     5300609     24.89%     50.01% |     5338200     25.07%     75.08% |     5307565     24.92%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     21296654                      
system.ruby.L1Cache_Controller.MstoreMEvent |     6528663     24.79%     24.79% |     6576500     24.97%     49.76% |     6633749     25.19%     74.94% |     6600314     25.06%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     26339226                      
system.ruby.L1Cache_Controller.Progress  |       38771     26.74%     26.74% |       35280     24.33%     51.07% |       36085     24.89%     75.95% |       34870     24.05%    100.00%
system.ruby.L1Cache_Controller.Progress::total       145006                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   112312529     24.84%     24.84% |   112535207     24.89%     49.73% |   114397518     25.30%     75.04% |   112849596     24.96%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    452094850                      
system.ruby.L1Cache_Controller.S.allocTBE |     1856372     29.25%     29.25% |     1480310     23.32%     52.57% |     1525636     24.04%     76.61% |     1484306     23.39%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      6346624                      
system.ruby.L1Cache_Controller.S.deallocTBE |        2305     49.39%     49.39% |         810     17.36%     66.75% |         880     18.86%     85.60% |         672     14.40%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         4667                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1854912     29.23%     29.23% |     1480386     23.33%     52.56% |     1525649     24.04%     76.61% |     1484520     23.39%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      6345467                      
system.ruby.L1Cache_Controller.S_evict.Progress |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         821     29.72%     29.72% |         816     29.54%     59.27% |         544     19.70%     78.96% |         581     21.04%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         2762                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           2     33.33%     33.33% |           2     33.33%     66.67% |           0      0.00%     66.67% |           2     33.33%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            6                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           4     40.00%     40.00% |           3     30.00%     70.00% |           0      0.00%     70.00% |           3     30.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           10                      
system.ruby.L1Cache_Controller.S_store.Progress |       37152     26.02%     26.02% |       35071     24.57%     50.59% |       35867     25.12%     75.71% |       34677     24.29%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       142767                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          10     34.48%     34.48% |           8     27.59%     62.07% |           6     20.69%     82.76% |           5     17.24%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           29                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           1     12.50%     12.50% |           2     25.00%     37.50% |           2     25.00%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            8                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in::total            1                      
system.ruby.L1Cache_Controller.SloadSEvent |   112312529     24.84%     24.84% |   112535207     24.89%     49.73% |   114397518     25.30%     75.04% |   112849596     24.96%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    452094850                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          17     29.82%     29.82% |          14     24.56%     54.39% |          11     19.30%     73.68% |          15     26.32%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           57                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1920     30.64%     30.64% |        1813     28.93%     59.57% |        1219     19.45%     79.02% |        1315     20.98%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         6267                      
system.ruby.L1Cache_Controller.allocI_load |     1854912     29.23%     29.23% |     1480387     23.33%     52.56% |     1525649     24.04%     76.61% |     1484520     23.39%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      6345468                      
system.ruby.L1Cache_Controller.allocI_store |      726783     28.75%     28.75% |      599162     23.70%     52.45% |      601968     23.81%     76.26% |      600141     23.74%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      2528054                      
system.ruby.L1Cache_Controller.allocTBE  |     2618486     29.05%     29.05% |     2113638     23.45%     52.50% |     2162606     23.99%     76.50% |     2118313     23.50%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      9013043                      
system.ruby.L1Cache_Controller.deallocTBE |        2305     49.39%     49.39% |         810     17.36%     66.75% |         880     18.86%     85.60% |         672     14.40%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         4667                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     2580681     29.10%     29.10% |     2078544     23.43%     52.53% |     2126615     23.98%     76.51% |     2083643     23.49%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      8869483                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1854912     29.23%     29.23% |     1480386     23.33%     52.56% |     1525649     24.04%     76.61% |     1484520     23.39%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      6345467                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      762283     28.58%     28.58% |      633446     23.75%     52.33% |      637079     23.89%     76.22% |      634138     23.78%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      2666946                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     85334739                      
system.ruby.LD.hit_latency_hist_seqr     |    85334739    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     85334739                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     90809026                      
system.ruby.LD.latency_hist_seqr         |    90809026    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      90809026                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      5474287                      
system.ruby.LD.miss_latency_hist_seqr    |     5474287    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5474287                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      2649115                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     2649115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      2649115                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      5028811                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     5028811    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      5028811                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples      2379696                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |     2379696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total      2379696                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      5028811                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     5028811    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      5028811                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      5028811                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     5028811    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      5028811                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       131654                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      131654    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       131654                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       147391                      
system.ruby.RMW_Read.latency_hist_seqr   |      147391    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       147391                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        15737                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       15737    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        15737                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     18529646                      
system.ruby.ST.hit_latency_hist_seqr     |    18529646    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     18529646                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     18801159                      
system.ruby.ST.latency_hist_seqr         |    18801159    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      18801159                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       271513                      
system.ruby.ST.miss_latency_hist_seqr    |      271513    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       271513                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.023763                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.984130                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.008020                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5229.031146                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.005197                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999992                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.024226                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3005.354417                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 23932.813540                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005216                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999843                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.023740                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.977225                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.008018                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5328.073690                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.005256                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999992                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.024210                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3004.358229                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24609.456048                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.005276                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999843                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.023015                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.868963                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.007768                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5311.359386                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.005017                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.998681                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.023510                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3005.471813                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24633.335110                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.005035                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.998532                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.023753                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.992133                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.008032                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5392.082602                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.005135                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999992                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.024221                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3005.149085                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 25209.081078                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.005154                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999843                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        13591                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  8036.128641                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.001421                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 345897.118342                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.002236                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 14141.174628                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 143774.935062                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   761.839834                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    499730730                      
system.ruby.hit_latency_hist_seqr        |   499730730    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    499730730                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.836998                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6486.980977                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.355093                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  6543.220003                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.009189                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.004638                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16816.857330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   569.392373                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     2.993422                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6529.988886                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.331526                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  5519.094028                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.007407                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.003743                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16959.406471                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   522.174314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.003765                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6498.858308                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.337068                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  5600.658615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.007581                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.003829                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16746.322228                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   526.702833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.460983                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6515.831231                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.332329                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  5519.117466                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.007426                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.003751                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16836.043026                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   522.953316                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      508743143                      
system.ruby.latency_hist_seqr            |   508743143    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        508743143                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      9012413                      
system.ruby.miss_latency_hist_seqr       |     9012413    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      9012413                      
system.ruby.network.average_flit_latency    16.818290                      
system.ruby.network.average_flit_network_latency    12.487346                      
system.ruby.network.average_flit_queueing_latency     4.330944                      
system.ruby.network.average_flit_vnet_latency |   15.749121                       |    4.993250                       |    9.652295                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    6.025130                       |    6.000001                       |    1.122188                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             0.994547                      
system.ruby.network.average_packet_latency    15.257561                      
system.ruby.network.average_packet_network_latency    11.714042                      
system.ruby.network.average_packet_queueing_latency     3.543520                      
system.ruby.network.average_packet_vnet_latency |   25.749642                       |    4.993250                       |    7.961165                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    6.022418                       |    6.000001                       |    1.070114                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.436926                      
system.ruby.network.avg_vc_load          |    0.178312     40.81%     40.81% |    0.020968      4.80%     45.61% |    0.019986      4.57%     50.18% |    0.019978      4.57%     54.76% |    0.035244      8.07%     62.82% |    0.003961      0.91%     63.73% |    0.003930      0.90%     64.63% |    0.003929      0.90%     65.53% |    0.110685     25.33%     90.86% |    0.014736      3.37%     94.23% |    0.012650      2.90%     97.13% |    0.012547      2.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.436926                      
system.ruby.network.ext_in_link_utilization     82441964                      
system.ruby.network.ext_out_link_utilization     82441964                      
system.ruby.network.flit_network_latency |   710616593                       |    44335342                       |   274529390                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   271860091                       |    53274340                       |    31917128                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |    45121031     54.73%     54.73% |     8879055     10.77%     65.50% |    28441878     34.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total     82441964                      
system.ruby.network.flits_received       |    45121031     54.73%     54.73% |     8879055     10.77%     65.50% |    28441878     34.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total     82441964                      
system.ruby.network.int_link_utilization     81992439                      
system.ruby.network.packet_network_latency |   232495552                       |    44335342                       |   142245556                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    54376891                       |    53274340                       |    19120180                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |     9029079     25.24%     25.24% |     8879055     24.82%     50.06% |    17867430     49.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     35775564                      
system.ruby.network.packets_received     |     9029079     25.24%     25.24% |     8879055     24.82%     50.06% |    17867430     49.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     35775564                      
system.ruby.network.routers0.buffer_reads     43404224                      
system.ruby.network.routers0.buffer_writes     43404224                      
system.ruby.network.routers0.crossbar_activity     43404224                      
system.ruby.network.routers0.sw_input_arbiter_activity     43518093                      
system.ruby.network.routers0.sw_output_arbiter_activity     43404224                      
system.ruby.network.routers1.buffer_reads     40553065                      
system.ruby.network.routers1.buffer_writes     40553065                      
system.ruby.network.routers1.crossbar_activity     40553065                      
system.ruby.network.routers1.sw_input_arbiter_activity     40651784                      
system.ruby.network.routers1.sw_output_arbiter_activity     40553065                      
system.ruby.network.routers2.buffer_reads     40501259                      
system.ruby.network.routers2.buffer_writes     40501259                      
system.ruby.network.routers2.crossbar_activity     40501259                      
system.ruby.network.routers2.sw_input_arbiter_activity     40596324                      
system.ruby.network.routers2.sw_output_arbiter_activity     40501259                      
system.ruby.network.routers3.buffer_reads     39975855                      
system.ruby.network.routers3.buffer_writes     39975855                      
system.ruby.network.routers3.crossbar_activity     39975855                      
system.ruby.network.routers3.sw_input_arbiter_activity     40070643                      
system.ruby.network.routers3.sw_output_arbiter_activity     39975855                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    508743145                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000172                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   508743130    100.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    508743145                      
system.switch_cpus0.Branches                  5971919                       # Number of branches fetched
system.switch_cpus0.committedInsts           68898515                       # Number of instructions committed
system.switch_cpus0.committedOps            119850727                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           20396223                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses              1179598                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            5998623                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 1228                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.004131                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           96863970                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 3264                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.995869                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               565029589                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      562695177.032888                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     41894409                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     38028251                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      4393632                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      39461675                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             39461675                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     72424947                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38223573                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1197102                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2334411.967112                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     85121868                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            85121868                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    179594800                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     66466006                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           19216619                       # Number of load instructions
system.switch_cpus0.num_mem_refs             25214031                       # number of memory refs
system.switch_cpus0.num_store_insts           5997412                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       406816      0.34%      0.34% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         59772040     49.87%     50.21% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            7813      0.01%     50.22% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            17991      0.02%     50.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         868395      0.72%     50.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     50.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            304      0.00%     50.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     50.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     50.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     50.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     50.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     50.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          202748      0.17%     51.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     51.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        18905069     15.77%     66.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             512      0.00%     66.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        4366225      3.64%     70.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift        203043      0.17%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd      4801940      4.01%     74.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      4451150      3.71%     78.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv        71311      0.06%     78.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult       561350      0.47%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        16480011     13.75%     92.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        5437409      4.54%     97.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      2736608      2.28%     99.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       560003      0.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         119850738                       # Class of executed instruction
system.switch_cpus1.Branches                  5907201                       # Number of branches fetched
system.switch_cpus1.committedInsts           68809164                       # Number of instructions committed
system.switch_cpus1.committedOps            119353660                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           20321073                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses              1176499                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            5919298                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 1064                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.103555                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           96746535                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 2925                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.896445                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               565029593                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      506517767.475025                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     41467358                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     37902294                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      4329927                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      39462967                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             39462967                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     72428350                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38224798                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1201698                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      58511825.524975                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     84689417                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            84689417                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    178583957                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     66118329                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           19144833                       # Number of load instructions
system.switch_cpus1.num_mem_refs             25063197                       # number of memory refs
system.switch_cpus1.num_store_insts           5918364                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       343885      0.29%      0.29% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         59488442     49.84%     50.13% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            7079      0.01%     50.14% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            18734      0.02%     50.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         868773      0.73%     50.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     50.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            656      0.00%     50.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     50.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     50.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     50.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     50.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     50.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          202632      0.17%     51.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     51.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        18903102     15.84%     66.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             280      0.00%     66.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        4365696      3.66%     70.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift        203014      0.17%     70.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     70.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd      4803374      4.02%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      4450627      3.73%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv        71368      0.06%     78.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult       562805      0.47%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.00% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        16407679     13.75%     92.75% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5358403      4.49%     97.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      2737154      2.29%     99.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite       559961      0.47%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         119353664                       # Class of executed instruction
system.switch_cpus2.Branches                  6106541                       # Number of branches fetched
system.switch_cpus2.committedInsts           70018593                       # Number of instructions committed
system.switch_cpus2.committedOps            121532726                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           20704871                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses              1176959                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            5977190                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 1087                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.087665                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           98309232                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 2876                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.912335                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               565007841                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      515476569.445538                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     42722491                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     39041559                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      4471473                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      39481613                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             39481613                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     72460624                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38241564                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1218168                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      49531271.554462                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     86826588                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            86826588                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    182902506                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     68018372                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           19527923                       # Number of load instructions
system.switch_cpus2.num_mem_refs             25504106                       # number of memory refs
system.switch_cpus2.num_store_insts           5976183                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       364684      0.30%      0.30% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         61191223     50.35%     50.65% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            8936      0.01%     50.66% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            19517      0.02%     50.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         870233      0.72%     51.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     51.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            576      0.00%     51.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     51.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     51.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     51.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     51.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     51.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          202552      0.17%     51.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     51.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        18906446     15.56%     67.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             120      0.00%     67.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        4367293      3.59%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift        202991      0.17%     70.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd      4805986      3.95%     74.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     74.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      4452042      3.66%     78.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv        71393      0.06%     78.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult       564631      0.46%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        16788565     13.81%     92.83% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        5415682      4.46%     97.28% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2739358      2.25%     99.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite       560501      0.46%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         121532729                       # Class of executed instruction
system.switch_cpus3.Branches                  5974711                       # Number of branches fetched
system.switch_cpus3.committedInsts           69027502                       # Number of instructions committed
system.switch_cpus3.committedOps            119810853                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           20371544                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses              1177881                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            5940836                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 1101                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.101786                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           97020219                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 2946                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.898214                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               565029813                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      507517892.646834                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     41818391                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     38064501                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      4382801                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      39496510                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             39496510                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     72494026                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     38258071                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1205292                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      57511920.353166                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     85094644                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            85094644                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    179325806                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     66442792                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           19193666                       # Number of load instructions
system.switch_cpus3.num_mem_refs             25133456                       # number of memory refs
system.switch_cpus3.num_store_insts           5939790                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       354506      0.30%      0.30% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         59829287     49.94%     50.23% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            8095      0.01%     50.24% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            19968      0.02%     50.26% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         869045      0.73%     50.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     50.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            656      0.00%     50.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     50.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     50.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     50.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     50.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     50.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd          202604      0.17%     51.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     51.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        18921974     15.79%     66.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             224      0.00%     66.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        4370488      3.65%     70.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     70.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     70.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift        203003      0.17%     70.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     70.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     70.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     70.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd      4808040      4.01%     74.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      4455547      3.72%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        71374      0.06%     78.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult       562591      0.47%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        16456328     13.74%     92.76% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        5379677      4.49%     97.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      2737338      2.28%     99.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       560113      0.47%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         119810858                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          118                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           59                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 419772881.372881                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 270159310.275968                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           59    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     10999001                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    974510500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           59                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 236504330000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  24766600001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 100903611222500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          131                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           65                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 442399407.692308                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 269256888.224402                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      1312000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    975689500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           65                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 253543413501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  28755961500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 100882582777500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            7                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 389068833.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 336534386.007705                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value    121978000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    767057000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 280374630501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   1167206500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 100883340315500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          127                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           63                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 464379769.841270                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 276712329.125915                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           63    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     20040500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    981043500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           63                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 253111655501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  29255925500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 100882514571500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 282514919501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 282514919501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 282514919501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 282514919501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      7478400                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           7478400                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       116850                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             116850                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     26470814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             26470814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     26470814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            26470814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    116850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000639500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             306081                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     116850                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   116850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             7258                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             7448                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             7497                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             7441                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             7466                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7289                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             7241                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             7197                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             7237                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             7134                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            7081                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            7241                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            7325                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            7472                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            7247                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            7276                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  2391897974                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 584250000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             4582835474                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    20469.82                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               39219.82                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    3143                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                 2.69                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               116850                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 113010                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   3316                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    126                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     53                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     35                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     81                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     74                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     55                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     33                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    30                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       113705                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean    65.769069                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    64.835733                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    24.266071                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       112128     98.61%     98.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1291      1.14%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          164      0.14%     99.89% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           38      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           23      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           11      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           13      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            6      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           31      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       113705                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               7478400                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                7478400                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       26.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    26.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 282510234000                       # Total gap between requests
system.mem_ctrls2.avgGap                   2417717.02                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      7478400                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 26470814.402329392731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       116850                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   4582835474                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     39219.82                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                    2.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      2717797                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      2717797                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      2717797                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      2717797                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       116850                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       116850                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       116850                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       116850                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  10598424150                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  10598424150                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  10598424150                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  10598424150                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      2834647                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      2834647                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      2834647                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      2834647                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.041222                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.041222                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.041222                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.041222                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 90701.105263                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 90701.105263                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 90701.105263                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 90701.105263                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       116850                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       116850                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       116850                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       116850                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   8199097655                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   8199097655                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   8199097655                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   8199097655                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.041222                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.041222                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.041222                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.041222                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 70167.716346                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 70167.716346                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 70167.716346                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 70167.716346                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      2079977                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      2079977                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       116850                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       116850                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  10598424150                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  10598424150                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      2196827                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      2196827                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.053190                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.053190                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 90701.105263                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 90701.105263                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       116850                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       116850                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   8199097655                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   8199097655                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.053190                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.053190                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 70167.716346                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 70167.716346                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       637820                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       637820                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       637820                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       637820                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     87280.639034                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  100882368041500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 87280.639034                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.332949                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.332949                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       116850                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          752                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       115944                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.445747                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      45471202                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      2834647                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           402110520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy           213726810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          414212820                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    22300983120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     53640263820                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     63314690400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      140285987490                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       496.561342                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 164065000251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF   9433580000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 109016339250                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           409757460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy           217783665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          420096180                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    22300983120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     54169008360                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     62869424160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      140387052945                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       496.919077                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 162904596500                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF   9433580000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 110176743001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      7478976                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           7478976                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       116859                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             116859                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     26472853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             26472853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     26472853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            26472853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    116859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000641500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             306117                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     116859                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   116859                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             7284                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             7439                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             7480                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             7528                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             7389                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7284                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             7297                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             7203                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             7251                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             7147                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            7077                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            7266                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            7315                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            7478                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            7220                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            7201                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  2397484702                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 584295000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             4588590952                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    20516.05                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               39266.05                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    3203                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                 2.74                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               116859                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 112950                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   3422                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    107                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     51                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     38                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     90                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     66                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     53                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     34                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     32                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       113651                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean    65.802008                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    64.852589                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    24.516921                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       112039     98.58%     98.58% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1321      1.16%     99.74% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          170      0.15%     99.89% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           38      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           20      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           12      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           13      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            7      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           31      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       113651                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               7478976                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                7478976                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       26.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    26.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 282514810000                       # Total gap between requests
system.mem_ctrls3.avgGap                   2417569.98                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      7478976                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 26472853.232706978917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       116859                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   4588590952                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     39266.05                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                    2.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      2784777                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      2784777                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      2784777                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      2784777                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       116859                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       116859                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       116859                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       116859                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  10604619641                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  10604619641                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  10604619641                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  10604619641                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      2901636                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      2901636                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      2901636                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      2901636                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.040273                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.040273                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.040273                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.040273                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 90747.136643                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 90747.136643                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 90747.136643                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 90747.136643                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       116859                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       116859                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       116859                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       116859                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   8205190647                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   8205190647                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   8205190647                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   8205190647                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.040273                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.040273                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.040273                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.040273                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 70214.452006                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 70214.452006                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 70214.452006                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 70214.452006                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      2147831                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      2147831                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       116859                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       116859                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  10604619641                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  10604619641                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      2264690                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      2264690                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.051600                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.051600                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 90747.136643                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 90747.136643                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       116859                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       116859                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   8205190647                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   8205190647                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.051600                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.051600                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 70214.452006                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 70214.452006                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       636946                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       636946                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       636946                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       636946                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     87374.796167                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  100882367300500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 87374.796167                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.333308                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.333308                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       116859                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          744                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       115957                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.445782                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      46543035                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      2901636                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           401289420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy           213275205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          413798700                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    22300983120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     53549706210                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     63391234080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      140270286735                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       496.505767                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 164264272251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF   9433580000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 108817067250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           410214420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy           218030340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          420574560                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    22300983120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     54331450950                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     62732842560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      140414095950                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       497.014799                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 162547477753                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF   9433580000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 110533861748                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      7489664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           7489664                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       117026                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             117026                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     26510685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             26510685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     26510685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            26510685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    117026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000639500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             306426                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     117026                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   117026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             7246                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             7398                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             7489                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             7592                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             7452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7359                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             7209                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             7197                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             7295                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             7137                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            7028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            7314                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            7339                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            7477                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            7288                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            7206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  2399498967                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 585130000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             4593736467                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20503.98                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39253.98                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    3133                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                 2.68                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               117026                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 113236                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3284                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    108                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     36                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     83                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     60                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     55                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       113891                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    65.759437                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    64.823848                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    24.366692                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       112350     98.65%     98.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1248      1.10%     99.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          169      0.15%     99.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           40      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           24      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           13      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           10      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            6      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           31      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       113891                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               7489664                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                7489664                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       26.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    26.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 282514699000                       # Total gap between requests
system.mem_ctrls0.avgGap                   2414119.08                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      7489664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 26510684.863046638668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       117026                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   4593736467                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     39253.98                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                    2.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      2819459                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      2819459                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      2819459                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      2819459                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       117026                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       117026                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       117026                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       117026                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  10618333974                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  10618333974                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  10618333974                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  10618333974                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      2936485                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      2936485                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      2936485                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      2936485                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.039852                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.039852                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.039852                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.039852                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 90734.827936                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 90734.827936                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 90734.827936                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 90734.827936                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       117026                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       117026                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       117026                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       117026                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   8215423481                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   8215423481                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   8215423481                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   8215423481                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.039852                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.039852                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.039852                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.039852                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 70201.694333                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 70201.694333                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 70201.694333                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 70201.694333                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      2149491                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      2149491                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       117026                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       117026                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  10618333974                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  10618333974                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      2266517                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      2266517                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.051633                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.051633                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 90734.827936                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 90734.827936                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       117026                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       117026                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   8215423481                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   8215423481                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.051633                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.051633                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 70201.694333                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 70201.694333                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       669968                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       669968                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       669968                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       669968                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     87236.317354                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  100882367300500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 87236.317354                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.332780                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.332780                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       117026                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          778                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       116094                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.446419                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      47100786                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      2936485                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           402546060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           213954510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          414719760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    22300983120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     53945192730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     63057351840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      140334748020                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       496.733936                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 163396576502                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   9433580000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 109684762999                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           410649960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           218261835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          420845880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    22300983120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     54274554120                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     62780835840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      140406130755                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       496.986605                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 162671793000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   9433580000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 110409546501                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      7474112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           7474112                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       116783                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             116783                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     26455636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             26455636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     26455636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            26455636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    116783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000643500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             305940                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     116783                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   116783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             7236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             7461                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             7499                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             7492                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             7516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             7296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             7217                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             7182                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             7216                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             7128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            7063                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            7285                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            7317                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            7381                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            7229                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            7265                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  2405071456                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 583915000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             4594752706                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20594.36                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39344.36                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    3216                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                 2.75                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               116783                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 112918                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3354                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    115                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     41                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     90                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    31                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       113565                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    65.810699                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    64.854017                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    24.665657                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       111947     98.58%     98.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1338      1.18%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          150      0.13%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           43      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           22      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           17      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            9      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            8      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           31      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       113565                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               7474112                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                7474112                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       26.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    26.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 282512078000                       # Total gap between requests
system.mem_ctrls1.avgGap                   2419119.89                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      7474112                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 26455636.442851807922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       116783                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   4594752706                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     39344.36                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                    2.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      2853196                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      2853196                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      2853196                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      2853196                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       116783                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       116783                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       116783                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       116783                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  10606922717                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  10606922717                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  10606922717                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  10606922717                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      2969979                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      2969979                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      2969979                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      2969979                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.039321                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.039321                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.039321                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.039321                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 90825.914020                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 90825.914020                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 90825.914020                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 90825.914020                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       116783                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       116783                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       116783                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       116783                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   8208995476                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   8208995476                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   8208995476                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   8208995476                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.039321                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.039321                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.039321                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.039321                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 70292.726476                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 70292.726476                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 70292.726476                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 70292.726476                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      2149649                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      2149649                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       116783                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       116783                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  10606922717                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  10606922717                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      2266432                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      2266432                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.051527                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.051527                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 90825.914020                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 90825.914020                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       116783                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       116783                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   8208995476                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   8208995476                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.051527                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.051527                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 70292.726476                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 70292.726476                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       703547                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       703547                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       703547                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       703547                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     87191.881581                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  100882367300500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 87191.881581                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.332611                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.332611                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       116783                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          741                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       115890                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.445492                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      47636447                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      2969979                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           400960980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           213112020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          413291760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    22300983120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     53830166730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     63154488480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      140313003090                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       496.656967                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 163647983000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   9433580000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 109433356501                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           409907400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           217867155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          420538860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    22300983120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     53955670470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     63049369440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      140354336445                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       496.803272                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 163371969752                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   9433580000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 109709369749                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  397                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 397                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1859                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1859                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           66                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           70                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          656                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          688                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          672                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          356                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          356                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          140                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2748                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1756                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1489                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1403                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     7752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               154500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101164882152501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy              939704                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1268680                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              433500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1126198                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              542000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             1142000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              605000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              130996                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1079500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy              931200                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
