// Seed: 3532705393
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri  id_2,
    input wand id_3
);
  uwire id_5;
  assign id_5 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    input logic id_4
);
  logic id_6 = id_4;
  assign id_6 = 1;
  always wait (1'b0) id_6 <= 1 + 1;
  supply0 id_7 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4
);
  id_6(
      1
  );
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
