[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/VarDecl/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 82
LIB: work
FILE: ${SURELOG_DIR}/tests/VarDecl/dut.sv
n<> u<81> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<81> s<80> l<1:1>
  n<> u<80> t<Source_text> p<81> c<79> l<1:1> el<7:16>
    n<> u<79> t<Description> p<80> c<78> l<1:1> el<7:16>
      n<> u<78> t<Module_declaration> p<79> c<14> l<1:1> el<7:16>
        n<> u<14> t<Module_ansi_header> p<78> c<2> s<75> l<1:1> el<1:28>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:27>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:26>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:24>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:24>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:24>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:24>
                      n<> u<6> t<IntVec_TypeLogic> p<7> l<1:19> el<1:24>
              n<o> u<11> t<STRING_CONST> p<12> l<1:25> el<1:26>
        n<> u<75> t<Non_port_module_item> p<78> c<74> s<77> l<2:4> el<6:23>
          n<> u<74> t<Module_or_generate_item> p<75> c<73> l<2:4> el<6:23>
            n<> u<73> t<Module_common_item> p<74> c<72> l<2:4> el<6:23>
              n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<2:4> el<6:23>
                n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<2:4> el<6:23>
                  n<> u<70> t<Function_declaration> p<71> c<15> l<2:4> el<6:23>
                    n<> u<15> t<Lifetime_Automatic> p<70> s<69> l<2:13> el<2:22>
                    n<> u<69> t<Function_body_declaration> p<70> c<19> l<2:23> el<6:23>
                      n<> u<19> t<Function_data_type_or_implicit> p<69> c<18> s<20> l<2:23> el<2:28>
                        n<> u<18> t<Function_data_type> p<19> c<17> l<2:23> el<2:28>
                          n<> u<17> t<Data_type> p<18> c<16> l<2:23> el<2:28>
                            n<> u<16> t<IntVec_TypeLogic> p<17> l<2:23> el<2:28>
                      n<theta> u<20> t<STRING_CONST> p<69> s<66> l<2:29> el<2:34>
                      n<> u<66> t<Function_statement_or_null> p<69> c<65> s<68> l<3:7> el<5:10>
                        n<> u<65> t<Statement> p<66> c<64> l<3:7> el<5:10>
                          n<> u<64> t<Statement_item> p<65> c<63> l<3:7> el<5:10>
                            n<> u<63> t<Loop_statement> p<64> c<62> l<3:7> el<5:10>
                              n<> u<62> t<FOR> p<63> s<29> l<3:7> el<3:10>
                              n<> u<29> t<For_initialization> p<63> c<28> s<39> l<3:12> el<3:21>
                                n<> u<28> t<For_variable_declaration> p<29> c<22> l<3:12> el<3:21>
                                  n<> u<22> t<Data_type> p<28> c<21> s<23> l<3:12> el<3:15>
                                    n<> u<21> t<IntegerAtomType_Int> p<22> l<3:12> el<3:15>
                                  n<x> u<23> t<STRING_CONST> p<28> s<27> l<3:16> el<3:17>
                                  n<> u<27> t<Expression> p<28> c<26> l<3:20> el<3:21>
                                    n<> u<26> t<Primary> p<27> c<25> l<3:20> el<3:21>
                                      n<> u<25> t<Primary_literal> p<26> c<24> l<3:20> el<3:21>
                                        n<0> u<24> t<INT_CONST> p<25> l<3:20> el<3:21>
                              n<> u<39> t<Expression> p<63> c<33> s<48> l<3:24> el<3:29>
                                n<> u<33> t<Expression> p<39> c<32> s<38> l<3:24> el<3:25>
                                  n<> u<32> t<Primary> p<33> c<31> l<3:24> el<3:25>
                                    n<> u<31> t<Primary_literal> p<32> c<30> l<3:24> el<3:25>
                                      n<x> u<30> t<STRING_CONST> p<31> l<3:24> el<3:25>
                                n<> u<38> t<BinOp_Less> p<39> s<37> l<3:26> el<3:27>
                                n<> u<37> t<Expression> p<39> c<36> l<3:28> el<3:29>
                                  n<> u<36> t<Primary> p<37> c<35> l<3:28> el<3:29>
                                    n<> u<35> t<Primary_literal> p<36> c<34> l<3:28> el<3:29>
                                      n<5> u<34> t<INT_CONST> p<35> l<3:28> el<3:29>
                              n<> u<48> t<For_step> p<63> c<47> s<61> l<3:32> el<3:35>
                                n<> u<47> t<For_step_assignment> p<48> c<46> l<3:32> el<3:35>
                                  n<> u<46> t<Inc_or_dec_expression> p<47> c<44> l<3:32> el<3:35>
                                    n<> u<44> t<Variable_lvalue> p<46> c<41> s<45> l<3:32> el<3:33>
                                      n<> u<41> t<Ps_or_hierarchical_identifier> p<44> c<40> s<43> l<3:32> el<3:33>
                                        n<x> u<40> t<STRING_CONST> p<41> l<3:32> el<3:33>
                                      n<> u<43> t<Select> p<44> c<42> l<3:33> el<3:33>
                                        n<> u<42> t<Bit_select> p<43> l<3:33> el<3:33>
                                    n<> u<45> t<IncDec_PlusPlus> p<46> l<3:33> el<3:35>
                              n<> u<61> t<Statement_or_null> p<63> c<60> l<3:37> el<5:10>
                                n<> u<60> t<Statement> p<61> c<59> l<3:37> el<5:10>
                                  n<> u<59> t<Statement_item> p<60> c<58> l<3:37> el<5:10>
                                    n<> u<58> t<Seq_block> p<59> c<56> l<3:37> el<5:10>
                                      n<> u<56> t<Block_item_declaration> p<58> c<55> s<57> l<4:8> el<4:14>
                                        n<> u<55> t<Data_declaration> p<56> c<54> l<4:8> el<4:14>
                                          n<> u<54> t<Variable_declaration> p<55> c<50> l<4:8> el<4:14>
                                            n<> u<50> t<Data_type> p<54> c<49> s<53> l<4:8> el<4:11>
                                              n<> u<49> t<IntegerAtomType_Int> p<50> l<4:8> el<4:11>
                                            n<> u<53> t<Variable_decl_assignment_list> p<54> c<52> l<4:12> el<4:13>
                                              n<> u<52> t<Variable_decl_assignment> p<53> c<51> l<4:12> el<4:13>
                                                n<a> u<51> t<STRING_CONST> p<52> l<4:12> el<4:13>
                                      n<> u<57> t<END> p<58> l<5:7> el<5:10>
                      n<> u<68> t<ENDFUNCTION> p<69> s<67> l<6:4> el<6:15>
                      n<theta> u<67> t<STRING_CONST> p<69> l<6:18> el<6:23>
        n<> u<77> t<ENDMODULE> p<78> s<76> l<7:1> el<7:10>
        n<top> u<76> t<STRING_CONST> p<78> l<7:13> el<7:16>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/VarDecl/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/VarDecl/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
Constant                                               2
Design                                                 1
ForStmt                                                1
Function                                               1
IntTypespec                                            2
IntVar                                                 2
LogicNet                                               1
LogicTypespec                                          3
Module                                                 1
Operation                                              2
Port                                                   1
RefObj                                                 2
RefTypespec                                            5
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/VarDecl/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/VarDecl/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarDecl/dut.sv, line:1:1, endln:7:16
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiInternalScope:
  \_Function: (work@top.theta), line:2:4, endln:6:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarDecl/dut.sv, line:1:1, endln:7:16
    |vpiName:theta
    |vpiFullName:work@top.theta
    |vpiVariables:
    \_IntVar: (work@top.theta.x), line:3:16, endln:3:17
      |vpiParent:
      \_Function: (work@top.theta), line:2:4, endln:6:23
      |vpiTypespec:
      \_RefTypespec: (work@top.theta.x), line:3:12, endln:3:15
        |vpiParent:
        \_IntVar: (work@top.theta.x), line:3:16, endln:3:17
        |vpiFullName:work@top.theta.x
        |vpiActual:
        \_IntTypespec: 
      |vpiName:x
      |vpiFullName:work@top.theta.x
      |vpiSigned:1
    |vpiInternalScope:
    \_ForStmt: (work@top.theta), line:3:7, endln:5:10
      |vpiParent:
      \_Function: (work@top.theta), line:2:4, endln:6:23
      |vpiFullName:work@top.theta
      |vpiInternalScope:
      \_Begin: (work@top.theta), line:3:37, endln:5:10
        |vpiParent:
        \_ForStmt: (work@top.theta), line:3:7, endln:5:10
        |vpiFullName:work@top.theta
        |vpiVariables:
        \_IntVar: (work@top.theta.a), line:4:12, endln:4:13
          |vpiParent:
          \_Begin: (work@top.theta), line:3:37, endln:5:10
          |vpiTypespec:
          \_RefTypespec: (work@top.theta.a), line:4:8, endln:4:11
            |vpiParent:
            \_IntVar: (work@top.theta.a), line:4:12, endln:4:13
            |vpiFullName:work@top.theta.a
            |vpiActual:
            \_IntTypespec: 
          |vpiName:a
          |vpiFullName:work@top.theta.a
          |vpiSigned:1
        |vpiTypedef:
        \_IntTypespec: 
          |vpiParent:
          \_Begin: (work@top.theta), line:3:37, endln:5:10
          |vpiSigned:1
        |vpiImportTypespec:
        \_IntTypespec: 
        |vpiImportTypespec:
        \_IntVar: (work@top.theta.a), line:4:12, endln:4:13
      |vpiForInitStmt:
      \_Assignment: , line:3:12, endln:3:21
        |vpiParent:
        \_ForStmt: (work@top.theta), line:3:7, endln:5:10
        |vpiRhs:
        \_Constant: , line:3:20, endln:3:21
          |vpiParent:
          \_Assignment: , line:3:12, endln:3:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_IntVar: (work@top.theta.x), line:3:16, endln:3:17
      |vpiForIncStmt:
      \_Operation: , line:3:32, endln:3:35
        |vpiParent:
        \_ForStmt: (work@top.theta), line:3:7, endln:5:10
        |vpiOpType:62
        |vpiOperand:
        \_RefObj: (work@top.theta.x), line:3:32, endln:3:33
          |vpiParent:
          \_Operation: , line:3:32, endln:3:35
          |vpiName:x
          |vpiFullName:work@top.theta.x
          |vpiActual:
          \_IntVar: (work@top.theta.x), line:3:16, endln:3:17
      |vpiCondition:
      \_Operation: , line:3:24, endln:3:29
        |vpiParent:
        \_ForStmt: (work@top.theta), line:3:7, endln:5:10
        |vpiOpType:20
        |vpiOperand:
        \_RefObj: (work@top.theta.x), line:3:24, endln:3:25
          |vpiParent:
          \_Operation: , line:3:24, endln:3:29
          |vpiName:x
          |vpiFullName:work@top.theta.x
          |vpiActual:
          \_IntVar: (work@top.theta.x), line:3:16, endln:3:17
        |vpiOperand:
        \_Constant: , line:3:28, endln:3:29
          |vpiParent:
          \_Operation: , line:3:24, endln:3:29
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@top.theta), line:3:37, endln:5:10
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@top.theta), line:2:4, endln:6:23
    |vpiTypedef:
    \_IntTypespec: 
      |vpiParent:
      \_Function: (work@top.theta), line:2:4, endln:6:23
      |vpiSigned:1
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_IntTypespec: 
    |vpiImportTypespec:
    \_IntVar: (work@top.theta.x), line:3:16, endln:3:17
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_RefTypespec: (work@top.theta), line:2:23, endln:2:28
      |vpiParent:
      \_Function: (work@top.theta), line:2:4, endln:6:23
      |vpiFullName:work@top.theta
      |vpiActual:
      \_LogicTypespec: 
    |vpiStmt:
    \_ForStmt: (work@top.theta), line:3:7, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarDecl/dut.sv, line:1:1, endln:7:16
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarDecl/dut.sv, line:1:1, endln:7:16
  |vpiImportTypespec:
  \_Function: (work@top.theta), line:2:4, endln:6:23
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.o), line:1:25, endln:1:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarDecl/dut.sv, line:1:1, endln:7:16
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:24
      |vpiParent:
      \_LogicNet: (work@top.o), line:1:25, endln:1:26
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.theta), line:2:4, endln:6:23
  |vpiNet:
  \_LogicNet: (work@top.o), line:1:25, endln:1:26
  |vpiPort:
  \_Port: (o), line:1:25, endln:1:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarDecl/dut.sv, line:1:1, endln:7:16
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:24
      |vpiParent:
      \_Port: (o), line:1:25, endln:1:26
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: 
  |vpiEndLabel:top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
