INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alex/Documents/GitHub/ECE320_Project/microprocessor.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alex/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_ROM/sim/blk_mem_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alex/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_RAM/sim/blk_mem_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alex/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/new/microprocessor_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microprocessor_final
INFO: [VRFC 10-2458] undeclared symbol ram_wire, assumed default net type wire [D:/Alex/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/new/microprocessor_final.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alex/Documents/GitHub/ECE320_Project/microprocessor.srcs/sim_1/new/microprocessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microprocessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Alex/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
