#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jul  1 18:28:18 2020
# Process ID: 8076
# Current directory: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6260 D:\GitHub\scr1-sdk_orig\fpga\arty\scr1\arty_scr1\arty_scr1.xpr
# Log file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/vivado.log
# Journal file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 869.020 ; gain = 149.293
open_bd_design {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <sys_pll> from BD file <D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 967.133 ; gain = 87.598
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd> 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv
set_property top tesb_ialu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
generate_target Simulation [get_files D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd]
Wrote  : <D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd> 
VHDL Output written to : D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/synth/sys_pll.v
VHDL Output written to : D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sim/sys_pll.v
VHDL Output written to : D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/hdl/sys_pll_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/hw_handoff/sys_pll.hwh
Generated Block Design Tcl file D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/hw_handoff/sys_pll_bd.tcl
Generated Hardware Definition File D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/synth/sys_pll.hwdef
export_ip_user_files -of_objects [get_files D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_pll_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_pll_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_jtag_axi_0_0/sim/system_jtag_axi_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_jtag_axi_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_LCIC31
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1QVELOC
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1KEU66M
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_S32O2N
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_16DTQNE
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_F60LVF
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_Y9JEWS
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1N4HKML
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_1Y5U2QN
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/sys_pll/sim/sys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/imports/new/testb_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fcmp_32ns_32neOg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_faddfsub_32nsbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fmul_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_sitofp_32ns_3dEe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCLASS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
ERROR: [VRFC 10-91] SCR1_IALU_CMD_WIDTH_E is not declared [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:18]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:18]
ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:3]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_ahblite_axi_bridge_0_0/sim/system_ahblite_axi_bridge_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_ahblite_axi_bridge_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_ahblite_axi_bridge_1_0/sim/system_ahblite_axi_bridge_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_ahblite_axi_bridge_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_0/sim/system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_axi_gpio_1_0/sim/system_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_gpio_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_axi_gpio_2_0/sim/system_axi_gpio_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_gpio_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_axi_gpio_3_0/sim/system_axi_gpio_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_gpio_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_axi_uart16550_0_0/sim/system_axi_uart16550_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_uart16550_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_3_full_dsp_32/sim/FPU_ap_faddfsub_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_faddfsub_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fcmp_0_no_dsp_32/sim/FPU_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_2_max_dsp_32/sim/FPU_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_sitofp_4_no_dsp_32/sim/FPU_ap_sitofp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_sitofp_4_no_dsp_32
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1234.895 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1234.895 ; gain = 2.254
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_pll_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_pll_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_jtag_axi_0_0/sim/system_jtag_axi_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_jtag_axi_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_LCIC31
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1QVELOC
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1KEU66M
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_S32O2N
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_16DTQNE
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_F60LVF
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_Y9JEWS
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1N4HKML
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_1Y5U2QN
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/bd/sys_pll/sim/sys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/imports/new/testb_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fcmp_32ns_32neOg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_faddfsub_32nsbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fmul_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_sitofp_32ns_3dEe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCLASS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1258.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port ialu_cmd [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:88]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port ialu_cmp [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ap_start [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:143]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1258.406 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
ERROR: [VRFC 10-1468] type type_scr1_ialu_cmd_sel_e is used before its declaration [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:10]
ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:3]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.406 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
ERROR: [VRFC 10-1468] type type_scr1_ialu_cmd_sel_e is used before its declaration [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:10]
ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:3]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.406 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port ialu_cmd [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:88]
WARNING: [VRFC 10-278] actual bit length 49 differs from formal bit length 1 for port ialu_cmp [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ap_start [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:143]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1258.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1258.406 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
ERROR: [VRFC 10-91] SCR1_FPU_CMD_FADD is not declared [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:27]
ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:3]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.406 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-51] type_scr1_ialu_cmd_sel_e is an unknown type [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:12]
ERROR: [VRFC 10-2063] Module <scr1_pipe_ialu> not found while processing module instance <i_ialu> [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1258.406 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-51] type_scr1_ialu_cmd_sel_e is an unknown type [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:12]
ERROR: [VRFC 10-2063] Module <scr1_pipe_ialu> not found while processing module instance <scr1_pipe_ialu> [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1258.703 ; gain = 0.297
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
INFO: [VRFC 10-2458] undeclared symbol rst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ialu_vd, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:42]
INFO: [VRFC 10-2458] undeclared symbol ialu_rdy, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:43]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port ialu_cmd [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:49]
WARNING: [VRFC 10-278] actual bit length 42 differs from formal bit length 1 for port ialu_cmp [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ap_start [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:143]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1262.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1262.160 ; gain = 3.457
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
INFO: [VRFC 10-2458] undeclared symbol rst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ialu_vd, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:42]
INFO: [VRFC 10-2458] undeclared symbol ialu_rdy, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:43]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 42 differs from formal bit length 6 for port ialu_cmd [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ialu_cmp [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ap_start [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:143]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1264.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1264.188 ; gain = 2.027
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
INFO: [VRFC 10-2458] undeclared symbol rst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ialu_vd, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:42]
INFO: [VRFC 10-2458] undeclared symbol ialu_rdy, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:43]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:14]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:31]
ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:7]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1266.109 ; gain = 1.922
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
INFO: [VRFC 10-2458] undeclared symbol rst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ialu_vd, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:42]
INFO: [VRFC 10-2458] undeclared symbol ialu_rdy, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:43]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ialu_cmp [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ap_start [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:143]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1268.813 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1268.813 ; gain = 2.703
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
INFO: [VRFC 10-2458] undeclared symbol rst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ialu_vd, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:42]
INFO: [VRFC 10-2458] undeclared symbol ialu_rdy, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:43]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ialu_cmp [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ap_start [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:143]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1271.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1271.598 ; gain = 2.785
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
INFO: [VRFC 10-2458] undeclared symbol rst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ialu_vd, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:42]
INFO: [VRFC 10-2458] undeclared symbol ialu_rdy, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:43]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port ialu_cmd [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ialu_cmp [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ap_start [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:143]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1271.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1271.598 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
INFO: [VRFC 10-2458] undeclared symbol rst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:38]
INFO: [VRFC 10-2458] undeclared symbol ialu_vd, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ialu_rdy, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:40]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ialu_cmp [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:48]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ap_start [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:143]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1271.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1271.598 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
reset_run sys_pll_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
[Wed Jul  1 19:50:02 2020] Launched sys_pll_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
sys_pll_clk_wiz_0_0_synth_1: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/sys_pll_clk_wiz_0_0_synth_1/runme.log
synth_1: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Wed Jul  1 19:50:02 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jul  1 19:53:30 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Wed Jul  1 19:53:30 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
INFO: [VRFC 10-2458] undeclared symbol rst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ialu_vd, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:40]
INFO: [VRFC 10-2458] undeclared symbol ialu_rdy, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:41]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_3_full_dsp_32 [fpu_ap_faddfsub_3_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_2_max_dsp_32 [fpu_ap_fmul_2_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_4_no_dsp_32 [fpu_ap_sitofp_4_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xsim.dir/tesb_ialu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul  1 19:58:54 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1282.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tesb_ialu_behav -key {Behavioral:sim_1:Functional:tesb_ialu} -tclbatch {tesb_ialu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tesb_ialu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.480 ; gain = 8.523
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tesb_ialu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:06 . Memory (MB): peak = 1291.480 ; gain = 8.523
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.016 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.016 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1298.016 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_3_full_dsp_32 [fpu_ap_faddfsub_3_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_2_max_dsp_32 [fpu_ap_fmul_2_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_4_no_dsp_32 [fpu_ap_sitofp_4_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1298.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1298.016 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1298.016 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.160 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_3_full_dsp_32 [fpu_ap_faddfsub_3_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_2_max_dsp_32 [fpu_ap_fmul_2_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_4_no_dsp_32 [fpu_ap_sitofp_4_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1300.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1300.160 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1300.160 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.160 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_3_full_dsp_32 [fpu_ap_faddfsub_3_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_2_max_dsp_32 [fpu_ap_fmul_2_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_4_no_dsp_32 [fpu_ap_sitofp_4_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1300.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1300.160 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1300.160 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
ERROR: [VRFC 10-1412] syntax error near @ [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:35]
ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:7]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.160 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.160 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_3_full_dsp_32 [fpu_ap_faddfsub_3_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_2_max_dsp_32 [fpu_ap_fmul_2_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_4_no_dsp_32 [fpu_ap_sitofp_4_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1300.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1300.160 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1300.160 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
ERROR: [VRFC 10-1412] syntax error near rst_n [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:30]
ERROR: [VRFC 10-1412] syntax error near = [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:31]
WARNING: [VRFC 10-2167] variable rst_n must explicitly be declared as automatic or static [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:28]
ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:7]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.445 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
ERROR: [VRFC 10-1412] syntax error near rst_n [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:30]
WARNING: [VRFC 10-2167] variable rst_n must explicitly be declared as automatic or static [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:28]
ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:7]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1302.445 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1302.445 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_3_full_dsp_32 [fpu_ap_faddfsub_3_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_2_max_dsp_32 [fpu_ap_fmul_2_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_4_no_dsp_32 [fpu_ap_sitofp_4_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.445 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1302.445 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1302.445 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_3_full_dsp_32 [fpu_ap_faddfsub_3_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_2_max_dsp_32 [fpu_ap_fmul_2_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_4_no_dsp_32 [fpu_ap_sitofp_4_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1302.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1302.445 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:52 . Memory (MB): peak = 1302.445 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 614 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2023.707 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2023.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 2097.324 ; gain = 794.879
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2146.469 ; gain = 33.664
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.840 ; gain = 5.168
report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.840 ; gain = 5.168
source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_faddfsub_0_full_dsp_32_ip.tcl
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
#     set fpo_ver 7.0
# }
# create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_faddfsub_0_full_dsp_32
WARNING: [IP_Flow 19-4832] The IP name 'FPU_ap_faddfsub_0_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
# set_property -dict [list CONFIG.a_precision_type Single \
#                           CONFIG.a_tuser_width 1 \
#                           CONFIG.add_sub_value Both \
#                           CONFIG.b_tuser_width 1 \
#                           CONFIG.c_a_exponent_width 8 \
#                           CONFIG.c_a_fraction_width 24 \
#                           CONFIG.c_compare_operation Programmable \
#                           CONFIG.c_has_divide_by_zero false \
#                           CONFIG.c_has_invalid_op false \
#                           CONFIG.c_has_overflow false \
#                           CONFIG.c_has_underflow false \
#                           CONFIG.c_latency 0 \
#                           CONFIG.c_mult_usage Full_Usage \
#                           CONFIG.c_optimization Speed_Optimized \
#                           CONFIG.c_rate 1 \
#                           CONFIG.c_result_exponent_width 8 \
#                           CONFIG.c_result_fraction_width 24 \
#                           CONFIG.component_name FPU_ap_faddfsub_0_full_dsp_32 \
#                           CONFIG.flow_control NonBlocking \
#                           CONFIG.has_a_tlast false \
#                           CONFIG.has_a_tuser false \
#                           CONFIG.has_aclken false \
#                           CONFIG.has_aresetn false \
#                           CONFIG.has_b_tlast false \
#                           CONFIG.has_b_tuser false \
#                           CONFIG.has_operation_tlast false \
#                           CONFIG.has_operation_tuser false \
#                           CONFIG.has_result_tready false \
#                           CONFIG.maximum_latency false \
#                           CONFIG.operation_tuser_width 1 \
#                           CONFIG.operation_type Add_Subtract \
#                           CONFIG.result_precision_type Single \
#                           CONFIG.result_tlast_behv Null] -objects [get_ips FPU_ap_faddfsub_0_full_dsp_32] -quiet
# set_property generate_synth_checkpoint false [get_files FPU_ap_faddfsub_0_full_dsp_32.xci]
# generate_target {synthesis simulation} [get_files FPU_ap_faddfsub_0_full_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fcmp_0_no_dsp_32_ip.tcl
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
#     set fpo_ver 7.0
# }
# create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_fcmp_0_no_dsp_32
ERROR: [Common 17-69] Command failed: IP name 'FPU_ap_fcmp_0_no_dsp_32' is already in use in this project.  Please choose a different name.

source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fmul_0_max_dsp_32_ip.tcl
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
#     set fpo_ver 7.0
# }
# create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_fmul_0_max_dsp_32
# set_property -dict [list CONFIG.a_precision_type Single \
#                           CONFIG.a_tuser_width 1 \
#                           CONFIG.add_sub_value Both \
#                           CONFIG.b_tuser_width 1 \
#                           CONFIG.c_a_exponent_width 8 \
#                           CONFIG.c_a_fraction_width 24 \
#                           CONFIG.c_compare_operation Programmable \
#                           CONFIG.c_has_divide_by_zero false \
#                           CONFIG.c_has_invalid_op false \
#                           CONFIG.c_has_overflow false \
#                           CONFIG.c_has_underflow false \
#                           CONFIG.c_latency 0 \
#                           CONFIG.c_mult_usage Max_Usage \
#                           CONFIG.c_optimization Speed_Optimized \
#                           CONFIG.c_rate 1 \
#                           CONFIG.c_result_exponent_width 8 \
#                           CONFIG.c_result_fraction_width 24 \
#                           CONFIG.component_name FPU_ap_fmul_0_max_dsp_32 \
#                           CONFIG.flow_control NonBlocking \
#                           CONFIG.has_a_tlast false \
#                           CONFIG.has_a_tuser false \
#                           CONFIG.has_aclken false \
#                           CONFIG.has_aresetn false \
#                           CONFIG.has_b_tlast false \
#                           CONFIG.has_b_tuser false \
#                           CONFIG.has_operation_tlast false \
#                           CONFIG.has_operation_tuser false \
#                           CONFIG.has_result_tready false \
#                           CONFIG.maximum_latency false \
#                           CONFIG.operation_tuser_width 1 \
#                           CONFIG.operation_type Multiply \
#                           CONFIG.result_precision_type Single \
#                           CONFIG.result_tlast_behv Null] -objects [get_ips FPU_ap_fmul_0_max_dsp_32] -quiet
# set_property generate_synth_checkpoint false [get_files FPU_ap_fmul_0_max_dsp_32.xci]
# generate_target {synthesis simulation} [get_files FPU_ap_fmul_0_max_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_sitofp_0_no_dsp_32_ip.tcl
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
#     set fpo_ver 7.0
# }
# create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_sitofp_0_no_dsp_32
# set_property -dict [list CONFIG.a_precision_type Custom \
#                           CONFIG.a_tuser_width 1 \
#                           CONFIG.add_sub_value Both \
#                           CONFIG.b_tuser_width 1 \
#                           CONFIG.c_a_exponent_width 32 \
#                           CONFIG.c_a_fraction_width 0 \
#                           CONFIG.c_compare_operation Programmable \
#                           CONFIG.c_has_divide_by_zero false \
#                           CONFIG.c_has_invalid_op false \
#                           CONFIG.c_has_overflow false \
#                           CONFIG.c_has_underflow false \
#                           CONFIG.c_latency 0 \
#                           CONFIG.c_mult_usage No_Usage \
#                           CONFIG.c_optimization Speed_Optimized \
#                           CONFIG.c_rate 1 \
#                           CONFIG.c_result_exponent_width 8 \
#                           CONFIG.c_result_fraction_width 24 \
#                           CONFIG.component_name FPU_ap_sitofp_0_no_dsp_32 \
#                           CONFIG.flow_control NonBlocking \
#                           CONFIG.has_a_tlast false \
#                           CONFIG.has_a_tuser false \
#                           CONFIG.has_aclken false \
#                           CONFIG.has_aresetn false \
#                           CONFIG.has_b_tlast false \
#                           CONFIG.has_b_tuser false \
#                           CONFIG.has_operation_tlast false \
#                           CONFIG.has_operation_tuser false \
#                           CONFIG.has_result_tready false \
#                           CONFIG.maximum_latency false \
#                           CONFIG.operation_tuser_width 1 \
#                           CONFIG.operation_type Fixed_to_Float \
#                           CONFIG.result_precision_type Single \
#                           CONFIG.result_tlast_behv Null] -objects [get_ips FPU_ap_sitofp_0_no_dsp_32] -quiet
# set_property generate_synth_checkpoint false [get_files FPU_ap_sitofp_0_no_dsp_32.xci]
# generate_target {synthesis simulation} [get_files FPU_ap_sitofp_0_no_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_sitofp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_sitofp_0_no_dsp_32'...
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jul  1 20:25:14 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Wed Jul  1 20:25:14 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/imports/new/testb_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fcmp_32ns_32neOg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_faddfsub_32nsbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fmul_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_sitofp_32ns_3dEe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCLASS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/sim/FPU_ap_faddfsub_0_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_faddfsub_0_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/sim/FPU_ap_fmul_0_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_fmul_0_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_sitofp_0_no_dsp_32/sim/FPU_ap_sitofp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_sitofp_0_no_dsp_32
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2368.832 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2368.832 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/imports/new/testb_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fcmp_32ns_32neOg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_faddfsub_32nsbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fmul_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_sitofp_32ns_3dEe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCLASS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2368.832 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 2368.832 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/imports/new/testb_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fcmp_32ns_32neOg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_faddfsub_32nsbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fmul_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_sitofp_32ns_3dEe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCLASS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port ialu_cmd [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:54]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 32 for port ialu_res [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2368.832 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2368.832 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/imports/new/testb_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fcmp_32ns_32neOg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_faddfsub_32nsbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fmul_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_sitofp_32ns_3dEe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCLASS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu_default
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2368.832 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2368.832 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/imports/new/testb_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fcmp_32ns_32neOg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_faddfsub_32nsbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fmul_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_sitofp_32ns_3dEe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCLASS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 2368.832 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:55 . Memory (MB): peak = 2368.832 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/imports/new/testb_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fcmp_32ns_32neOg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_faddfsub_32nsbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_fmul_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_sitofp_32ns_3dEe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCLASS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling module xil_defaultlib.FCLASS
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 2368.832 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:56 . Memory (MB): peak = 2368.832 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 592 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.832 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.395 ; gain = 21.563
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2430.078 ; gain = 36.879
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2444.258 ; gain = 13.668
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2444.258 ; gain = 13.668
set_property -dict [list CONFIG.A_Precision_Type {Int32} CONFIG.C_A_Exponent_Width {32} CONFIG.C_A_Fraction_Width {0} CONFIG.Result_Precision_Type {Single} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {6}] [get_ips FPU_ap_sitofp_0_no_dsp_32]
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {8}] [get_ips FPU_ap_fmul_0_max_dsp_32]
generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {12}] [get_ips FPU_ap_faddfsub_0_full_dsp_32]
generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_sitofp_0_no_dsp_32'...
[Wed Jul  1 20:50:09 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Wed Jul  1 20:50:09 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.707 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2472.707 ; gain = 0.000
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2512.332 ; gain = 39.625
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.578 ; gain = 6.066
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.578 ; gain = 6.066
set_property -dict [list CONFIG.C_Latency {0}] [get_ips FPU_ap_faddfsub_0_full_dsp_32]
generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'...
export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_Latency {0}] [get_ips FPU_ap_fmul_0_max_dsp_32]
generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FPU_ap_fmul_0_max_dsp_32'...
export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jul  1 22:04:15 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Wed Jul  1 22:04:16 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2530.648 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_sitofp_0_no_dsp_32'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/sim/FPU_ap_faddfsub_0_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_faddfsub_0_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/demo_tb/tb_FPU_ap_faddfsub_0_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FPU_ap_faddfsub_0_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/sim/FPU_ap_fmul_0_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_fmul_0_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/demo_tb/tb_FPU_ap_fmul_0_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FPU_ap_fmul_0_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_sitofp_0_no_dsp_32/sim/FPU_ap_sitofp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_ap_sitofp_0_no_dsp_32
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2530.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2530.648 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port ialu_cmd [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:54]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2530.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2530.648 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2530.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2530.648 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2530.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2530.648 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2530.648 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
WARNING: [VRFC 10-2369] data object ialu_sum2_res is already declared [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:24]
ERROR: [VRFC 10-1350] second declaration of ialu_sum2_res ignored [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:24]
WARNING: [VRFC 10-143] ialu_sum2_res was previously declared with a range [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:24]
ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:7]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2530.648 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg
set_property xsim.view D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2530.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tesb_ialu_behav -key {Behavioral:sim_1:Functional:tesb_ialu} -tclbatch {tesb_ialu.tcl} -view {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg
source tesb_ialu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tesb_ialu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 2530.648 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2536.016 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2536.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2536.016 ; gain = 5.367
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2573.563 ; gain = 37.547
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.770 ; gain = 4.840
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.770 ; gain = 4.840
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2590.633 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:234]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:235]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:236]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:237]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:238]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:239]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:240]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:241]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:242]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:243]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:244]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:245]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:246]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:247]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:248]
ERROR: [VRFC 10-91] curr_state is not declared [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:249]
ERROR: [VRFC 10-2787] module scr1_pipe_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv:11]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2590.633 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2590.633 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2590.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2590.633 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2590.633 ; gain = 0.000
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jul  1 23:21:03 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Wed Jul  1 23:21:03 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2590.633 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 2590.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 2590.633 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2590.633 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2590.633 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2590.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 2590.633 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2590.633 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.633 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2590.633 ; gain = 0.000
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2628.730 ; gain = 38.098
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.359 ; gain = 8.543
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.359 ; gain = 8.543
close_design
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 2637.883 ; gain = 0.000
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2637.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2637.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 2637.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2637.883 ; gain = 0.000
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2637.883 ; gain = 0.000
current_wave_config {tesb_ialu_behav.wcfg}
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg
add_wave {{/tesb_ialu/scr1_pipe_ialu/agg_result_rd_i_ap_vld}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 2637.883 ; gain = 0.000
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 2637.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2637.883 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul  2 00:31:11 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Thu Jul  2 00:31:11 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2637.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2637.883 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2637.883 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 861 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2647.289 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2647.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2656.109 ; gain = 18.227
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2704.109 ; gain = 47.672
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.031 ; gain = 8.586
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.031 ; gain = 8.586
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul  2 00:51:44 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Thu Jul  2 00:51:44 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
reset_run synth_1
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.426 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul  2 00:56:45 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Thu Jul  2 00:56:45 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.180 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2724.180 ; gain = 2.754
open_report: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2768.473 ; gain = 44.293
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.441 ; gain = 7.996
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.441 ; gain = 7.996
close_design
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesb_ialu
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2780.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2780.500 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port ialu_cmd [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:53]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2780.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2780.500 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2780.500 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2780.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2780.500 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2780.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_mprf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_idu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_idu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_ialu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_hdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_hdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_csr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_ipic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_ipic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_tdu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_tdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_pipe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/primitives/scr1_reset_cells.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_sync_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_buf_qlfy_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and2_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_and3_cell
INFO: [VRFC 10-311] analyzing module scr1_reset_mux2_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_scu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_scu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_tapc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tapc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/core/scr1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dp_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dp_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_tcm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_tcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_imem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_imem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_dmem_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_dmem_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/scr1/src/top/scr1_top_ahb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scr1_top_ahb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_scr1_top
INFO: [VRFC 10-2458] undeclared symbol pll_rst_in_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:111]
INFO: [VRFC 10-2458] undeclared symbol jtag_srst_n, assumed default net type wire [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/src/arty_scr1.sv:291]
"xvhdl --incr --relax -prj tesb_ialu_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2780.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2780.500 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88498a170c3b4de48038f51e984508f7 --incr --debug typical --relax --mt 2 -d SCR1_ARCH_CUSTOM=1 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_13 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_18 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L blk_mem_gen_v8_4_1 -L jtag_axi -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L axi_protocol_converter_v2_1_16 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tesb_ialu_behav xil_defaultlib.tesb_ialu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_ialu.sv" Line 11. Module scr1_pipe_ialu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_mprf.sv" Line 1. Module $unit_d__github_scr1_sdk_orig_scr1_src_pipeline_scr1_pipe_mprf_sv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_6.vt2mutils
Compiling package floating_point_v7_1_6.vt2mcomps
Compiling package floating_point_v7_1_6.vm2utils
Compiling package floating_point_v7_1_6.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.FCLASS
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.FPU_ap_faddfsub_0_full_dsp_32 [fpu_ap_faddfsub_0_full_dsp_32_de...]
Compiling module xil_defaultlib.FPU_faddfsub_32nsbkb(ID=1)
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=26,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_6.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=3,mask=(others_=>_'1'),c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=27,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=3,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=30,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=6,fdgsrval=(others_=>_'0...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=6,mask=(others_=>_'1'),c...]
Compiling architecture virtex of entity floating_point_v7_1_6.fdgW [\fdgW(w=36,fdgsrval=(others_=>_'...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.andW [\andW(w=10,mask=(others_=>_'1'),...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_6.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture virtex of entity floating_point_v7_1_6.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_6.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_6.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.FPU_ap_fmul_0_max_dsp_32 [fpu_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.FPU_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_sitofp_0_no_dsp_32 [fpu_ap_sitofp_0_no_dsp_32_defaul...]
Compiling module xil_defaultlib.FPU_sitofp_32ns_3dEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture fpu_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.FPU_ap_fcmp_0_no_dsp_32 [fpu_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.FPU_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.scr1_pipe_ialu
Compiling module xil_defaultlib.tesb_ialu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp...
Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc...
Built simulation snapshot tesb_ialu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2780.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 2780.500 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 2780.500 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2780.500 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul  2 01:32:31 2020] Launched synth_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log
[Thu Jul  2 01:32:33 2020] Launched impl_1...
Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2780.500 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 861 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2787.336 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2787.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 2787.336 ; gain = 6.836
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2824.695 ; gain = 37.359
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.242 ; gain = 11.418
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.242 ; gain = 11.418
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:01:26 . Memory (MB): peak = 2837.500 ; gain = 0.000
