$date
	Wed Nov  4 22:24:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! res $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$var integer 32 % i [31:0] $end
$scope module u $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var wire 1 ! res $end
$var reg 4 & status [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
1$
x#
0"
0!
$end
#1
0$
1"
#2
b0 %
0"
#3
b1 %
0#
1"
#4
0"
#5
b1 &
b10 %
1#
1"
#6
0"
#7
b10 &
b11 %
0#
1"
#8
0"
#9
b11 &
b100 %
1"
#10
0"
#11
b100 &
b101 %
1#
1"
#12
0"
#13
b1 &
b110 %
1"
#14
0"
#15
b10 &
b111 %
0#
1"
#16
0"
#17
b1 &
b1000 %
1#
1"
#18
0"
#19
b10 &
b1001 %
0#
1"
#20
0"
#21
b11 &
b1010 %
1"
#22
0"
#23
b100 &
b1011 %
1#
1"
#24
0"
#25
1!
b101 &
b1100 %
0#
1"
#26
0"
#27
0!
b11 &
b1101 %
1"
#28
0"
#29
b100 &
b1110 %
1#
1"
#30
0"
#31
1!
b101 &
b1111 %
0#
1"
#32
0"
#33
0!
b1 &
b10000 %
1#
1"
#34
0"
#35
b10001 %
1"
#36
0"
#37
b10 &
b10010 %
0#
1"
#38
0"
#39
b1 &
b10011 %
1#
1"
#40
0"
#41
b10 &
b10100 %
0#
1"
#42
0"
#43
b11 &
1"
