// Seed: 4123546260
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input logic id_2,
    input supply1 id_3,
    input wor id_4#(
        .id_6(-1),
        .id_7(-1)
    )
);
  assign module_1.id_5 = 0;
  always id_6 <= id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4,
    output wor id_5
);
  always_latch begin : LABEL_0
    id_3 = {id_4, 1 - 1'b0, id_2};
  end
  string id_7;
  for (id_8 = id_8; -1'b0; id_3 = -1 | id_1) wire id_9;
  wand id_10, id_11;
  always id_3 <= id_2;
  wire id_12, id_13, id_14, id_15;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_2,
      id_11,
      id_1
  );
  always id_5 = id_10;
  assign id_7 = "";
  tri id_16 = -1'b0;
endmodule
