

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1'
================================================================
* Date:           Fri Mar 10 17:36:31 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.554 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2307|     2307|  0.115 ms|  0.115 ms|  2307|  2307|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_2_VITIS_LOOP_804_1  |     2305|     2305|        10|          9|          1|   256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     534|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     239|    -|
|Register         |        -|    -|     153|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     153|     773|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln167_1_fu_303_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln167_fu_312_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln804_fu_416_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln810_1_fu_410_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln810_fu_536_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln811_fu_634_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln812_fu_728_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln814_fu_747_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln815_fu_766_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln817_fu_785_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln818_fu_804_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln820_fu_832_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln821_fu_842_p2       |         +|   0|  0|  19|          12|          12|
    |t_23_fu_488_p2            |         -|   0|  0|  29|          18|          22|
    |t_24_fu_618_p2            |         -|   0|  0|  27|          18|          20|
    |t_25_fu_628_p2            |         -|   0|  0|  26|          19|          18|
    |t_fu_478_p2               |         -|   0|  0|  31|          18|          24|
    |icmp_ln167_fu_297_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln804_fu_318_p2      |      icmp|   0|  0|  11|           7|           8|
    |or_ln167_1_fu_605_p2      |        or|   0|  0|  11|          11|           6|
    |or_ln167_2_fu_719_p2      |        or|   0|  0|  11|          11|           6|
    |or_ln167_3_fu_738_p2      |        or|   0|  0|  11|          11|           6|
    |or_ln167_4_fu_757_p2      |        or|   0|  0|  11|          11|           6|
    |or_ln167_5_fu_776_p2      |        or|   0|  0|  11|          11|           6|
    |or_ln167_6_fu_795_p2      |        or|   0|  0|  11|          11|           6|
    |or_ln167_7_fu_814_p2      |        or|   0|  0|  11|          11|           6|
    |or_ln167_8_fu_823_p2      |        or|   0|  0|  11|          11|           6|
    |or_ln167_fu_464_p2        |        or|   0|  0|  11|          11|           6|
    |or_ln806_fu_379_p2        |        or|   0|  0|   8|           8|           1|
    |or_ln807_fu_494_p2        |        or|   0|  0|   8|           8|           2|
    |or_ln808_fu_511_p2        |        or|   0|  0|   8|           8|           2|
    |or_ln813_fu_579_p2        |        or|   0|  0|   8|           8|           8|
    |or_ln816_fu_656_p2        |        or|   0|  0|   8|           8|           8|
    |or_ln819_fu_693_p2        |        or|   0|  0|   8|           8|           8|
    |select_ln167_1_fu_332_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln167_2_fu_457_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln167_fu_324_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 534|         377|         323|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  41|         10|    1|         10|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_52_load            |   9|          2|    7|         14|
    |ap_sig_allocacmp_i_53                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |i_52_fu_142                           |   9|          2|    7|         14|
    |i_fu_146                              |   9|          2|    3|          6|
    |indvar_flatten_fu_150                 |   9|          2|    9|         18|
    |sm_address0                           |  41|         10|   13|        130|
    |sm_d0                                 |  41|         10|    8|         80|
    |z_address0                            |  13|          3|   10|         30|
    |z_address1                            |  13|          3|   10|         30|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 239|         56|   84|        364|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln810_1_reg_915          |  10|   0|   10|          0|
    |add_ln821_reg_999            |  12|   0|   12|          0|
    |ap_CS_fsm                    |   9|   0|    9|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_52_fu_142                  |   7|   0|    7|          0|
    |i_fu_146                     |   3|   0|    3|          0|
    |icmp_ln167_reg_878           |   1|   0|    1|          0|
    |icmp_ln804_reg_882           |   1|   0|    1|          0|
    |indvar_flatten_fu_150        |   9|   0|    9|          0|
    |or_ln813_reg_959             |   8|   0|    8|          0|
    |or_ln816_reg_974             |   8|   0|    8|          0|
    |or_ln819_reg_984             |   8|   0|    8|          0|
    |select_ln167_2_reg_920       |   4|   0|   11|          7|
    |shl_ln_reg_899               |   6|   0|    8|          2|
    |trunc_ln11_reg_989           |   8|   0|    8|          0|
    |trunc_ln12_reg_994           |   8|   0|    8|          0|
    |trunc_ln168_1_reg_887        |   2|   0|    2|          0|
    |trunc_ln168_2_reg_893        |   2|   0|    2|          0|
    |trunc_ln168_reg_872          |   2|   0|    2|          0|
    |trunc_ln7_reg_964            |   8|   0|    8|          0|
    |trunc_ln8_reg_969            |   8|   0|    8|          0|
    |trunc_ln9_reg_979            |   8|   0|    8|          0|
    |trunc_ln_reg_954             |   8|   0|    8|          0|
    |zext_ln810_1_reg_942         |  10|   0|   12|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 153|   0|  164|         11|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1|  return value|
|z_address0   |  out|   10|   ap_memory|                                                                                z|         array|
|z_ce0        |  out|    1|   ap_memory|                                                                                z|         array|
|z_q0         |   in|   32|   ap_memory|                                                                                z|         array|
|z_address1   |  out|   10|   ap_memory|                                                                                z|         array|
|z_ce1        |  out|    1|   ap_memory|                                                                                z|         array|
|z_q1         |   in|   32|   ap_memory|                                                                                z|         array|
|sm_address0  |  out|   13|   ap_memory|                                                                               sm|         array|
|sm_ce0       |  out|    1|   ap_memory|                                                                               sm|         array|
|sm_we0       |  out|    1|   ap_memory|                                                                               sm|         array|
|sm_d0        |  out|    8|   ap_memory|                                                                               sm|         array|
+-------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

