[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/SignedWire/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/SignedWire/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<34> s<33> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<31> c<2> s<29> l<1:1> el<1:15>
n<> u<7> t<NetType_Wire> p<23> s<19> l<2:1> el<2:5>
n<> u<8> t<Signing_Signed> p<19> s<18> l<2:6> el<2:12>
n<15> u<9> t<IntConst> p<10> l<2:14> el<2:16>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:14> el<2:16>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:14> el<2:16>
n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<2:14> el<2:16>
n<0> u<13> t<IntConst> p<14> l<2:17> el<2:18>
n<> u<14> t<Primary_literal> p<15> c<13> l<2:17> el<2:18>
n<> u<15> t<Constant_primary> p<16> c<14> l<2:17> el<2:18>
n<> u<16> t<Constant_expression> p<17> c<15> l<2:17> el<2:18>
n<> u<17> t<Constant_range> p<18> c<12> l<2:14> el<2:18>
n<> u<18> t<Packed_dimension> p<19> c<17> l<2:13> el<2:19>
n<> u<19> t<Data_type_or_implicit> p<23> c<8> s<22> l<2:6> el<2:19>
n<wire_merged> u<20> t<StringConst> p<21> l<2:20> el<2:31>
n<> u<21> t<Net_decl_assignment> p<22> c<20> l<2:20> el<2:31>
n<> u<22> t<List_of_net_decl_assignments> p<23> c<21> l<2:20> el<2:31>
n<> u<23> t<Net_declaration> p<24> c<7> l<2:1> el<2:32>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<2:1> el<2:32>
n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<2:1> el<2:32>
n<> u<26> t<Module_common_item> p<27> c<25> l<2:1> el<2:32>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:1> el<2:32>
n<> u<28> t<Non_port_module_item> p<29> c<27> l<2:1> el<2:32>
n<> u<29> t<Module_item> p<31> c<28> s<30> l<2:1> el<2:32>
n<> u<30> t<ENDMODULE> p<31> l<3:1> el<3:10>
n<> u<31> t<Module_declaration> p<32> c<6> l<1:1> el<3:10>
n<> u<32> t<Description> p<33> c<31> l<1:1> el<3:10>
n<> u<33> t<Source_text> p<34> c<32> l<1:1> el<3:10>
n<> u<34> t<Top_level_rule> c<1> l<1:1> el<4:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedWire/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/SignedWire/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/SignedWire/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               4
design                                                 1
logic_net                                              2
logic_typespec                                         2
module_inst                                            3
range                                                  2
ref_obj                                                2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               4
design                                                 1
logic_net                                              2
logic_typespec                                         2
module_inst                                            3
range                                                  2
ref_obj                                                2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedWire/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SignedWire/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SignedWire/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SignedWire/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.wire_merged), line:2:20, endln:2:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SignedWire/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_ref_obj: (work@top.wire_merged)
      |vpiParent:
      \_logic_net: (work@top.wire_merged), line:2:20, endln:2:31
      |vpiFullName:work@top.wire_merged
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:12
    |vpiName:wire_merged
    |vpiFullName:work@top.wire_merged
    |vpiNetType:1
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SignedWire/dut.sv, line:1:1, endln:3:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.wire_merged), line:2:20, endln:2:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SignedWire/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_ref_obj: (work@top.wire_merged)
      |vpiParent:
      \_logic_net: (work@top.wire_merged), line:2:20, endln:2:31
      |vpiFullName:work@top.wire_merged
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:19
    |vpiName:wire_merged
    |vpiFullName:work@top.wire_merged
    |vpiNetType:1
    |vpiSigned:1
  |vpiTopModule:1
\_weaklyReferenced:
\_logic_typespec: , line:2:1, endln:2:19
  |vpiParent:
  \_logic_net: (work@top.wire_merged), line:2:20, endln:2:31
  |vpiRange:
  \_range: , line:2:13, endln:2:19
    |vpiParent:
    \_logic_typespec: , line:2:1, endln:2:19
    |vpiLeftRange:
    \_constant: , line:2:14, endln:2:16
      |vpiParent:
      \_range: , line:2:13, endln:2:19
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:17, endln:2:18
      |vpiParent:
      \_range: , line:2:13, endln:2:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:1, endln:2:12
  |vpiRange:
  \_range: , line:2:13, endln:2:19
    |vpiParent:
    \_logic_typespec: , line:2:1, endln:2:12
    |vpiLeftRange:
    \_constant: , line:2:14, endln:2:16
      |vpiParent:
      \_range: , line:2:13, endln:2:19
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:17, endln:2:18
      |vpiParent:
      \_range: , line:2:13, endln:2:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/SignedWire/dut.sv | ${SURELOG_DIR}/build/regression/SignedWire/roundtrip/dut_000.sv | 1 | 3 |