                                           Advanced Differential                                                        ZSC31050
                                           Sensor Signal Conditioner                                                       Datasheet
Description                                                            Features
ZSC31050 is a CMOS integrated circuit for highly accurate amp-             Digital compensation of sensor offset, sensitivity, temperature
lification and sensor-specific correction of bridge sensor and              drift, and nonlinearity
temperature sensor signals. The device provides digital com-               Accommodates nearly all resistive bridge sensor types (signal
pensation of sensor offset, sensitivity, temperature drift, and non-        spans from 1mV/V up to 275mV/V)
linearity via a 16-bit RISC microcontroller running a polynomial
                                                                           Digital one-pass calibration: quick and precise
correction algorithm.
                                                                           Selectable compensation temperature source: bridge,
The ZSC31050 accommodates virtually any bridge sensor type                  thermistor, or internal or external diode
(e.g., piezo-resistive, ceramic thick-film, or steel membrane
                                                                           Output options: voltage (0 to 5V), current (4 to 20mA), PWM,
based). In addition, it can interface to a separate temperature
                                                                            I2C, SPI, ZACwire™ (one-wire interface), alarm
sensor. The bi-directional digital interfaces (I2C, SPI, and
ZACwire™) can be used for a simple PC-controlled one-pass                  Adjustable output resolution (up to 15 bits) versus sampling
calibration procedure to program a set of calibration coefficients          rate (up to 3.9kHz)
into an on-chip EEPROM. A specific sensor and a ZSC31050 can               Current consumption: 2.5mA (typical)
be mated digitally: fast, precise, and without the cost overhead           Selectable bridge excitation: ratiometric voltage, constant
associated with trimming by external devices or laser. The                  voltage, or constant current
ZACwire™ interface enables an end-of-line calibration of the
                                                                           Input channel for separate temperature sensor
sensor module.
                                                                           Sensor connection and common mode check (sensor aging
Typical applications for the ZSC31050 include industrial, medical,          detection)
and consumer products. It is specifically engineered for most
                                                                           AEC-Q100 qualification (temperature grade 0)
resistive bridge sensors; e.g., sensors for measuring pressure,
force, torque, acceleration, angle, position, and revolution.
                                                                       Physical Characteristics
Benefits                                                                   Operation temperature -40°C to +125°C (-40°C to +150°C
                                                                            de-rated, depending on product version)
    No external trimming components required
                                                                        Supply voltage: 2.7V to 5.5V;
 PC-controlled configuration and calibration via digital bus
                                                                            with external JFET: 5V to 48 V
     interface – simple, low cost
                                                                        Available in 16-SSOP package or as die
 High accuracy (±0.1% FSO @ –25 to 85°C;
     ±0.25% FSO @ –40 to 125°C) *
                                                                       Basic Circuit Diagram
Available Support                                                                                                         VCC
    Evaluation kit available
 Support for industrial mass calibration available                      Sensor
 Quick circuit customization possible for large production
                                                                         Module
                                                                                                                          OUT
     volumes                                                                                       ZSC31050
                                                                                                                          GND
* Digital output signal.
   © 2020 Renesas Electronics Corporation                            1                                                      March 18, 2020


                                                                                                                                                                            ZSC31050 Datasheet
Block Diagram
                    Ext. Temp. Sens.              IR_TEMP                                                                                                                           SCL
                                                                                  CTRL-REGS                                                                       SIF               SDA
                +                                     VBR
                                                                                                                                                PCOMP
                                                                                                   ADC Mode
                                                                Gain               Temp. Sens.
                                                                                                     Offset
                                                               Factor                Select
                                                                                                     Shift           RAM
                                                      VINP
           ϑ                                                PGA            MUX                 ADC                      CMC                      DAC             FIO1
                                                                                                                                                                                    OUT /
                                                                                                                                                                                    OWI
                                                      VINN
                                                                                  Analog Front-End (AFE)                                                                            IO1
                                                                                                                                                 PWM             FIO2
                                                                                                                   EEPROM
                                                                                                                                                                                    IO2
                                                                                    Int. Temp. Sensor
           External                Sensor Bridge                                                                        Digital Section                              Interfaces
         Temperature                                    IN3
           Sensor
                                                                                                            Analog                    Digital          Interface
Typical Applications:                  Consumer Goods                 Industrial Applications                                     Portable Devices                 Automotive Sensors *
                                             Weight scales             4-20mA transmitters                                           Altimeters                      Oil pressure
                                             Flow meters               Intelligent sensor networks                                   Blood pressure                  Temperature sensing
                                             Strain gauges             Process automation                                             monitors                        Strain gauges
                                             Load meters               Factory automation
                                             HVAC                                                                                                                 * AEC-Q100 qualified
 © 2020 Renesas Electronics Corporation                                                           2                                                                             March 18, 2020


                                                                                                                                                                                      ZSC31050 Datasheet
Contents
1.  Electrical Characteristics ..............................................................................................................................................................................5
    1.1    Absolute Maximum Ratings ...............................................................................................................................................................5
    1.2    Operating Conditions .........................................................................................................................................................................5
    1.3    Inherent Characteristics .....................................................................................................................................................................7
           1.3.1          Cycle Rate versus ADC Resolution ....................................................................................................................................8
           1.3.2          PWM Frequency .................................................................................................................................................................8
    1.4    Electrical Parameters .........................................................................................................................................................................9
           1.4.1          Supply / Regulation ..............................................................................................................................................................9
           1.4.2          Analog Front End ................................................................................................................................................................9
           1.4.3          DAC and Analog Output (OUT Pin) ....................................................................................................................................9
           1.4.4          PWM Output (OUT Pin, IO1 Pin) ........................................................................................................................................9
           1.4.5          Temperature Sensors (IR_TEMP Pin) ................................................................................................................................9
           1.4.6          Digital Outputs (IO1, IO2, OUT Pins in Digital Mode) .......................................................................................................10
           1.4.7          System Response .............................................................................................................................................................10
    1.5    Interface Characteristics ..................................................................................................................................................................11
           1.5.1          Multiport Serial Interfaces (I2C, SPI) .................................................................................................................................11
           1.5.2          One-Wire Serial Interface (ZACwire™) .............................................................................................................................11
2.  Circuit Description ......................................................................................................................................................................................12
    2.1    Signal Flow ......................................................................................................................................................................................12
    2.2    Application Modes ............................................................................................................................................................................13
    2.3    Analog Front-End (AFE)...................................................................................................................................................................14
           2.3.1          Programmable Gain Amplifier (PGA) ................................................................................................................................14
           2.3.2          Extended Zero Point Compensation (XZC).......................................................................................................................14
           2.3.3          Measurement Cycle Performed by Multiplexer .................................................................................................................16
           2.3.4          Analog-to-Digital Converter ...............................................................................................................................................16
    2.4    System Control ................................................................................................................................................................................18
    2.5    Output Stage ....................................................................................................................................................................................18
           2.5.1          Analog Output ...................................................................................................................................................................20
           2.5.2          Comparator Module (ALARM Output) ...............................................................................................................................20
           2.5.3          Serial Digital Interface .......................................................................................................................................................20
    2.6    Voltage Regulator ............................................................................................................................................................................21
    2.7    Watchdog and Error Detection .........................................................................................................................................................21
3.  Application Circuit Examples ......................................................................................................................................................................22
4.  ESD/Latch-Up-Protection ...........................................................................................................................................................................23
5.  Pin Configuration and Package ..................................................................................................................................................................24
6.  Reliability ....................................................................................................................................................................................................25
7.  Customization .............................................................................................................................................................................................25
8.  Ordering Information...................................................................................................................................................................................26
9.  Related Documents ....................................................................................................................................................................................26
 © 2020 Renesas Electronics Corporation                                                                  3                                                                                   March 18, 2020


                                                                                                                                                                                    ZSC31050 Datasheet
10. Glossary .....................................................................................................................................................................................................27
11. Revision History..........................................................................................................................................................................................28
List of Figures
Figure 1. Block Diagram of the ZSC31050 .......................................................................................................................................................12
Figure 2. Measurement Cycle ZSC31050 ........................................................................................................................................................16
Figure 3. Application Example 1 .......................................................................................................................................................................22
Figure 4. Application Example 2 .......................................................................................................................................................................22
Figure 5. Application Example 3 .......................................................................................................................................................................22
Figure 6. Application Example 4 .......................................................................................................................................................................22
Figure 7. Application Example 5 .......................................................................................................................................................................23
Figure 8. Pin Configuration ...............................................................................................................................................................................25
List of Tables
Table 1.  Adjustable Gains, Resulting Sensor Signal Spans, and Common Mode Ranges .............................................................................14
Table 2.  Extended Zero Point Compensation (XZC) Range............................................................................................................................15
Table 3.  Output Resolution versus Sample Rate.............................................................................................................................................17
Table 4.  Output Configurations Overview........................................................................................................................................................18
Table 5.  Analog Output Configuration .............................................................................................................................................................20
Table 6.  Pin Configuration ...............................................................................................................................................................................24
 © 2020 Renesas Electronics Corporation                                                                4                                                                                   March 18, 2020


                                                                                                                           ZSC31050 Datasheet
1.        Electrical Characteristics
1.1 Absolute Maximum Ratings
The absolute maximum ratings are stress ratings only. The ZSC31050 might not function or be operable above the recommended operating
conditions. Stresses exceeding the absolute maximum ratings might also damage the device. In addition, extended exposure to stresses
above the recommended operating conditions might affect device reliability. Renesas does not recommend designing to the “Absolute
Maximum Ratings.”
     No.                 Parameter                    Symbol                  Conditions                  Min             Max          Unit
    1.1.1   Digital supply voltage                     VDDMAX       To VSS                                -0.3            6.5          V DC
    1.1.2   Analog supply voltage                     VDDAMAX       To VSS                                -0.3            6.5          V DC
    1.1.3   Voltage at all analog and digital I/O       VA_I/O,                                           -0.3        VDDA+0.3         V DC
            pins except FBP, SDA, SCL (see              VD_I/O
            1.1.4, 1.1.5, and 1.1.6)
    1.1.4   Voltage at FBP pin                        VFBP_MAX      4mA to 20mA – Interface               -1.2        VDDA+0.3         V DC
    1.1.5   Voltage at SDA pin                        VSDA_MAX      I2C mode only                         -0.3            5.5          V DC
    1.1.6   Voltage at SCL pin                        VSCL_MAX      I2C mode only                         -0.3            5.5          V DC
    1.1.7   Storage temperature                          TSTG                                              -45            150            °C
1.2        Operating Conditions
Unless otherwise noted, voltages are relative to VSS and analog-to-digital conversion = 2nd order, resolution = 13 bits, gain ≥ 210,
fclk ≤ 2.25MHz.
For specifications marked with an asterisk (*), there is no measurement in mass production—the parameter is guaranteed by design and/or
quality observations.
Note: See important notes at the end of the table.
      No.                Parameter                 Symbol               Conditions                 Min        Typical      Max         Unit
                1.2.1.1 TQE ambient                TAMB_TQE     Operation life time < 1000h         -40                     150        °C
                temperature range for part                      @ 125°C to 150°C
                numbers ZSC31050xExx
                1.2.1.2 TQA ambient                TAMB_TQA                                         -40                     125        °C
    1.2.1       temperature range for part
                numbers ZSC31050xAxx
                1.2.1.3 TQI ambient                TAMB_TQI                                         -25                      85         °C
                temperature range for part
                numbers ZSC31050xIxx
    1.2.2      Ambient temperature                 TAMB_EEP                                         -25                      85         °C
               EEPROM programming
    1.2.3      EEPROM programming                                                                                           100
               cycles
    1.2.4      Data retention (EEPROM)                          Average temp. < 85°C                 15                               years
  © 2020 Renesas Electronics Corporation                               5                                                        March 18, 2020


                                                                                                                          ZSC31050 Datasheet
   No.                  Parameter                    Symbol                    Conditions            Min      Typical     Max         Unit
1.2.5        Analog supply voltage                    VDDA            Ratiometric mode                2.7                  5.5       V DC
1.2.6        Analog supply voltage                  VDDAADV           Ratiometric mode                4.5                  5.5       V DC
             advanced performance
1.2.7        Digital supply voltage                    VDD            Externally powered                                  1.05       VDDA
                                                                                                      2.7                            V DC
1.2.8        External supply voltage                  VSUPP           Voltage Regulator Mode        VDDA +                           V DC
                                                                      with external JFET [a]          2V
1.2.9        Common mode input range [b]              VIN_CM          Depends on gain adjust;        0.21                 0.76      VADC_REF
                                                                      refer to section 2.3.1
1.2.10       Input voltage FBP pin                   VIN_FBP                                          -1                 VDDA        V DC
1.2.11       Sensor bridge resistance [c]               RBR                                           3.0                 25.0        kΩ
             (over full temperature range)
                                                      RBR_CL          Current loop interface,         5.0                 25.0        kΩ
                                                                      4 to 20mA
1.2.12       Reference resistor for bridge           RBR_REF          Bridge current                 0.07                             RBR
             current source *                                         IBR = VDDA / (16·RBR_REF)
1.2.13       Stabilization capacitor *                CVDDA           External capacitor between      50        100        470         nF
                                                                      VDDA and VSS
1.2.14       VDD stabilization capacitor*, [d]         CVDD           Between VDD and VSS,             0        100        470         nF
                                                                      external
1.2.15       Maximum load capacitance                 CL_OUT          Output Voltage Mode                                  50          nF
             allowed at OUT [e]
1.2.16       Minimum load resistance                  RL_OUT          Output Voltage Mode              2                              kΩ
             allowed
1.2.17       Maximum load capacitance               CL_VGATE          Total capacitance relative to                        10          nF
             allowed at VGATE                                         all potentials
  [a] Maximum depends on the breakdown voltage of the external JFET; refer to the application recommendations in the ZSC31050 Application
       Note—0-10V Output.
  [b] VADC_REF: reference voltage of the analog-to-digital converter (VBR or VDDA).
  [c] No minimum limitation with an external connection between VDDA and VBR.
  [d] Lower stabilization capacitors can increase noise level at the output.
  [e] If the maximum is used, take into consideration the special requirements of the ZACwire™ interface stated in the ZSC31050 Functional
       Description, section 4.3.
© 2020 Renesas Electronics Corporation                                        6                                                March 18, 2020


                                                                                                                               ZSC31050 Datasheet
1.3 Inherent Characteristics
For specifications marked with an asterisk (*), there is no measurement in mass production—the parameter is guaranteed by design and/or
quality observations.
    No.                  Parameter                     Symbol                  Conditions                 Min           Typ     Max         Unit
 1.3.1       Selectable input span, bridge              VIN_SP     Refer to section 2.3.1.                   2                   280        mV/V
             sensor measurement
 1.3.2       Analog offset comp range                                                                      -20                   20        Counts
             (6 bit setting)
                                                                   Maximum bias current [a]                -25                   25        Counts
 1.3.3       Analog-to-digital conversion                 rADC     3-bit setting [b]                         9                   15         Bits
             (ADC) resolution
 1.3.4       ADC input range                            Range                                               10                   90       %VDDA
 1.3.5       Digital-to-analog conversion                 rDAC     At analog output                                      11                 Bits
             (DAC) resolution
 1.3.6       PWM resolution                              rPWM                                                9                    12        Bits
 1.3.7       Bias current for external                     ITS                                               8           18      40          µA
             temperature diodes
 1.3.8       Sensitivity internal temperature           STT_SI     Raw values without conditioning        2800          3200    3600        ppm
             diode [c]                                                                                                                      FS/K
 1.3.9       Clock frequency*                             fCLK     Guaranteed adjustment range               1            2       4         MHz
    [a] Set configuration word ADJREF:BCUR ( bits 4-6) to 111 (for details, see the ZSC31050 Functional Description).
    [b] 15-bit resolution is not applicable for 1st order ADC and not recommended for sensors with high nonlinearity behavior.
    [c] FS = Full scale.
 © 2020 Renesas Electronics Corporation                                         7                                                   March 18, 2020


                                                                                                                                  ZSC31050 Datasheet
1.3.1 Cycle Rate versus ADC Resolution
The following specifications are guaranteed by design and/or quality observations.
Important note: Combining first-order configuration of the ADC with 15-bit resolution is not allowed.
                                            Resolution                                         Conversion Cycle fCYC
          ADC Order
                                               rADC                              fCLK=2MHz                                  fCLK=2.25MHz
             (OADC)
                                               [Bit]                                 [Hz]                                         [Hz]
                                                 9                                  1302                                         1465
                                                10                                   781                                          879
                                                11                                   434                                          488
               1
                                                12                                   230                                          259
                                                13                                   115                                          129
                                                14                                    59                                           67
                                                11                                  3906                                         4395
                                                12                                  3906                                         4395
               2                                13                                  1953                                         2197
                                                14                                  1953                                         2197
                                                15                                   977                                         1099
1.3.2 PWM Frequency
The following specifications are not measured in mass production; they are guaranteed by design and/or quality observations.
         PWM                    PWM Frequency in Hz at 2MHz Clock [a]                        PWM Frequency in Hz at 2.25MHz Clock [b]
     Resolution                               Clock Divider                                                    Clock Divider
      rPWM [Bit]               1             0.5           0.25         0.125              1               0.5               0.25           0.125
           9                 3906           1953           977           488             4395            2197               1099             549
          10                 1953            977           488           244             2197            1099                549             275
          11                  977            488           244           122             1099             549                275             137
          12                  488            244           122            61              549             275                137              69
   [a] Internal RC oscillator: coarse adjustment to 1MHz, 2MHz, and 4MHz, fine-tuning +/- 25%; external clock is also possible.
   [b] Internal RC oscillator: coarse adjustment to 1.125MHz, 2.25MHz, and 4.5MHz, fine-tuning +/- 25%; external clock is also possible.
 © 2020 Renesas Electronics Corporation                                   8                                                            March 18, 2020


                                                                                                                          ZSC31050 Datasheet
1.4      Electrical Parameters
Unless otherwise noted, voltages are relative to VSS and analog-to-digital conversion = 2nd order, resolution = 13 bits, gain ≥210,
fclk≤2.25MHz.
Note: See important notes at the end of the table.
     No.               Parameter               Symbol                     Conditions                    Min       Typ        Max         Unit
   1.4.1   Supply / Regulation
  1.4.1.1     Supply current                      ISUPP   Without bridge and load current,                        2.5          4         mA
                                                          bias adjustment ≤ 4, fCLK ≤ 2.4MHz
  1.4.1.2     Supply current for current       ISUPP_CL   Without bridge current,                                 2.0        2.75        mA
              loop                                        fCLK ≤ 1.2MHz,
                                                          bias [a] adjustment ≤ 1
  1.4.1.3     Temperature coefficient            TCREF                                                  -200      ±50         200      ppm/K
              voltage reference *
   1.4.2   Analog Front End
  1.4.2.1     Parasitic differential input       IIN_OFF  Temperature range =                         -2 to -10             2 to 10       nA
              offset current *                            TAMB_TQI (-40 to 85°C)
   1.4.3   DAC and Analog Output (OUT Pin)
  1.4.3.1     Output signal range [b]          VOUT_SR    Voltage Mode, RLOAD > 2KΩ                    0.025                 0.975      VDDA
                                                          VDDAADV
                                                          Temperature range = TAMB_TQI
  1.4.3.2     Output DNL                       DNLOUT     VDDAADV                                                            0.95        LSB
                                                          Temperature range = TAMB_TQI
  1.4.3.3     Output INL [c]                    INLOUT                                                                         4         LSB
  1.4.3.4     Output slew rate *                SROUT     Voltage Mode                                   0.1                            V/µs
                                                          Load capacitance < 20nF
                                                          Using conditions of 1.4.3.1
  1.4.3.5     Short circuit current *          IOUT_max                                                   5        10          20        mA
  1.4.3.6     Addressable output signal       VOUT_ADR    2048 steps                                      0                    1        VDDA
              range *
   1.4.4   PWM Output (OUT Pin, IO1 Pin)
  1.4.4.1     PWM high voltage                 VPWM_H     Load resistance > 10kΩ                         0.9                            VDDA
  1.4.4.2     PWM low voltage                  VPWM_L     Load resistance > 10kΩ                                              0.1       VDDA
  1.4.4.3     PWM output slew rate *            SRPWM     Load capacitance < 1nF                         15                             V/µs
   1.4.5   Temperature Sensors (IR_TEMP Pin)
  1.4.5.1     Sensitivity external diode /      STTS_E    At rADC = 13 bits                              75                   210      µV/LSB
              resistor measurement
  © 2020 Renesas Electronics Corporation                                9                                                       March 18, 2020


                                                                                                                                              ZSC31050 Datasheet
   No.                   Parameter                      Symbol                         Conditions                         Min        Typ         Max           Unit
1.4.6      Digital Outputs (IO1, IO2, OUT Pins in Digital Mode)
1.4.6.1        Output high level                         VDOUT_H        Load resistance > 1 kΩ                            0.9                                 VDDA
1.4.6.2        Output low level                          VDOUT_L        Load resistance > 1 kΩ                                                    0.1         VDDA
1.4.6.3        Output current *                           IDOUT                                                            4                                    mA
1.4.7      System Response
1.4.7.1        Startup time [d]                             tSTA        Power-on to 1st measurement result at              2                       5             ms
                                                                        output
1.4.7.2        Response time *                             tRESP        66% change in input signal; refer to             1.66        2.66        3.66         1/fCON
                                                                        Table 3 for fCON
1.4.7.3        Overall accuracy                           ACOUT         TAMB_TQI (-25 to 85 °C) & VDDAADV                                        0.10            %
               (deviation from ideal line
               including INL, gain, and                                 TAMB_TQA (-40 to 125 °C) & VDDAADV                                       0.25            %
               offset errors) *, [e]                                    TAMB_TQE (-40 to 150 °C) & VDDAADV                                       0.50            %
1.4.7.4        Analog output noise:                    VNOISE, PP       Shorted inputs, gain ≤ 210                                                10            mV
               peak-to-peak *                                           bandwidth ≤ 10kHz
1.4.7.5        Analog output noise:                   VNOISE, RMS       Shorted inputs, gain ≤ 210                                                 3            mV
               RMS *                                                    bandwidth ≤ 10kHz
1.4.7.6        Ratiometricity error                    REOUT_5V         ±5% respectively 1000ppm ±10% (5V)                                        500          ppm
                                                       REOUT_3V         ±5% respectively 200ppm ±10% (3V)                                        1000          ppm
  [a] Recommended bias adjustment ≤ 4; note the application recommendations and power consumption adjustment constraints given in the
        ZSC31050 Application Note—Current Loop.
  [b] De-rated performance in lower part of supply voltage range (2.7 to 3.3V): 2.5 to 5 %VDDA and 95 to 97.5%VDDA.
  [c] Output linearity and accuracy can be enhanced by an additional analog output stage calibration.
  [d] OWI, start window disabled (depending on resolution and configuration, start routine begins approximately 0.8ms after power-on).
  [e] Accuracy better than 0.5% requires offset and gain calibration for the analog output stage; parameter only for ratiometric output. The current
        loop application is verified and validated for 5V operation only and external supply > 7V (upper limit is dependent on the external components
        used). Accuracy and temperature range should be validated based on the schematic design used. Refer to the ZSC31050 Application Note—
        Current Loop for more information.
  *     For specifications marked with an asterisk (*), there is no measurement in mass production—the parameter is guaranteed by design and/or quality observations.
© 2020 Renesas Electronics Corporation                                               10                                                            March 18, 2020


                                                                                                                      ZSC31050 Datasheet
1.5 Interface Characteristics
    No.                 Parameter                 Symbol                       Conditions                    Min  Typ   Max        Unit
 1.5.1    Multiport Serial Interfaces (I2C, SPI)
 1.5.1.1      Input high level [a]                VI2C_IN_H                                                  0.7         1        VDDA
                                                                                                               -        5.5        V DC
 1.5.1.2      Input low level                      VI2C_IN_L                                                  0         0.3       VDDA
 1.5.1.3      Output low level                    VI2C_OUT_L                                                            0.1       VDDA
 1.5.1.4      Load capacitance at the                CSDA                                                               400          pF
              SDA pin
 1.5.1.5      Clock frequency at the                 fSCL        fCLK ≥ 2MHz                                            400         kHz
              SCL pin [b]
 1.5.1.6      Pull-up resistor                     RI2C_PU                                                   500                     Ω
 1.5.1.7      Input capacitance                     CI2C_IN      Also valid for SPI.                                     10          pF
              (each pin)
 1.5.2    One-Wire Serial Interface (ZACwire™)
 1.5.2.1      OWI start window                     tOWI_start                                                      20               ms
 1.5.2.2      Pull-up resistance master            ROWI_PU                                                   330                     Ω
 1.5.2.3      OWI load capacitance                COWI_LOAD      20µs < tOWI_BIT < 100µs                                0.08     tOWI_BIT /
                                                                                                                                 ROWI_PU
 1.5.2.4      Voltage level low                     VOWI_L                                                              0.2       VDDA
 1.5.2.5      Voltage level high                    VOWI_H                                                   0.75                 VDDA
   [a] The maximum value in V DC is independent from VDDA in I2C Mode.
   [b] Internal clock frequency fCLK must be at least 5 times higher than the communication clock frequency.
 © 2020 Renesas Electronics Corporation                                       11                                          March 18, 2020


                                                                                                                                                                   ZSC31050 Datasheet
2.        Circuit Description
Note: This data sheet provides specifications and a general overview of ZSC31050 operation. For details of operation, including configuration
settings and related EEPROM registers, refer to the ZSC31050 Functional Description.
2.1 Signal Flow
The ZSC31050’s signal path includes both analog (shown in pink in Figure 1) and digital (blue) sections. The analog path is differential; i.e.,
the differential bridge sensor signal is handled internally via two signal lines that are symmetrical around a common mode potential (analog
ground = VDDA/2), which improves noise rejection.
Therefore it is possible to amplify positive and negative input signals, which are located in the common mode range of the signal input.
Figure 1.                Block Diagram of the ZSC31050
              Ext. Temp. Sens.             IR_TEMP                                                                                                                  SCL
                                                                        CTRL-REGS                                                                     SIF           SDA
          +                                    VBR
                                                                                                                                     PCOMP
                                                                                         ADC Mode
                                                            Gain         Temp. Sens.
                                                                                           Offset
                                                           Factor          Select
                                                                                           Shift            RAM
                                               VINP
     ϑ                                                 PGA         MUX               ADC                       CMC                    DAC            FIO1
                                                                                                                                                                    OUT /
                                                                                                                                                                    OWI
                                               VINN
                                                                       Analog Front-End (AFE)                                                                       IO1
                                                                                                                                      PWM            FIO2
                                                                                                          EEPROM
                                                                                                                                                                    IO2
                                                                          Int. Temp. Sensor
     External                Sensor Bridge                                                                     Digital Section                          Interfaces
   Temperature                                   IN3
     Sensor
                                                                                                  Analog                     Digital       Interface
               PGA                   Programmable Gain Amplifier
               MUX                   Multiplexer
               ADC                   Analog-to-Digital Converter
               CMC                   Calibration Microcontroller
               DAC                   Digital-to-Analog Converter
               FIO1                  Flexible I/O 1: Analog Out (voltage/current), PWM2, ZACwire™ (one-wire-interface)
               FIO2                  Flexible I/O 2: PWM1, SPI Data Out, SPI Slave Select, Alarm1, Alarm2
               SIF                   Serial interface: I2C Data I/O, SPI Data In, Clock
               PCOMP                 Programmable Comparator
               EEPROM                Nonvolatile Memory for Calibration Parameters and Configuration
               TS                    On-Chip Temperature Sensor (pn-junction)
               ROM                   Memory for Correction Formula and Algorithm
               PWM                   PWM Module
The differential signal from the bridge sensor is pre-amplified by the programmable gain amplifier (PGA). The multiplexer (MUX) transmits the
signals from the bridge sensor, external diode, or separate temperature sensor to the ADC in a specific sequence (the internal pn-junction
(TS) can be used instead of the external temperature diode). Next, the ADC converts these signals into digital values.
  © 2020 Renesas Electronics Corporation                                                               12                                                               March 18, 2020


                                                                                                                            ZSC31050 Datasheet
The digital signal correction takes place in the calibration microcontroller (CMC). It is based on a special correction formula located in the
ROM and sensor-specific coefficients (stored in the EEPROM during calibration). Depending on the programmed output configuration, the
corrected sensor signal is output as an analog value, a PWM signal, or a digital value in the format of SPI, I2C, or ZACwire™. The output
signal is provided at two flexible I/O modules (FIO) and at the serial interface (SIF). The configuration data and the correction parameters can
be programmed into the EEPROM via the digital interfaces.
The modular circuit concept used in the design of the ZSC31050 allows fast customization of the IC for high-volume applications if needed.
Circuit blocks and functions can be added or removed, which can reduce the die size (see section 7 for more details).
2.2 Application Modes
For each application, a configuration set must be established (generally prior to calibration) by programming the on-chip EEPROM regarding
to the following modes:
    Sensor channel
     — Sensor mode: ratiometric voltage or current supply mode.
     — Input range: the gain of the analog front end must be chosen with respect to the maximum sensor signal span, which also requires
          adjusting the zero point of the ADC.
    — Additional offset compensation, the Extended Zero-Point Compensation (XZC), must be enabled if required; e.g., if the sensor offset
          voltage is close to or larger than the sensor span.
    — Resolution/response time: The ADC must be configured for resolution and conversion settings (1st or 2nd order). These settings
          influence the sampling rate, signal integration time, and, as a result, the noise immunity.
    — Polarity of the sensor bridge inputs: this allows inverting the sensor bridge inputs
    Analog output
     — Choice of output type (voltage value, current loop, or PWM) for output register 1.
     — Optional additional output register 2: PWM via IO1 pin or alarm out module via IO1 or IO2 pin.
    Digital communication: The protocol and its parameters must be selected.
    Temperature
     — The temperature sensor type for the temperature correction must be chosen (only main channel (T1) is usable for correction).
     — Optional: a secondary temperature sensor (T2) can be chosen as a second sensor output.
    Supply voltage: For non-ratiometric output, the voltage regulation must be configured.
Note:      Not all possible combinations of settings are allowed (see section 2.5).
The calibration procedure must include establishing the coefficients for calibration calculation and the following steps depending on
configuration:
    Adjustment of the extended offset compensation
    Zero compensation of temperature measurement
    Adjustment of the bridge current
    Settings for the reference voltage if using the reference voltage
    Settings for the thresholds and delays for the alarms if using the alarms
  © 2020 Renesas Electronics Corporation                                   13                                                   March 18, 2020


                                                                                                                                          ZSC31050 Datasheet
2.3 Analog Front-End (AFE)
The analog front-end consists of the programmable gain amplifier (PGA), the multiplexer (MUX), and the analog-to-digital converter (ADC).
2.3.1 Programmable Gain Amplifier (PGA)
The following tables show the adjustable gains, the sensor signal spans that can be processed, and the common mode range allowed.
Table 1.          Adjustable Gains, Resulting Sensor Signal Spans, and Common Mode Ranges
                                                                                                             Max. Span                     Input Range
   No.         PGA Gain aIN              Gain Amp1           Gain Amp2              Gain Amp3
                                                                                                           VIN_SP in mV/V             VIN_CM in % VDDA ‡
    1                420                     30                    7                       2                       2                          43 to 57
    2                280                     30                  4.66                      2                      3                           40 to 59
    3                210                     15                    7                       2                       4                          43 to 57
    4                140                     15                  4.66                      2                      6                           40 to 59
    5                105                     15                   3.5                      2                       8                          38 to 62
    6                 70                     7.5                 4.66                      2                      12                          40 to 59
    7                52.5                    7.5                  3.5                      2                      16                          38 to 62
    8                 35                    3.75                 4.66                      2                     24                           40 to 59
    9                26.3                   3.75                  3.5                      2                     32                           38 to 62
    10                14                      1                    7                       2                     50                           43 to 57
    11               9.3                      1                  4.66                      2                     80                           40 to 59
    12                7                       1                   3.5                      2                     100                          38 to 62
    13               2.8                      1                   1.4                      2                     280                          21 to 76
2.3.2 Extended Zero Point Compensation (XZC)
The ZSC31050 supports two methods of sensor offset cancellation (zero shift):
    Digital offset correction
 XZC – an analog cancellation for large offset values (up to approximately 300% of span)
The digital sensor offset correction is processed at the digital signal correction/conditioning by the CMC. The XZC analog sensor offset pre-
compensation is needed for compensation of large offset values, which would overdrive the analog signal path due to uncompensated
amplification. For analog sensor offset pre-compensation, a compensation voltage is added in the analog pre-gaining signal path (coarse
offset removal). The analog offset compensation in the AFE can be adjusted by six EEPROM bits as described in the ZSC31050 Functional
Description. It allows an analog zero-point shift of up to 300% of the segment of the signal span that can be processed.
‡   Bridge in voltage mode; refer to the ZSC31050 Functional Description for the usable input signal / common mode range at the bridge in current mode.
  © 2020 Renesas Electronics Corporation                                          14                                                           March 18, 2020


                                                                                                                     ZSC31050 Datasheet
The zero-point shift ZXZC is calculated by equation (1):
                      V XZC       k ⋅ Z XZC
                               =                                                                             (1)
                    VDDBR         20 ⋅ aIN
Where
   VXZC     = Extended zero compensation voltage
   VDDBR = Bridge voltage
   k        = Calculation factor
   aIN      = Input gain
Table 2.       Extended Zero Point Compensation (XZC) Range
    PGA Gain            Max. Span           Calculation   Offset Shift per Step     Approx. Maximum            Approx. Maximum Shift
        aIN                VIN_SP            Factor k        (% Full Span)             Offset Shift                  (% VIN_SP)
                          (mV/V)                                                          (mV/V)                   (@ ± 20 Steps)
       420                    2                  3.0              15%                      +/- 7                        330
       280                    3                1.833               9%                      +/- 6                        200
       210                    4                  3.0              15%                      +/- 14                       330
       140                    6                1.833               9%                      +/- 12                       200
       105                    8                 1.25               6%                      +/- 12                       140
        70                   12                1.833              9%                       +/- 24                       200
       52.5                  16                1.25               6%                       +/- 22                       140
        35                   24                1.833              9%                       +/-48                        200
       26.3                  32                1.25               6%                       +/- 45                       140
        14                   50                 3.0               15%                     +/- 180                       330
       9.3                   80                1.833               9%                     +/- 160                       200
         7                  100                 1.25               6%                     +/- 140                       140
       2.8                  280                  0.2               1%                      +/- 60                        22
Note: ZXZC can be adjusted in the range of –31 to 31; however, parameters are guaranteed only for -20 to 20.
 © 2020 Renesas Electronics Corporation                               15                                                 March 18, 2020


                                                                                                                         ZSC31050 Datasheet
2.3.3 Measurement Cycle Performed by Multiplexer
Depending on EEPROM settings, the multiplexer selects the following inputs in a set sequence as shown in Figure 2.
Refer to the ZSC31050 Functional Description for EEPROM details.
                                                                                   Figure 2.      Measurement Cycle ZSC31050
    Internal offset of the input channel (auto-zero) measured by short circuiting
     the input                                                                                         Start Routine
    Bridge temperature signal measured by external and internal diode (pn-
     junction)
                                                                                      n            Bridge sensor measurement
    Bridge temperature signal measured by bridge resistors
                                                                                      1            Temp 1 auto-zero
    Temperature measured by external thermistor
                                                                                      n            Bridge sensor measurement
    Pre-amplified bridge sensor signal
                                                                                      1            Temp 1 measurement
The complete measurement cycle is controlled by the CMC. The cycle
diagram at the right shows its principle structure.                                   n            Bridge sensor measurement
                                                                                      1            Bridge sensor auto-zero
The EEPROM adjustable parameters are
                                                                                      n * T2E      Bridge sensor measurement
    Measurement count n (bits 9:7 in configuration word CFGCYC):
                                                                                      T2E          Temp 2 auto-zero
     n =<1, 2, 4, 8, 16, 32, 64, 128>
                                                                                      n * T2E      Bridge sensor measurement
 Temperature 2 measurement enable, T2E=<0, 1>
                                                                                      T2E          Temp 2 measurement
After power-on, the start routine is called. It includes the bridge sensor and
auto-zero measurement. It also measures the main temperature channel and              n            Bridge sensor measurement
its auto-zero if enabled.                                                             1            Common mode voltage
2.3.4 Analog-to-Digital Converter
The ADC is a charge-balancing converter using full differential switched capacitor technique. It can be used as a first or second order
converter:
In the first order mode, the ADC is inherently monotone and insensitive against short and long term instability of the clock frequency. The
conversion cycle time depends on the desired resolution and can be roughly calculated by equation (2):
                      t CYC _ 1 = 2 rADC [µs]                                                                 (2)
The available ADC resolutions are rADC = <9, 10, 11, 12, 13, 14>.
In the second order mode, two conversions are stacked with the advantage of a much shorter conversion cycle time but with the drawback of
a lower noise immunity caused by the shorter signal integration period. The conversion cycle time in this mode is roughly calculated by
equation (3):
                                      rADC + 3 
                                                                                                          (3)
                      t CYC _ 2 = 2      2      
                                                   [µs]
The available ADC resolutions are rADC = <11, 12, 13, 14, 15>.
  © 2020 Renesas Electronics Corporation                                   16                                               March 18, 2020


                                                                                                                           ZSC31050 Datasheet
The result of the AD conversion is a relative counter result corresponding to equation (4):
                                            VADC_DIFF + VADC_OFF                       
                      Z ADC = 2 rADC ⋅                                  + 1 − RS ADC                            (4)
                                                    VADC_REF                           
      ZADC            Number of counts; i.e., the result of the conversion)
      VADC_DIFF       Differential input voltage of ADC: (aIN * VIN_DIFF)
      VADC_REF        Reference voltage of ADC: (VBR or VDDA)
      VADC_OFF        Residual offset voltage of analog front-end to ADC
      RSADC           Digital ADC range shift (RSADC = 1/2, 3/4, 7/8, 15/16, controlled by EEPROM setting)
A sensor input signal can be shifted via the RSADC value into the optimal input range of the ADC.
The potential at the VBR pin is used as the ADC’s reference voltage VADC_REF in “VADC_REF = VBR” mode. The mode is determined by the
CFGAPP:ADCREF configuration register in EPPROM as described in the ZSC31050 Functional Description. Sensor bridges with no
ratiometric behavior (e.g., temperature-compensated bridges) that are supplied by a constant current, require the VDDA potential as VADC_REF
and this can be adjusted in the configuration. If this mode is enabled, XZC cannot be used (adjustment=0), but it must be enabled (refer to the
calculation spreadsheet ZSC31050_Bridge_Current_Excitation_Rev*.xls for details).
Note:      The AD conversion time (sample rate) is only part of the complete signal conditioning cycle.
Table 3.         Output Resolution versus Sample Rate
      ADC                                      Maximum Output Resolution                                           Sample Rate fCON
     Order               rADC §               Digital OUT               Analog OUT           rPWM          fCLK=2MHz          fCLK =2.25MHz
     (OADC)
                          (Bit)                    (Bit)                     (Bit)           (Bit)             (Hz)                 (Hz)
                            9                        9                          9              9              1302                  1465
                           10                       10                         10             10               781                   879
                           11                       11                         11             11               434                   488
        1
                           12                       12                         11             12               230                   259
                           13                       13                         11             12               115                   129
                           14                       14                         11             12                59                   67
                           10                       10                         10             10              3906                  4395
                           11                       11                         11             11              3906                  4395
                           12                       12                         11             12              3906                  4395
        2
                           13                       13                         11             12              1953                  2197
                           14                       14                         11             12              1953                  2197
                           15                       15                         11             12               977                  1099
§     ADC resolution should be 1 to 2 bits higher than applied output resolution
  © 2020 Renesas Electronics Corporation                                           17                                           March 18, 2020


                                                                                                                             ZSC31050 Datasheet
2.4 System Control
The system control is started by the internal power-on reset (POR) using the internal clock generator or an external clock. It has the following
features:
 Control of the I/O functions and the measurement cycle using the EEPROM-stored configuration settings.
 16-bit correction calculation for each measurement signal using the EEPROM-stored calibration coefficients and ROM-based algorithms.
 Error checking: To increase safety, the EEPROM data are verified via an EEPROM signature during the initialization procedure and the
     registers of the CMC are continuously observed with a parity check. If an error is detected, the error flag of the CMC is set and the outputs
     are driven to a diagnostic value. See section 2.7.
Note: Conditioning options include up to third-order sensor input correction (de-rated). The available adjustment ranges depend on the
specific calibration parameters; basically, offset compensation and linear correction are only limited by the loss of resolution the compensation
will cause. The second-order correction is possible up to approximately 20% of the full-scale difference from a straight line; third-order is
possible up to approximately 10% (ADC resolution = 13 bits). The temperature calibration includes first and second order correction, which
should be sufficient in almost all applications. ADC resolution also affects calibration options – each additional bit of resolution reduces the
calibration range by approximately 50%.
2.5 Output Stage
The ZSC31050 provides the following I/O pins: OUT, IO1, IO2, and SDA. The signal formats listed in Table 4 can be output via these pins:
analog (voltage or current), PWM, data (SPI/I2C), alarm. The following values can be provided at the I/O pins: bridge sensor signal,
temperature signal 1, temperature signal 2, and alarms.
Note: The alarm signals (Alarm 1 and Alarm 2) only apply to the bridge sensor signal; they cannot be used as an alarm for the temperature
signal.
Because some pins are dual-purpose, there are restrictions on the possible combinations for outputs and interface connections. Table 4 gives
an overview of valid combinations. For some combinations in the SPI Mode, pin assignments depend on whether the ZSC31050 is in the
Command Mode (CM) or the Normal Operation Mode (NOM) as indicated in the “Mode” column (refer to the ZSC31050 Functional
Description for more details).
Note: In the SPI Mode, the IO2 pin is used as the Slave Select, so no Alarm 2 can be output in this mode.
Table 4.         Output Configurations Overview
  Configuration                SIF                                          I/O Pins Used
                                                                                                                                     Mode
      Number             I2C         SPI             OUT               IO1                  IO2                  SDA
          1                                                                                                   Data I/O
          2                                                        ALARM1                                     Data I/O
          3                                                                             ALARM2                Data I/O
          4                                                        ALARM1               ALARM2                Data I/O
          5                                                          PWM1                                     Data I/O
          6                                                          PWM1               ALARM2                Data I/O
          7                                        Analog                                                     Data I/O
          8                                        Analog          ALARM1                                     Data I/O
          9                                        Analog                               ALARM2                Data I/O
         10                                        Analog          ALARM1               ALARM2                Data I/O
         11                                        Analog            PWM1                                     Data I/O
  © 2020 Renesas Electronics Corporation                                18                                                        March 18, 2020


                                                                                    ZSC31050 Datasheet
Configuration            SIF                        I/O Pins Used
                                                                                          Mode
   Number         I2C         SPI       OUT     IO1               IO2       SDA
     12                               Analog  PWM1            ALARM2      Data I/O
     13                               PWM2                                Data I/O
     14                               PWM2   ALARM1                       Data I/O
     15                               PWM2                    ALARM2      Data I/O
     16                               PWM2   ALARM1           ALARM2      Data I/O
     17                               PWM2    PWM1                        Data I/O
     18                               PWM2    PWM1            ALARM2      Data I/O
                                              Data out
     19                                                      Slave select Data in
                                               (SDO)
                                              Data out
                                                              Slave select Data in         CM
     20                                       (SDO)
                                              ALARM1               -          -           NOM
                                              Data out        Slave select Data in         CM
     21                        
                                               PWM1                -          -           NOM
     22                               Analog Data out        Slave select Data in
                                              Data out        Slave select Data in         CM
     23                               Analog
                                              ALARM1               -          -           NOM
                                              Data out        Slave select Data in         CM
     24                               Analog
                                               PWM1                -          -           NOM
     25                               PWM2   Data out        Slave select Data in
                                              Data out        Slave select Data in         CM
     26                               PWM2
                                              ALARM1               -          -           NOM
                                              Data out        Slave select Data in         CM
     27                               PWM2
                                               PWM1                -          -           NOM
© 2020 Renesas Electronics Corporation           19                                    March 18, 2020


                                                                                                                           ZSC31050 Datasheet
2.5.1 Analog Output
For analog output, three 15-bit registers store the compensated measurement results for the bridge sensor signal and temperature measure-
ments 1 and 2. Each register can be independently switched to either the digital-to-analog converter module (DAC) or the PWM module (see
Figure 1) and then output via the FIO1 or FIO2 output module connected to the OUT or IO1 pin respectively according to Table 5. Refer to the
ZSC31050 Functional Description for details.
Table 5.          Analog Output Configuration
         Output Module                 OUT                 IO1
          Voltage (DAC)                  
               PWM                                         
The voltage output module consists of an 11-bit resistor string DAC with a buffered output and a subsequent inverting amplifier with a class
AB rail-to-rail operational amplifier. The two internal feedback networks are connected to the FBN and FBP pins. This structure offers wide
flexibility for the output configuration; for example, voltage output, and 4mA to 20mA current loop output. Accidentally short-circuiting the
analog output to VSS or VDDA does not damage the ZSC31050.
The PWM module outputs the analog measurement value via a stream of pulses with a duty cycle that is determined by the analog value. The
PWM frequency depends on the resolution and clock divider settings. The maximum analog output resolution is 12 bits; however the
maximum PWM frequency is 4kHz (9 bits). If both PWM2 and SPI protocol are activated (configuration numbers 25, 26, and 27 in Table 4),
the output IO1 pin is shared between the PWM output and the SPI SDO output of the serial interface, and SPI interface communication
(Command Mode) interrupts the PWM output.
2.5.2 Comparator Module (ALARM Output)
The comparator module consists of two comparator channels that can be connected to IO1 and IO2. Each can be independently programmed
for threshold, hysteresis, switching direction, and on/off delay. A window comparator mode is also available.
2.5.3 Serial Digital Interface
The ZSC31050 includes a serial digital interface that is able to communicate in three different communication protocols: I2C, SPI, and
ZACwire™ (one-wire communication). In SPI mode, the IO2 pin operates as the slave-select input, and the IO1 pin is the data output (SDO).
Initializing Communication
After power-on for approximately 20ms (the start window), the ZSC31050 interface is in the ZACwire™ mode, which allows communication
via the one-wire interface (the OUT pin).
If a proper communication request is detected during the start window, the interface stays in the ZACwire™ mode (the Command Mode). This
state can be left by set commands or a new power-on.
If no request is received during the start window, then the serial interface switches to communication via either I2C or SPI mode depending on
EEPROM settings. The OUT pin can be used as an analog output or as a PWM output depending on EEPROM settings. The start window
can be disabled (or enabled) by a special EEPROM setting.
For a detailed description of the serial interfaces, see the ZSC31050 Functional Description.
  © 2020 Renesas Electronics Corporation                                  20                                                   March 18, 2020


                                                                                                                        ZSC31050 Datasheet
2.6 Voltage Regulator
For 3V to 5V (±10%) ratiometric output applications, the external supply voltage can be used for sensor element biasing. If an absolute
analog output is required, then the internal voltage regulator with an external power regulation element (JFET) can be used. The regulation is
bandgap-reference-based and designed for an external supply voltage VSUPP in the range of 7V to 48V DC. The internal supply and sensor
bridge voltage can be varied between 3V and 5.5V in four steps with the voltage regulator as determined by a configuration word in
EEPROM.
2.7 Watchdog and Error Detection
The ZSC31050 detects various possible errors. A detected error is signaled by changing to a diagnostic mode. In this case, the analog output
is set to the high or low level (maximum or minimum possible output value) depending on the error and the output registers of the digital serial
interface are set to a correlated error code.
A watchdog continuously monitors the operation of the CMC and the progress of the measurement loop.
A continuous check of the sensor bridge for broken wires is done by two comparators monitoring the input voltage of each input [(VSSA +
0.5V) to (VDDA – 0.5V)]. The common mode voltage of the sensor is continuously monitored to detect sensor aging.
Different functions and blocks in the digital section are continuously monitored, including the RAM, ROM, EEPROM, and register contents.
See section 1.3.4 in the ZSC31050 Functional Description for a detailed description of all monitored blocks and methods of indicating errors.
  © 2020 Renesas Electronics Corporation                                 21                                                  March 18, 2020


                                                                                                                                                                                                                     ZSC31050 Datasheet
3.      Application Circuit Examples
Figure 3.              Application Example 1                                                                                  Figure 4.                Application Example 2
Typical ratiometric measurement with voltage output, temperature                                                              0V to 10V output configuration with supply regulator (external
compensation via external diode, internal VDD regulator, and active                                                           JFET), temperature compensation via internal diode, and bridge
sensor connection check (bridge must not be at VDDA)                                                                          in voltage mode
                                                                                          +2.7V to +5.5V                                                                                           VDDA = 5V                   +7V to +48V
                                                                                                              VSUPP                                                                                                                                  VSUPP
                                                                 C2        C1                                                                                                                                                        R3
                                                                0.1µF     0.1µF                                                                                                                                                     390Ω
                            9 FBN                      VDD 8
                                                                                                                                            C2       C3     9 FBN                     VDD 8
                                                                                                                                           0.1µF    0.1µF
                           10 OUT                      SDA 7              SDA
                                                                                                     Serial Interface                                       10 OUT                    SDA 7                 SDA
                           11 FBP                       SCL 6             SCL                                                                                                                                                                    Out: 0 to 10V
                                           ZSC31050
                                                                                                                                                            11 FBP                    SCL 6                 SCL
                                                                                                                                                                          ZSC31050
                                                                                                                                                                                                                                            R1
                                                                                                                                              ZD                                                                                           2.2kΩ
                           12 IR_TEMP                   IO2 5             IO2                                                                6.8V
                                                                                                      Flexible I/Os                                         12 IR_TEMP                 IO2 5                IO1
                           13 VBR                       IO1 4             IO1                                                                                                                                                C1
                                                                                                                                                            13 VBR                     IO1 4                IO2             0.1µF
                           14 VINP                    VGATE 3
                                                                                                                                                            14 VINP                  VGATE 3
                           15 VSS                       IN3 2
                                                                                                                                                            15 VSS                     IN3 2
                                                                                                                                                                                                                                    R4     R2
                                                                                                                                                                                                                                    1kΩ    2kΩ
                           16 VINN                     VDDA 1
                                                                                                                                                            16 VINN                  VDDA 1
                                                                                                  C2
     Sensor Bridge                                                                              < 15nF
                                                                                                                                 Sensor Bridge
                                                                                                           Out / OWI
                                                                                                              GND                                                                                                                                    GND
Figure 5.              Application Example 3                                                                                  Figure 6.                Application Example 4
Absolute voltage output, supply regulator (external JFET), constant                                                           Ratiometric bridge differential signal measurement, 3–wire
current excitation of the sensor bridge, temperature compensation                                                             connection for end-of-line calibration at OUT pin (ZACwire™),
by bridge voltage drop measurement, internal VDD regulator                                                                    additional temperature measurement with external thermistor,
without external capacitor                                                                                                    and PWM output at IO1 pin
                                                                VDDA = 5V                     +7V to +48V
                                                                                                                VSUPP                                                                                                      +2.7V to +5.5V
                                                                                                                                                                                                                                                     VSUPP
                                                                                   C1                                                                                                                                        C1
                                                                   C2             0.1µF                                                                                                                            C2       0.1µF
                                                                  0.1µF                                                                                                                                           0.1µF
             RBR_REF       9 FBN                      VDD 8                                                                        RT                                 9 FBN                        VDD 8
                                                                                   ZD
                                                                                  6.8V
                           10 OUT                     SDA 7             SDA                                                                                           10 OUT                       SDA 7             SDA
                                                                                                     Serial Interface
                           11 FBP                     SCL 6             SCL                                                                                           11 FBP                       SCL 6             SCL
                                        ZSC31050                                                                                                                                       ZSC31050
                           12 IR_TEMP                  IO2 5            IO1                                                                                           12 IR_TEMP                    IO2 5
                                                                                                         Flexible I/Os
                           13 VBR                      IO1 4            IO2                                                                                           13 VBR                        IO1 4                                        PWM OUT
                           14 VINP                 VGATE 3                                                                                                            14 VINP                     VGATE 3
                                                                                                                                  PTC                                 15 VSS                        IN3 2
                           15 VSS                      IN3 2
                           16 VINN                    VDDA 1                                                                                                          16 VINN                     VDDA 1
                                                                                                  C2                                                                                                                                   C2
     Sensor Bridge                                                                              < 15nF                                   Sensor Bridge                                                                               < 15nF
                                                                                                             Out / OWI                                                                                                                             Out / OWI
                                                                                                                                                                                                                                                     GND
                                                                                                                GND
© 2020 Renesas Electronics Corporation                                                                                   22                                                                                                  March 18, 2020


                                                                                                                            ZSC31050 Datasheet
Figure 7.                 Application Example 5
Two-wire 4mA to 20mA configuration (7 to 48 V), temperature compensation via internal diode
                                                                      VDDA = 5V              +7V to +48V
                                                                                                               VSUPP
                             ZD                                                                           (Current Loop+)
                            7.5V                                              C1
                                                                             0.1µF
                                                                      C2
                                                                     0.1µF
                                   9 FBN                    VDD 8
                    C3
                   10nF
                                   10 OUT                   SDA 7            SDA
                                                                                                      Serial Interface
                                   11 FBP                   SCL 6            SCL
                                                ZSC31050
                                   12 IR_TEMP                IO2 5            IO2
                                                                                                       Flexible I/Os
                                   13 VBR                    IO1 4            IO1
                                   14 VINP                 VGATE 3
                                   15 VSS                    IN3 2                               C4
                                                                                                220pF
                                   16 VINN                 VDDA 1                                Re
                                                                                      RB        150Ω
   Sensor Bridge                                                                     2.2kΩ        Rsens
                                                                                                           (Current Loop)
                                                                                                   50Ω
                                                                                                                GND
Note: It is possible to combine or separate connectivity of different application examples. For VDD generation, Renesas recommends using
the internal supply voltage regulator with an external capacitor. Refer the ZSC31050 Application Note—Current Loop for use of supply voltage
regulation features (non-ratiometric mode) and current loop output mode.
4. ESD/Latch-Up-Protection
All pins have an ESD protection of >2000V, except the VINN, VINP, and FBP pins, which have an ESD protection >1200V. All pins have a
latch-up protection of ±100mA or +8V/ –4V (relative to VSS/VSSA). Refer to section 5 for details and restrictions. ESD protection referenced
to the Human Body Model is tested with devices in 16-SSOP packages during product qualification. The ESD test follows the Human Body
Model with 1.5kOhm/100pF based on MIL 883, method 3015.7.
 © 2020 Renesas Electronics Corporation                                                                            23          March 18, 2020


                                                                                                                  ZSC31050 Datasheet
5. Pin Configuration and Package
Table 6.     Pin Configuration
                                                                                      Latch-up Related Application Circuit
 Pin      Name                   Description                  Remarks                     Restrictions and/or Remarks
  1       VDDA      Positive analog supply voltage       Supply
  2        IN3      Resistive temperature sensor IN and  Analog IN            Freely accessible by application (vulnerable to latch-
                    external clock IN                                         up if specifications in section 4 are exceeded)
  3      VGATE      Gate voltage for external regulator  Analog OUT           Only connection to external JFET
                    FET
  4        IO1      SPI data out or ALARM1 or PWM1       Digital IO           Freely accessible by application
                    Output
  5        IO2      SPI slave select or ALARM2           Digital IO           Freely accessible by application
  6        SCL      I2C clock or SPI clock               Digital IN, pull-up  Freely accessible by application
  7        SDA      Data I/O for I2C or data IN for SPI  Digital I/O, pull-up Freely accessible by application
  8        VDD      Positive digital supply voltage      Supply               Only capacitor to VSS is allowed; otherwise no
                                                                              application access
  9        FBN      Negative feedback connection         Analog I/O           Freely accessible by application
                    output stage
  10      OUT       Analog output or PWM2 output or      Analog OUT or        Freely accessible by application
                    one-wire interface I/O               Digital I/O
  11       FBP      Positive feedback connection output  Analog I/O           Freely accessible by application
                    stage
  12    IR_TEMP     Current source resistor I/O and      Analog I/O           Circuitry secures potential is within VSS-VDDA
                    temperature diode in                                      range; otherwise no application access
  13       VBR      Bridge top sensing in bridge current Analog I/O           Only short to VDDA or connection to sensor bridge;
                    out                                                       otherwise no application access
  14      VINP      Positive input from sensor bridge    Analog IN            Freely accessible by application
  15       VSS      Negative supply voltage              Ground
  16      VINN      Negative input from sensor bridge    Analog IN            Freely accessible by application
 © 2020 Renesas Electronics Corporation                          24                                                   March 18, 2020


                                                                                                                   ZSC31050 Datasheet
The standard package for the ZSC31050 is a 16-SSOP (5.3mm body width) with lead-pitch 0.65mm:
Figure 8.        Pin Configuration
        Pin Name                                   Pin Name
              FBN    9                        8    VDD
             OUT    10                        7    SDA
              FBP   11                        6    SCL
         IR_TEMP    12                        5    IO2
              VBR   13                        4    IO1
             VINP   14                        3    VGATE
              VSS   15                        2    IN3
             VINN   16                        1    VDDA
6. Reliability
The ZSC31050 is qualified according to the AEC-Q100 standard, operating temperature grade 0. A fit rate < 5fit (temp=55°C, S=60%) is
guaranteed. A typical fit rate of the C7A technology that is used for the ZSC31050 is 2.5fit.
7. Customization
For high-volume applications that require an upgraded or downgraded functionality compared to the ZSC31050, Renesas can customize the
circuit design by adding or removing certain functional blocks.
Renesas has a considerable library of sensor-dedicated circuitry blocks that enables Renesas to provide a custom solution quickly. Please
contact Renesas for further information.
  © 2020 Renesas Electronics Corporation                                  25                                            March 18, 2020


                                                                                                                  ZSC31050 Datasheet
8. Ordering Information
       Product Code                                      Description                                              Package
  ZSC31050FEB             ZSC31050 Die — Temperature range: -40°C to +150°C                            Unsawn on Wafer
  ZSC31050FEC             ZSC31050 Die — Temperature range: -40°C to +150°C                            Sawn on Wafer Frame
  ZSC31050FEG1            ZSC31050 16-SSOP — Temperature range: -40°C to +150°C                        Tube: add “-T” to sales code
                                                                                                       Reel: add “-R”
  ZSC31050FAB             ZSC31050 Die — Temperature range: -40°C to +125°C                            Unsawn on Wafer
  ZSC31050FAC             ZSC31050 Die — Temperature range: -40°C to +125°C                            Sawn on Wafer Frame
  ZSC31050FAG1            ZSC31050 16-SSOP — Temperature range: -40°C to +125°C                        Tube: add “-T” to sales code
                                                                                                       Reel: add “-R”
  ZSC31050FIB             ZSC31050 Die — Temperature range: -25°C to +85°C                             Unsawn on Wafer
  ZSC31050FIC             ZSC31050 Die — Temperature range: -25°C to +85°C                             Sawn on Wafer Frame
  ZSC31050FIG1            ZSC31050 16-SSOP — Temperature range: -25°C to +85°C                         Tube: add “-T” to sales code
                                                                                                       Reel: add “-R”
  ZSC31050KITV3P1         ZSC31050 SSC Evaluation Kit V3.1: ZSC31050 Evaluation Board, SSC Communication Board, SSC Sensor
                          Replacement Board, five ZSC31050 16-SSOP samples. Software is downloadable.
  ZSC31050MCSV1P1         Modular Mass Calibration System (MSC) V1.1 for ZSC31050: Four Mass Calibration Boards; SSC
                          Communication Board; four ZSC31050 Mass Calibration Reference Boards, each with a ZSC31050 sample
                          mounted; 30m 10-wire flat cable; 100 connectors. Software is downloadable.
9. Related Documents
Visit the ZSC31050 product page (www.IDT.com/ZSC31050) or contact your nearest sales office for the latest version of this document and
related documents.
  © 2020 Renesas Electronics Corporation                           26                                                   March 18, 2020


                                                              ZSC31050 Datasheet
10. Glossary
      Term                                   Description
 ADC               Analog-to-Digital Converter
 AFE               Analog Front-End
 CMC               Calibration Microcontroller
 CMOS              Complementary Metal Oxide Semiconductor
 DNL               Differential Nonlinearity
 ESD               Electrostatic Device
 FIO               Flexible Input/Output
 FSO               Full Scale Output
 IC                Integrated Circuit
 INL               Integral Nonlinearity
 MUX               Multiplexer
 PGA               Programmable Gain Amplifier
 POC               Power On Control
 PWM               Pulse Width Modulation
 PTC               Positive Temperature Coefficient
 SIF               Serial Interface
 T2E               Temperature 2 Measurement
 TS                Temperature Sensor
 XZC               Extended Zero-Point Compensation
 © 2020 Renesas Electronics Corporation                    27    March 18, 2020


                                                                                                                      ZSC31050 Datasheet
11. Revision History
          Date                                                             Description
 March 18, 2020          Updated the paragraph before formula 1 in section 2.3.2.
 February 13, 2017       Revision of maximum voltage supply range with external JFET from original 40V to revised specification 48V.
                       Updates for part codes.
                       Minor edits and formatting changes.
 January 20, 2016      Changed to IDT branding.
 July 27, 2015           Update for order codes for ZSC31050 SSC Evaluation Kit.
 (Rev. 1.21)           Update for contact information.
 May 11, 2014            Product has passed AEC-Q100 at temperature grade 0 (-40°C to 150°C). Related updates to page 2 and
 (Rev. 1.20)              section 6.
                       Update for contact information.
 April 7, 2014         Related documents updated.
 (Rev. 1.15)
 December 11, 2013     Update for part ordering tables: Mass Calibration Kit no longer includes DVD of software. Software is now
 (Rev. 1.14)           downloaded from website to ensure user has the latest version of the software.
 October 14, 2013        Specification 1.2.4 for data retention for EEPROM changed to minimum 15 years.
 (Rev. 1.13)             Specification 1.3.4 added for ADC input range.
                         Added note to section 1.3.1 that first-order configuration of the ADC cannot be used with 15-bit resolution.
                         Specification 1.4.7.3 updated to remove condition of current-loop output, etc.
                         Minor edits for clarity.
 July 7, 2013            Addition of RB and C4 in to the current loop application circuit (Figure 7).
 (Rev. 1.12)             Changed absolute maximum ratings for I2C interface.
                         Updated contact information and imagery for cover and headers.
                         Correction of equation (4).
                         Removal of ZSC31050FCxx part numbers.
                         Minor edits.
 July 29, 2010           Changed “Application Circuit Examples” in Figure 3 and Figure 7.
 (Rev. 1.11)             Addition of current consumption in feature sheet area.
                         New style for equation in section 2.3.2 and 2.3.4.
                         Correction of calculation formula for ZADC in section 2.3.4.
                         Minor edits to RSADC formula in section 2.3.4.
                         Update of product name from ZMD31050 to ZSC31050.
 February 18, 2010       Changed CD to DVD in ordering code.
 (Rev. 1.10)           Removed die/package option “F.”
                       Minor edits.
 © 2020 Renesas Electronics Corporation                               28                                                   March 18, 2020


                                                                                                             ZSC31050 Datasheet
        Date                                                              Description
February 16, 2010        Addition of units for 1.4.1.2 and change in symbol for 1.5.2.1.
(Rev. 1.08-1.09)         Addition of new design for block diagram and all application schematics.
                         Update for glossary. Addition of CM/nom information’s in Table 4.
                         Update for phone number for ZMD Far East, Ltd.
                         Update for ordering codes description.
                         Minor edits.
November 30, 2009        Reformatted for new ZMDI template.
(Rev. 1.07)           Addition of “ZSC31050 Feature Sheet” section on pages 2 and 3.
                      Addition of ordering codes for ZSC31050 and Evaluation Kits.
October 2009             Update to “Related Documents” and “Document Revision History.”
(Rev. 1.05-1.06)      Update of company references for ZMDI.
                      New format for revision numbering in footer.
September 2009        Reformatted with new ZMDI template.
(Rev. 1.04)
1.03                     Note 4 “Default Configuration” added in 5.4.
                         Overall accuracy / values and conditions for current loop output added in 5.4.7.3.
                      Reliability / fit rate values added in section 6.
1.01-1.02                Headlines and footnotes at all pages updated.
                      Input capacitance of digital interface pins added in 5.5.1.7.
1.00                  First release of document.
© 2020 Renesas Electronics Corporation                               29                                         March 18, 2020


1RWLFH
     'HVFULSWLRQVRIFLUFXLWVVRIWZDUHDQGRWKHUUHODWHGLQIRUPDWLRQLQWKLVGRFXPHQWDUHSURYLGHGRQO\WRLOOXVWUDWHWKHRSHUDWLRQRIVHPLFRQGXFWRUSURGXFWV
       DQGDSSOLFDWLRQH[DPSOHV<RXDUHIXOO\UHVSRQVLEOHIRUWKHLQFRUSRUDWLRQRUDQ\RWKHUXVHRIWKHFLUFXLWVVRIWZDUHDQGLQIRUPDWLRQLQWKHGHVLJQRI\RXU
       SURGXFWRUV\VWHP5HQHVDV(OHFWURQLFVGLVFODLPVDQ\DQGDOOOLDELOLW\IRUDQ\ORVVHVDQGGDPDJHVLQFXUUHGE\\RXRUWKLUGSDUWLHVDULVLQJIURPWKHXVHRI
       WKHVHFLUFXLWVVRIWZDUHRULQIRUPDWLRQ
 5HQHVDV(OHFWURQLFVKHUHE\H[SUHVVO\GLVFODLPVDQ\ZDUUDQWLHVDJDLQVWDQGOLDELOLW\IRULQIULQJHPHQWRUDQ\RWKHUFODLPVLQYROYLQJSDWHQWVFRS\ULJKWVRU
       RWKHULQWHOOHFWXDOSURSHUW\ULJKWVRIWKLUGSDUWLHVE\RUDULVLQJIURPWKHXVHRI5HQHVDV(OHFWURQLFVSURGXFWVRUWHFKQLFDOLQIRUPDWLRQGHVFULEHGLQWKLV
       GRFXPHQWLQFOXGLQJEXWQRWOLPLWHGWRWKHSURGXFWGDWDGUDZLQJVFKDUWVSURJUDPVDOJRULWKPVDQGDSSOLFDWLRQH[DPSOHV
 1ROLFHQVHH[SUHVVLPSOLHGRURWKHUZLVHLVJUDQWHGKHUHE\XQGHUDQ\SDWHQWVFRS\ULJKWVRURWKHULQWHOOHFWXDOSURSHUW\ULJKWVRI5HQHVDV(OHFWURQLFVRU
       RWKHUV
 <RXVKDOOQRWDOWHUPRGLI\FRS\RUUHYHUVHHQJLQHHUDQ\5HQHVDV(OHFWURQLFVSURGXFWZKHWKHULQZKROHRULQSDUW5HQHVDV(OHFWURQLFVGLVFODLPVDQ\
       DQGDOOOLDELOLW\IRUDQ\ORVVHVRUGDPDJHVLQFXUUHGE\\RXRUWKLUGSDUWLHVDULVLQJIURPVXFKDOWHUDWLRQPRGLILFDWLRQFRS\LQJRUUHYHUVHHQJLQHHULQJ
 5HQHVDV(OHFWURQLFVSURGXFWVDUHFODVVLILHGDFFRUGLQJWRWKHIROORZLQJWZRTXDOLW\JUDGHV6WDQGDUGDQG+LJK4XDOLW\7KHLQWHQGHGDSSOLFDWLRQVIRU
       HDFK5HQHVDV(OHFWURQLFVSURGXFWGHSHQGVRQWKHSURGXFW VTXDOLW\JUDGHDVLQGLFDWHGEHORZ
          6WDQGDUG         &RPSXWHUVRIILFHHTXLSPHQWFRPPXQLFDWLRQVHTXLSPHQWWHVWDQGPHDVXUHPHQWHTXLSPHQWDXGLRDQGYLVXDOHTXLSPHQWKRPH
                              HOHFWURQLFDSSOLDQFHVPDFKLQHWRROVSHUVRQDOHOHFWURQLFHTXLSPHQWLQGXVWULDOURERWVHWF
          +LJK4XDOLW\ 7UDQVSRUWDWLRQHTXLSPHQW DXWRPRELOHVWUDLQVVKLSVHWF WUDIILFFRQWURO WUDIILFOLJKWV ODUJHVFDOHFRPPXQLFDWLRQHTXLSPHQWNH\
                              ILQDQFLDOWHUPLQDOV\VWHPVVDIHW\FRQWUROHTXLSPHQWHWF
       8QOHVVH[SUHVVO\GHVLJQDWHGDVDKLJKUHOLDELOLW\SURGXFWRUDSURGXFWIRUKDUVKHQYLURQPHQWVLQD5HQHVDV(OHFWURQLFVGDWDVKHHWRURWKHU5HQHVDV
       (OHFWURQLFVGRFXPHQW5HQHVDV(OHFWURQLFVSURGXFWVDUHQRWLQWHQGHGRUDXWKRUL]HGIRUXVHLQSURGXFWVRUV\VWHPVWKDWPD\SRVHDGLUHFWWKUHDWWR
       KXPDQOLIHRUERGLO\LQMXU\ DUWLILFLDOOLIHVXSSRUWGHYLFHVRUV\VWHPVVXUJLFDOLPSODQWDWLRQVHWF RUPD\FDXVHVHULRXVSURSHUW\GDPDJH VSDFHV\VWHP
       XQGHUVHDUHSHDWHUVQXFOHDUSRZHUFRQWUROV\VWHPVDLUFUDIWFRQWUROV\VWHPVNH\SODQWV\VWHPVPLOLWDU\HTXLSPHQWHWF 5HQHVDV(OHFWURQLFVGLVFODLPV
       DQ\DQGDOOOLDELOLW\IRUDQ\GDPDJHVRUORVVHVLQFXUUHGE\\RXRUDQ\WKLUGSDUWLHVDULVLQJIURPWKHXVHRIDQ\5HQHVDV(OHFWURQLFVSURGXFWWKDWLV
       LQFRQVLVWHQWZLWKDQ\5HQHVDV(OHFWURQLFVGDWDVKHHWXVHU VPDQXDORURWKHU5HQHVDV(OHFWURQLFVGRFXPHQW
 :KHQXVLQJ5HQHVDV(OHFWURQLFVSURGXFWVUHIHUWRWKHODWHVWSURGXFWLQIRUPDWLRQ GDWDVKHHWVXVHU VPDQXDOVDSSOLFDWLRQQRWHV*HQHUDO1RWHVIRU
       +DQGOLQJDQG8VLQJ6HPLFRQGXFWRU'HYLFHVLQWKHUHOLDELOLW\KDQGERRNHWF DQGHQVXUHWKDWXVDJHFRQGLWLRQVDUHZLWKLQWKHUDQJHVVSHFLILHGE\
       5HQHVDV(OHFWURQLFVZLWKUHVSHFWWRPD[LPXPUDWLQJVRSHUDWLQJSRZHUVXSSO\YROWDJHUDQJHKHDWGLVVLSDWLRQFKDUDFWHULVWLFVLQVWDOODWLRQHWF5HQHVDV
       (OHFWURQLFVGLVFODLPVDQ\DQGDOOOLDELOLW\IRUDQ\PDOIXQFWLRQVIDLOXUHRUDFFLGHQWDULVLQJRXWRIWKHXVHRI5HQHVDV(OHFWURQLFVSURGXFWVRXWVLGHRIVXFK
       VSHFLILHGUDQJHV
 $OWKRXJK5HQHVDV(OHFWURQLFVHQGHDYRUVWRLPSURYHWKHTXDOLW\DQGUHOLDELOLW\RI5HQHVDV(OHFWURQLFVSURGXFWVVHPLFRQGXFWRUSURGXFWVKDYHVSHFLILF
       FKDUDFWHULVWLFVVXFKDVWKHRFFXUUHQFHRIIDLOXUHDWDFHUWDLQUDWHDQGPDOIXQFWLRQVXQGHUFHUWDLQXVHFRQGLWLRQV8QOHVVGHVLJQDWHGDVDKLJKUHOLDELOLW\
       SURGXFWRUDSURGXFWIRUKDUVKHQYLURQPHQWVLQD5HQHVDV(OHFWURQLFVGDWDVKHHWRURWKHU5HQHVDV(OHFWURQLFVGRFXPHQW5HQHVDV(OHFWURQLFVSURGXFWV
       DUHQRWVXEMHFWWRUDGLDWLRQUHVLVWDQFHGHVLJQ<RXDUHUHVSRQVLEOHIRULPSOHPHQWLQJVDIHW\PHDVXUHVWRJXDUGDJDLQVWWKHSRVVLELOLW\RIERGLO\LQMXU\
       LQMXU\RUGDPDJHFDXVHGE\ILUHDQGRUGDQJHUWRWKHSXEOLFLQWKHHYHQWRIDIDLOXUHRUPDOIXQFWLRQRI5HQHVDV(OHFWURQLFVSURGXFWVVXFKDVVDIHW\
       GHVLJQIRUKDUGZDUHDQGVRIWZDUHLQFOXGLQJEXWQRWOLPLWHGWRUHGXQGDQF\ILUHFRQWURODQGPDOIXQFWLRQSUHYHQWLRQDSSURSULDWHWUHDWPHQWIRUDJLQJ
       GHJUDGDWLRQRUDQ\RWKHUDSSURSULDWHPHDVXUHV%HFDXVHWKHHYDOXDWLRQRIPLFURFRPSXWHUVRIWZDUHDORQHLVYHU\GLIILFXOWDQGLPSUDFWLFDO\RXDUH
       UHVSRQVLEOHIRUHYDOXDWLQJWKHVDIHW\RIWKHILQDOSURGXFWVRUV\VWHPVPDQXIDFWXUHGE\\RX
 3OHDVHFRQWDFWD5HQHVDV(OHFWURQLFVVDOHVRIILFHIRUGHWDLOVDVWRHQYLURQPHQWDOPDWWHUVVXFKDVWKHHQYLURQPHQWDOFRPSDWLELOLW\RIHDFK5HQHVDV
       (OHFWURQLFVSURGXFW<RXDUHUHVSRQVLEOHIRUFDUHIXOO\DQGVXIILFLHQWO\LQYHVWLJDWLQJDSSOLFDEOHODZVDQGUHJXODWLRQVWKDWUHJXODWHWKHLQFOXVLRQRUXVHRI
       FRQWUROOHGVXEVWDQFHVLQFOXGLQJZLWKRXWOLPLWDWLRQWKH(85R+6'LUHFWLYHDQGXVLQJ5HQHVDV(OHFWURQLFVSURGXFWVLQFRPSOLDQFHZLWKDOOWKHVH
       DSSOLFDEOHODZVDQGUHJXODWLRQV5HQHVDV(OHFWURQLFVGLVFODLPVDQ\DQGDOOOLDELOLW\IRUGDPDJHVRUORVVHVRFFXUULQJDVDUHVXOWRI\RXUQRQFRPSOLDQFH
       ZLWKDSSOLFDEOHODZVDQGUHJXODWLRQV
 5HQHVDV(OHFWURQLFVSURGXFWVDQGWHFKQRORJLHVVKDOOQRWEHXVHGIRURULQFRUSRUDWHGLQWRDQ\SURGXFWVRUV\VWHPVZKRVHPDQXIDFWXUHXVHRUVDOHLV
       SURKLELWHGXQGHUDQ\DSSOLFDEOHGRPHVWLFRUIRUHLJQODZVRUUHJXODWLRQV<RXVKDOOFRPSO\ZLWKDQ\DSSOLFDEOHH[SRUWFRQWUROODZVDQGUHJXODWLRQV
       SURPXOJDWHGDQGDGPLQLVWHUHGE\WKHJRYHUQPHQWVRIDQ\FRXQWULHVDVVHUWLQJMXULVGLFWLRQRYHUWKHSDUWLHVRUWUDQVDFWLRQV
 ,WLVWKHUHVSRQVLELOLW\RIWKHEX\HURUGLVWULEXWRURI5HQHVDV(OHFWURQLFVSURGXFWVRUDQ\RWKHUSDUW\ZKRGLVWULEXWHVGLVSRVHVRIRURWKHUZLVHVHOOVRU
       WUDQVIHUVWKHSURGXFWWRDWKLUGSDUW\WRQRWLI\VXFKWKLUGSDUW\LQDGYDQFHRIWKHFRQWHQWVDQGFRQGLWLRQVVHWIRUWKLQWKLVGRFXPHQW
 7KLVGRFXPHQWVKDOOQRWEHUHSULQWHGUHSURGXFHGRUGXSOLFDWHGLQDQ\IRUPLQZKROHRULQSDUWZLWKRXWSULRUZULWWHQFRQVHQWRI5HQHVDV(OHFWURQLFV
 3OHDVHFRQWDFWD5HQHVDV(OHFWURQLFVVDOHVRIILFHLI\RXKDYHDQ\TXHVWLRQVUHJDUGLQJWKHLQIRUPDWLRQFRQWDLQHGLQWKLVGRFXPHQWRU5HQHVDV
       (OHFWURQLFVSURGXFWV
 1RWH        5HQHVDV(OHFWURQLFVDVXVHGLQWKLVGRFXPHQWPHDQV5HQHVDV(OHFWURQLFV&RUSRUDWLRQDQGDOVRLQFOXGHVLWVGLUHFWO\RULQGLUHFWO\FRQWUROOHG
              VXEVLGLDULHV
 1RWH        5HQHVDV(OHFWURQLFVSURGXFW V PHDQVDQ\SURGXFWGHYHORSHGRUPDQXIDFWXUHGE\RUIRU5HQHVDV(OHFWURQLFV
                                                                                                                                              5HY1RYHPEHU
   &RUSRUDWH+HDGTXDUWHUV                                                                    &RQWDFW,QIRUPDWLRQ
   72<268)25(6,$7R\RVX                                                            )RUIXUWKHULQIRUPDWLRQRQDSURGXFWWHFKQRORJ\WKHPRVWXSWRGDWH
      Corporate Headquarters
   .RWRNX7RN\R-DSDQ                                                               Contact Information
                                                                                             YHUVLRQRIDGRFXPHQWRU\RXUQHDUHVWVDOHVRIILFHSOHDVHYLVLW
   ZZZUHQHVDVFRP                                                                           ZZZUHQHVDVFRPFRQWDFW
      TOYOSU FORESIA, 3-2-24 Toyosu,                                                            For further information on a product, technology, the most up-to-date version
      Koto-ku, Tokyo 135-0061, Japan                                                            of a document, or your nearest sales office, please visit:
   7UDGHPDUNV
      www.renesas.com                                                                           www.renesas.com/contact/
   5HQHVDVDQGWKH5HQHVDVORJRDUHWUDGHPDUNVRI5HQHVDV(OHFWURQLFV
   &RUSRUDWLRQ$OOWUDGHPDUNVDQGUHJLVWHUHGWUDGHPDUNVDUHWKHSURSHUW\
   RIWKHLUUHVSHFWLYHRZQHUV
      Trademarks
      Renesas and the Renesas logo are trademarks of Renesas Electronics
      Corporation. All trademarks and registered trademarks are the property of
      their respective owners.
                                                                                                         205HQHVDV(OHFWURQLFV&RUSRUDWLRQ$OOULJKWVUHVHUYHG


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Renesas Electronics:
 ZSC31050DAG1-R ZSC31050DAG1-T ZSC31050DCG1-R ZSC31050DCG1-T ZSC31050DEG1-R
ZSC31050DEG1-T ZSC31050DIG1-R ZSC31050DIG1-T ZSC31050 V1.1 ZSC31050FEG1-R ZSC31050FAG1-R
ZSC31050FIG1-T ZSC31050FAG1-T ZSC31050FIG1-R ZSC31050FEG1-T ZSC31050FED
