// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_HH_
#define _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_18s_17ns_26_1_1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.h"

namespace ap_rtl {

struct softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;


    // Module declarations
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s);

    ~softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s();

    sc_trace_file* mVcdFile;

    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1* exp_table1_U;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2* invert_table2_U;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U218;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U219;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U220;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U221;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U222;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<17> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<17> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<17> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<17> > exp_table1_q4;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_lv<10> > y_V_fu_538_p3;
    sc_signal< sc_lv<10> > y_V_reg_1088;
    sc_signal< sc_lv<10> > y_V_1_fu_572_p3;
    sc_signal< sc_lv<10> > y_V_1_reg_1093;
    sc_signal< sc_lv<10> > y_V_2_fu_606_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_1098;
    sc_signal< sc_lv<10> > y_V_3_fu_640_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_1103;
    sc_signal< sc_lv<10> > y_V_4_fu_674_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_1108;
    sc_signal< sc_lv<10> > y_V_4_reg_1108_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1133;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1133_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1138;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1138_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1143;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1143_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1148;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1148_pp0_iter3_reg;
    sc_signal< sc_lv<18> > p_Val2_16_fu_844_p3;
    sc_signal< sc_lv<18> > p_Val2_16_reg_1158;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1164;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln255_fu_682_p1;
    sc_signal< sc_lv<64> > zext_ln255_1_fu_686_p1;
    sc_signal< sc_lv<64> > zext_ln255_2_fu_690_p1;
    sc_signal< sc_lv<64> > zext_ln255_3_fu_694_p1;
    sc_signal< sc_lv<64> > zext_ln255_4_fu_698_p1;
    sc_signal< sc_lv<64> > zext_ln265_fu_954_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_172_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_172_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_172_p2;
    sc_signal< sc_lv<16> > select_ln65_fu_178_p1;
    sc_signal< sc_lv<16> > select_ln65_fu_178_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_186_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_186_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_186_p2;
    sc_signal< sc_lv<16> > select_ln65_1_fu_192_p1;
    sc_signal< sc_lv<16> > select_ln65_1_fu_192_p2;
    sc_signal< sc_lv<16> > select_ln65_fu_178_p3;
    sc_signal< sc_lv<16> > select_ln65_1_fu_192_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_200_p2;
    sc_signal< sc_lv<16> > select_ln65_2_fu_206_p3;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_214_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_214_p2;
    sc_signal< sc_lv<16> > x_max_V_fu_220_p1;
    sc_signal< sc_lv<16> > sext_ln703_fu_228_p0;
    sc_signal< sc_lv<16> > x_max_V_fu_220_p3;
    sc_signal< sc_lv<17> > sext_ln703_fu_228_p1;
    sc_signal< sc_lv<17> > sext_ln703_1_fu_232_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_236_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_250_p3;
    sc_signal< sc_lv<1> > tmp_1_fu_242_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_258_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_276_p2;
    sc_signal< sc_lv<16> > sext_ln703_2_fu_288_p0;
    sc_signal< sc_lv<17> > sext_ln703_2_fu_288_p1;
    sc_signal< sc_lv<17> > sub_ln1193_1_fu_292_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_306_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_298_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_314_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_332_p2;
    sc_signal< sc_lv<16> > sext_ln703_3_fu_344_p0;
    sc_signal< sc_lv<17> > sext_ln703_3_fu_344_p1;
    sc_signal< sc_lv<17> > sub_ln1193_2_fu_348_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_362_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_354_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_370_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_388_p2;
    sc_signal< sc_lv<16> > sext_ln703_4_fu_400_p0;
    sc_signal< sc_lv<17> > sext_ln703_4_fu_400_p1;
    sc_signal< sc_lv<17> > sub_ln1193_3_fu_404_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_418_p3;
    sc_signal< sc_lv<1> > tmp_11_fu_410_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_426_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_444_p2;
    sc_signal< sc_lv<16> > sext_ln703_5_fu_456_p0;
    sc_signal< sc_lv<17> > sext_ln703_5_fu_456_p1;
    sc_signal< sc_lv<17> > sub_ln1193_4_fu_460_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_474_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_466_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_482_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_500_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_270_p2;
    sc_signal< sc_lv<10> > tmp_fu_512_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_264_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_282_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_522_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_530_p3;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_326_p2;
    sc_signal< sc_lv<10> > tmp_2_fu_546_p4;
    sc_signal< sc_lv<1> > and_ln786_1_fu_320_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_338_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_556_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_564_p3;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_382_p2;
    sc_signal< sc_lv<10> > tmp_4_fu_580_p4;
    sc_signal< sc_lv<1> > and_ln786_2_fu_376_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_394_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_590_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_598_p3;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_438_p2;
    sc_signal< sc_lv<10> > tmp_6_fu_614_p4;
    sc_signal< sc_lv<1> > and_ln786_3_fu_432_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_450_p2;
    sc_signal< sc_lv<10> > select_ln340_6_fu_624_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_632_p3;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_494_p2;
    sc_signal< sc_lv<10> > tmp_8_fu_648_p4;
    sc_signal< sc_lv<1> > and_ln786_4_fu_488_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_506_p2;
    sc_signal< sc_lv<10> > select_ln340_8_fu_658_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_666_p3;
    sc_signal< sc_lv<18> > p_Val2_6_fu_702_p1;
    sc_signal< sc_lv<18> > p_Val2_7_fu_706_p1;
    sc_signal< sc_lv<18> > p_Val2_8_fu_710_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_716_p3;
    sc_signal< sc_lv<18> > p_Val2_9_fu_732_p1;
    sc_signal< sc_lv<18> > p_Val2_10_fu_736_p1;
    sc_signal< sc_lv<18> > p_Val2_11_fu_740_p2;
    sc_signal< sc_lv<1> > p_Result_14_fu_746_p3;
    sc_signal< sc_lv<18> > p_Val2_12_fu_724_p3;
    sc_signal< sc_lv<18> > p_Val2_13_fu_754_p3;
    sc_signal< sc_lv<19> > rhs_V_fu_766_p1;
    sc_signal< sc_lv<19> > lhs_V_fu_762_p1;
    sc_signal< sc_lv<19> > ret_V_fu_770_p2;
    sc_signal< sc_lv<18> > p_Val2_15_fu_784_p2;
    sc_signal< sc_lv<1> > p_Result_16_fu_790_p3;
    sc_signal< sc_lv<1> > p_Result_15_fu_776_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_798_p2;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_816_p2;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_810_p2;
    sc_signal< sc_lv<1> > underflow_fu_804_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_822_p2;
    sc_signal< sc_lv<18> > select_ln340_12_fu_828_p3;
    sc_signal< sc_lv<18> > select_ln388_5_fu_836_p3;
    sc_signal< sc_lv<19> > lhs_V_1_fu_856_p1;
    sc_signal< sc_lv<19> > rhs_V_1_fu_859_p1;
    sc_signal< sc_lv<19> > ret_V_1_fu_863_p2;
    sc_signal< sc_lv<18> > p_Val2_17_fu_852_p1;
    sc_signal< sc_lv<18> > p_Val2_19_fu_877_p2;
    sc_signal< sc_lv<1> > p_Result_18_fu_882_p3;
    sc_signal< sc_lv<1> > p_Result_17_fu_869_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_890_p2;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_908_p2;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_902_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_920_p4;
    sc_signal< sc_lv<1> > underflow_1_fu_896_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_914_p2;
    sc_signal< sc_lv<10> > select_ln340_14_fu_930_p3;
    sc_signal< sc_lv<10> > select_ln388_6_fu_938_p3;
    sc_signal< sc_lv<10> > y_V_5_fu_946_p3;
    sc_signal< sc_lv<26> > mul_ln1118_fu_1053_p2;
    sc_signal< sc_lv<26> > mul_ln1118_1_fu_1060_p2;
    sc_signal< sc_lv<26> > mul_ln1118_2_fu_1067_p2;
    sc_signal< sc_lv<26> > mul_ln1118_3_fu_1074_p2;
    sc_signal< sc_lv<26> > mul_ln1118_4_fu_1081_p2;
    sc_signal< sc_lv<18> > mul_ln1118_fu_1053_p0;
    sc_signal< sc_lv<26> > sext_ln1116_fu_959_p1;
    sc_signal< sc_lv<17> > mul_ln1118_fu_1053_p1;
    sc_signal< sc_lv<18> > mul_ln1118_1_fu_1060_p0;
    sc_signal< sc_lv<17> > mul_ln1118_1_fu_1060_p1;
    sc_signal< sc_lv<18> > mul_ln1118_2_fu_1067_p0;
    sc_signal< sc_lv<17> > mul_ln1118_2_fu_1067_p1;
    sc_signal< sc_lv<18> > mul_ln1118_3_fu_1074_p0;
    sc_signal< sc_lv<17> > mul_ln1118_3_fu_1074_p1;
    sc_signal< sc_lv<18> > mul_ln1118_4_fu_1081_p0;
    sc_signal< sc_lv<17> > mul_ln1118_4_fu_1081_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to3;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<26> > mul_ln1118_1_fu_1060_p10;
    sc_signal< sc_lv<26> > mul_ln1118_2_fu_1067_p10;
    sc_signal< sc_lv<26> > mul_ln1118_3_fu_1074_p10;
    sc_signal< sc_lv<26> > mul_ln1118_4_fu_1081_p10;
    sc_signal< sc_lv<26> > mul_ln1118_fu_1053_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln786_1_fu_320_p2();
    void thread_and_ln786_2_fu_376_p2();
    void thread_and_ln786_3_fu_432_p2();
    void thread_and_ln786_4_fu_488_p2();
    void thread_and_ln786_fu_264_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to3();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_icmp_ln1496_1_fu_186_p0();
    void thread_icmp_ln1496_1_fu_186_p1();
    void thread_icmp_ln1496_1_fu_186_p2();
    void thread_icmp_ln1496_2_fu_200_p2();
    void thread_icmp_ln1496_3_fu_214_p1();
    void thread_icmp_ln1496_3_fu_214_p2();
    void thread_icmp_ln1496_fu_172_p0();
    void thread_icmp_ln1496_fu_172_p1();
    void thread_icmp_ln1496_fu_172_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_lhs_V_1_fu_856_p1();
    void thread_lhs_V_fu_762_p1();
    void thread_mul_ln1118_1_fu_1060_p0();
    void thread_mul_ln1118_1_fu_1060_p1();
    void thread_mul_ln1118_1_fu_1060_p10();
    void thread_mul_ln1118_2_fu_1067_p0();
    void thread_mul_ln1118_2_fu_1067_p1();
    void thread_mul_ln1118_2_fu_1067_p10();
    void thread_mul_ln1118_3_fu_1074_p0();
    void thread_mul_ln1118_3_fu_1074_p1();
    void thread_mul_ln1118_3_fu_1074_p10();
    void thread_mul_ln1118_4_fu_1081_p0();
    void thread_mul_ln1118_4_fu_1081_p1();
    void thread_mul_ln1118_4_fu_1081_p10();
    void thread_mul_ln1118_fu_1053_p0();
    void thread_mul_ln1118_fu_1053_p1();
    void thread_mul_ln1118_fu_1053_p10();
    void thread_or_ln340_1_fu_338_p2();
    void thread_or_ln340_2_fu_394_p2();
    void thread_or_ln340_3_fu_450_p2();
    void thread_or_ln340_4_fu_506_p2();
    void thread_or_ln340_5_fu_822_p2();
    void thread_or_ln340_6_fu_914_p2();
    void thread_or_ln340_fu_282_p2();
    void thread_p_Result_14_fu_746_p3();
    void thread_p_Result_15_fu_776_p3();
    void thread_p_Result_16_fu_790_p3();
    void thread_p_Result_17_fu_869_p3();
    void thread_p_Result_18_fu_882_p3();
    void thread_p_Result_s_fu_716_p3();
    void thread_p_Val2_10_fu_736_p1();
    void thread_p_Val2_11_fu_740_p2();
    void thread_p_Val2_12_fu_724_p3();
    void thread_p_Val2_13_fu_754_p3();
    void thread_p_Val2_15_fu_784_p2();
    void thread_p_Val2_16_fu_844_p3();
    void thread_p_Val2_17_fu_852_p1();
    void thread_p_Val2_19_fu_877_p2();
    void thread_p_Val2_6_fu_702_p1();
    void thread_p_Val2_7_fu_706_p1();
    void thread_p_Val2_8_fu_710_p2();
    void thread_p_Val2_9_fu_732_p1();
    void thread_ret_V_1_fu_863_p2();
    void thread_ret_V_fu_770_p2();
    void thread_rhs_V_1_fu_859_p1();
    void thread_rhs_V_fu_766_p1();
    void thread_select_ln340_12_fu_828_p3();
    void thread_select_ln340_14_fu_930_p3();
    void thread_select_ln340_2_fu_556_p3();
    void thread_select_ln340_4_fu_590_p3();
    void thread_select_ln340_6_fu_624_p3();
    void thread_select_ln340_8_fu_658_p3();
    void thread_select_ln340_fu_522_p3();
    void thread_select_ln388_1_fu_564_p3();
    void thread_select_ln388_2_fu_598_p3();
    void thread_select_ln388_3_fu_632_p3();
    void thread_select_ln388_4_fu_666_p3();
    void thread_select_ln388_5_fu_836_p3();
    void thread_select_ln388_6_fu_938_p3();
    void thread_select_ln388_fu_530_p3();
    void thread_select_ln65_1_fu_192_p1();
    void thread_select_ln65_1_fu_192_p2();
    void thread_select_ln65_1_fu_192_p3();
    void thread_select_ln65_2_fu_206_p3();
    void thread_select_ln65_fu_178_p1();
    void thread_select_ln65_fu_178_p2();
    void thread_select_ln65_fu_178_p3();
    void thread_sext_ln1116_fu_959_p1();
    void thread_sext_ln703_1_fu_232_p1();
    void thread_sext_ln703_2_fu_288_p0();
    void thread_sext_ln703_2_fu_288_p1();
    void thread_sext_ln703_3_fu_344_p0();
    void thread_sext_ln703_3_fu_344_p1();
    void thread_sext_ln703_4_fu_400_p0();
    void thread_sext_ln703_4_fu_400_p1();
    void thread_sext_ln703_5_fu_456_p0();
    void thread_sext_ln703_5_fu_456_p1();
    void thread_sext_ln703_fu_228_p0();
    void thread_sext_ln703_fu_228_p1();
    void thread_sub_ln1193_1_fu_292_p2();
    void thread_sub_ln1193_2_fu_348_p2();
    void thread_sub_ln1193_3_fu_404_p2();
    void thread_sub_ln1193_4_fu_460_p2();
    void thread_sub_ln1193_fu_236_p2();
    void thread_tmp_10_fu_362_p3();
    void thread_tmp_11_fu_410_p3();
    void thread_tmp_12_fu_418_p3();
    void thread_tmp_13_fu_466_p3();
    void thread_tmp_14_fu_474_p3();
    void thread_tmp_1_fu_242_p3();
    void thread_tmp_2_fu_546_p4();
    void thread_tmp_3_fu_250_p3();
    void thread_tmp_4_fu_580_p4();
    void thread_tmp_5_fu_298_p3();
    void thread_tmp_6_fu_614_p4();
    void thread_tmp_7_fu_306_p3();
    void thread_tmp_8_fu_648_p4();
    void thread_tmp_9_fu_354_p3();
    void thread_tmp_fu_512_p4();
    void thread_tmp_s_fu_920_p4();
    void thread_underflow_1_fu_896_p2();
    void thread_underflow_fu_804_p2();
    void thread_x_max_V_fu_220_p1();
    void thread_x_max_V_fu_220_p3();
    void thread_xor_ln340_10_fu_810_p2();
    void thread_xor_ln340_11_fu_816_p2();
    void thread_xor_ln340_12_fu_902_p2();
    void thread_xor_ln340_13_fu_908_p2();
    void thread_xor_ln340_1_fu_332_p2();
    void thread_xor_ln340_2_fu_388_p2();
    void thread_xor_ln340_3_fu_444_p2();
    void thread_xor_ln340_4_fu_500_p2();
    void thread_xor_ln340_5_fu_270_p2();
    void thread_xor_ln340_6_fu_326_p2();
    void thread_xor_ln340_7_fu_382_p2();
    void thread_xor_ln340_8_fu_438_p2();
    void thread_xor_ln340_9_fu_494_p2();
    void thread_xor_ln340_fu_276_p2();
    void thread_xor_ln786_1_fu_314_p2();
    void thread_xor_ln786_2_fu_370_p2();
    void thread_xor_ln786_3_fu_426_p2();
    void thread_xor_ln786_4_fu_482_p2();
    void thread_xor_ln786_5_fu_798_p2();
    void thread_xor_ln786_6_fu_890_p2();
    void thread_xor_ln786_fu_258_p2();
    void thread_y_V_1_fu_572_p3();
    void thread_y_V_2_fu_606_p3();
    void thread_y_V_3_fu_640_p3();
    void thread_y_V_4_fu_674_p3();
    void thread_y_V_5_fu_946_p3();
    void thread_y_V_fu_538_p3();
    void thread_zext_ln255_1_fu_686_p1();
    void thread_zext_ln255_2_fu_690_p1();
    void thread_zext_ln255_3_fu_694_p1();
    void thread_zext_ln255_4_fu_698_p1();
    void thread_zext_ln255_fu_682_p1();
    void thread_zext_ln265_fu_954_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
