// Seed: 1273927761
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    input uwire id_6,
    input wire id_7,
    input tri id_8,
    output wand id_9,
    input wire module_0,
    input supply1 id_11,
    output tri1 id_12,
    input tri0 id_13,
    output supply0 id_14,
    input tri id_15,
    input supply1 id_16,
    input tri id_17,
    output tri1 id_18,
    output wor id_19,
    output uwire id_20
);
  assign id_9 = id_16;
  id_22(
      .id_0(1 - |id_16), .id_1(id_15)
  );
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output wire id_2,
    input wand id_3,
    output uwire id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wand id_7,
    output wand id_8,
    output wor id_9,
    output wor id_10,
    output tri1 id_11,
    input tri0 id_12,
    output supply1 id_13,
    output wand id_14,
    input tri1 id_15,
    input tri id_16
);
  wire id_18;
  module_0(
      id_4,
      id_16,
      id_6,
      id_2,
      id_15,
      id_13,
      id_3,
      id_7,
      id_1,
      id_10,
      id_12,
      id_15,
      id_14,
      id_12,
      id_10,
      id_1,
      id_3,
      id_1,
      id_8,
      id_4,
      id_6
  );
endmodule
