<!DOCTYPE html>
<html lang="ko">

<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Memory Architecture ‚Äì ACAS</title>
  <link rel="stylesheet" href="../assets/css/style.css" />
  <link rel="icon" href="../assets/images/favicon.jpg" type="image/jpg">
</head>

<body>
  <header>
    <div class="container">
      <div class="logo">
        <a href="../index.html">
          <img src="../assets/images/logo.png" alt="ACAS">
        </a>
      </div>
      <nav>
        <ul>
          <li><a href="../index.html">Home</a></li>
          <li><a href="../news.html">News</a></li>
          <li><a href="../members.html">Members</a></li>
          <li><a href="../research.html" class="active">Research</a></li>
          <li><a href="../publications.html">Publications</a></li>
          <li><a href="../memories.html">Memories</a></li>
        </ul>
      </nav>
    </div>
  </header>

  <main>
    <div class="container">
      <h1>Memory Architecture</h1>
      <div class="research-item">
        <div class="research-text">
          <h2>Memory Architecture</h2>
          <p>
            In Memory Architecture, we delve into diverse areas, including DRAM Systems, 
            Heterogeneous Memory Systems, Secure Memory, and Near-data Processing. 
            We passionately investigate how these complex architectures function and interact,
            aiming to optimize their performance, power efficiency, and security across a wide range of computing tasks. 
            Our work focuses on enhancing DRAM efficiency, creating solutions for future memory systems, 
            and designing innovative near-data processing architectures like Process-in-Memory (PIM).
        </div>
        <div class="research-image">
          <img src="../assets/images/memory2.PNG" alt="Memory Architecture">
        </div>
      </div>

      <section class="publications">
        <h2>Related Publications (Memory Architecture)</h2>
        <ul class="publication-list">
          <li class="publication-item">
            <div><span class="pub-tag MEM">MEM</span><span class="pub-tag JOURNAL">Journal</span></div>
            <a href="#">Enhancing QoS in Multicore Systems with Heterogeneous Memory Configurations</a>
            <div class="publication-meta"><strong>Electronics</strong>, Vol. 13 No. 17 (Sept 2024)</div>
            <div class="publication-authors">Jesung Kim ¬∑ Hoorin Park ¬∑ <strong>Jeongkyu Hong</strong></div>
          </li>
          <li class="publication-item">
            <div><span class="pub-tag MEM">MEM</span><span class="pub-tag tier">Top-tier Conf.</span></div>
            <a href="#">EAR: ECC-Aided Refresh Reduction Through 2-D Zero Compression</a>
            <div class="publication-meta"><strong>PACT</strong> ¬∑ Limassol, Cyprus (Nov 2018)</div>
            <div class="publication-authors"><strong>Jeongkyu Hong</strong> ¬∑ Hyeonggyu Kim ¬∑ Soontae Kim</div>
          </li>
        </ul>
      </section>
    </div>
  </main>

  <footer class="footer-banner">
    <div class="footer-content">
      <div class="footer-left">
        <h3>ACAS</h3>
        <p>ACAS Lab is a computer architecture and system research group<br> in the School of Electrical and Computer
          Engineering<br> at University of Seoul (UoS).</p>
        <div class="social-icons">
          <a href="index.html" title="Home Page">üåê</a>
          <a href="#" id="copyEmail" title="Copy Email Address">‚úâÔ∏è</a>
        </div>
      </div>
      <div class="footer-center">
        <h4>Location</h4>
        <p>üìç 163, Seoulsiripdae-ro, Dongdaemun-gu, Seoul,<br>Republic of Korea,
          University of Seoul<br>
          Information & Technology Building Room #613</p>
      </div>
      <div class="footer-right">
        <h4>Contact us</h4>
        <p><a href="mailto:jhong@uos.ac.kr">jhong@uos.ac.kr</a><br>
        Office:R#606, Info.&Tech. Bldg </p>
      </div>
    </div>
  </footer>

  <script src="../assets/js/main.js"></script>
</body>

</html>