sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,E:/Git/FPGA/USART_updated_3may/test_usart.vf,-w,E:/Git/FPGA/USART_updated_3may/test_usart.sch
