<stg><name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %col_ptr_B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc51.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc51.0:0 %i = load i7 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="7">
<![CDATA[
for.inc51.0:1 %empty = trunc i7 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc51.0:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.0:3 %icmp_ln52 = icmp_ult  i7 %i, i7 65

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc51.0:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 33, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc51.0:5 %br_ln52 = br i1 %icmp_ln52, void %for.inc51.0.for.end53_crit_edge.exitStub, void %for.inc51.0.split

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.0.split:0 %i_2_cast13 = zext i7 %i

]]></Node>
<StgValue><ssdm name="i_2_cast13"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.0.split:2 %col_ptr_B_addr = getelementptr i32 %col_ptr_B, i64 0, i64 %i_2_cast13

]]></Node>
<StgValue><ssdm name="col_ptr_B_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="7">
<![CDATA[
for.inc51.0.split:3 %col_ptr_B_load = load i7 %col_ptr_B_addr

]]></Node>
<StgValue><ssdm name="col_ptr_B_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="7">
<![CDATA[
for.inc51.0.split:4 %zext_ln54_3 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc51.0.split:5 %mul_ln54 = mul i15 %zext_ln54_3, i15 249

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.0.split:6 %icmp_ln54 = icmp_ult  i7 %i, i7 33

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.0.split:7 %add_ln54 = add i6 %empty, i6 31

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc51.0.split:8 %select_ln54 = select i1 %icmp_ln54, i6 %empty, i6 %add_ln54

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
for.inc51.0.split:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul_ln54, i32 13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc51.0.split:13 %br_ln54 = br i1 %tmp, void %arrayidx50.0.case.0, void %arrayidx50.0.case.1

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx50.0.exit:0 %or_ln52 = or i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="7">
<![CDATA[
arrayidx50.0.exit:1 %trunc_ln52 = trunc i7 %or_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx50.0.exit:2 %icmp_ln52_1 = icmp_ult  i7 %or_ln52, i7 65

]]></Node>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx50.0.exit:3 %br_ln52 = br i1 %icmp_ln52_1, void %for.inc51.0.for.end53_crit_edge.exitStub, void %for.inc51.1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
for.inc51.1:0 %zext_ln54_1 = zext i7 %or_ln52

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.1:1 %col_ptr_B_addr_1 = getelementptr i32 %col_ptr_B, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="col_ptr_B_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
for.inc51.1:2 %col_ptr_B_load_1 = load i7 %col_ptr_B_addr_1

]]></Node>
<StgValue><ssdm name="col_ptr_B_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx50.1.exit:0 %add_ln52 = add i7 %i, i7 2

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx50.1.exit:1 %store_ln52 = store i7 %add_ln52, i7 %i_2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx50.1.exit:2 %br_ln52 = br void %for.inc51.0

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc51.0.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="7">
<![CDATA[
for.inc51.0.split:3 %col_ptr_B_load = load i7 %col_ptr_B_addr

]]></Node>
<StgValue><ssdm name="col_ptr_B_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
for.inc51.0.split:9 %zext_ln54 = zext i6 %select_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.0.split:10 %local_col_ptr_B_addr = getelementptr i32 %local_col_ptr_B, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="local_col_ptr_B_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.0.split:11 %local_col_ptr_B_1_addr = getelementptr i32 %local_col_ptr_B_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="local_col_ptr_B_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx50.0.case.0:0 %store_ln54 = store i32 %col_ptr_B_load, i6 %local_col_ptr_B_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
arrayidx50.0.case.0:1 %br_ln54 = br void %arrayidx50.0.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx50.0.case.1:0 %store_ln54 = store i32 %col_ptr_B_load, i6 %local_col_ptr_B_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
arrayidx50.0.case.1:1 %br_ln54 = br void %arrayidx50.0.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
for.inc51.1:2 %col_ptr_B_load_1 = load i7 %col_ptr_B_addr_1

]]></Node>
<StgValue><ssdm name="col_ptr_B_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="7">
<![CDATA[
for.inc51.1:3 %zext_ln54_4 = zext i7 %or_ln52

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc51.1:4 %mul_ln54_1 = mul i15 %zext_ln54_4, i15 249

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc51.1:5 %icmp_ln54_1 = icmp_ult  i7 %or_ln52, i7 33

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc51.1:6 %add_ln54_1 = add i6 %trunc_ln52, i6 31

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc51.1:7 %select_ln54_1 = select i1 %icmp_ln54_1, i6 %trunc_ln52, i6 %add_ln54_1

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
for.inc51.1:11 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul_ln54_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc51.1:12 %br_ln54 = br i1 %tmp_1, void %arrayidx50.1.case.0, void %arrayidx50.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
for.inc51.0.for.end53_crit_edge.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
for.inc51.1:8 %zext_ln54_2 = zext i6 %select_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.1:9 %local_col_ptr_B_addr_1 = getelementptr i32 %local_col_ptr_B, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="local_col_ptr_B_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.1:10 %local_col_ptr_B_1_addr_1 = getelementptr i32 %local_col_ptr_B_1, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="local_col_ptr_B_1_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx50.1.case.0:0 %store_ln54 = store i32 %col_ptr_B_load_1, i6 %local_col_ptr_B_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx50.1.case.0:1 %br_ln54 = br void %arrayidx50.1.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx50.1.case.1:0 %store_ln54 = store i32 %col_ptr_B_load_1, i6 %local_col_ptr_B_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx50.1.case.1:1 %br_ln54 = br void %arrayidx50.1.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="col_ptr_B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_ptr_B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="local_col_ptr_B" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_col_ptr_B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="local_col_ptr_B_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_col_ptr_B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="i_2" fromId="78" toId="6">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="82" from="col_ptr_B" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="84" from="empty" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="97" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="98" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="99" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="102" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="105" from="StgValue_104" to="store_ln0" fromId="104" toId="8">
</dataflow>
<dataflow id="106" from="i_2" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="107" from="i_2" to="i" fromId="6" toId="10">
</dataflow>
<dataflow id="108" from="i" to="empty" fromId="10" toId="11">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="116" from="p_str" to="specpipeline_ln0" fromId="115" toId="12">
</dataflow>
<dataflow id="117" from="i" to="icmp_ln52" fromId="10" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln52" fromId="118" toId="13">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="120" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_122" to="speclooptripcount_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_124" to="speclooptripcount_ln0" fromId="124" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_126" to="speclooptripcount_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="128" from="icmp_ln52" to="br_ln52" fromId="13" toId="15">
</dataflow>
<dataflow id="129" from="i" to="i_2_cast13" fromId="10" toId="16">
</dataflow>
<dataflow id="130" from="col_ptr_B" to="col_ptr_B_addr" fromId="75" toId="17">
</dataflow>
<dataflow id="132" from="StgValue_131" to="col_ptr_B_addr" fromId="131" toId="17">
</dataflow>
<dataflow id="133" from="i_2_cast13" to="col_ptr_B_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="134" from="col_ptr_B_addr" to="col_ptr_B_load" fromId="17" toId="18">
</dataflow>
<dataflow id="135" from="i" to="zext_ln54_3" fromId="10" toId="19">
</dataflow>
<dataflow id="136" from="zext_ln54_3" to="mul_ln54" fromId="19" toId="20">
</dataflow>
<dataflow id="138" from="StgValue_137" to="mul_ln54" fromId="137" toId="20">
</dataflow>
<dataflow id="139" from="i" to="icmp_ln54" fromId="10" toId="21">
</dataflow>
<dataflow id="141" from="StgValue_140" to="icmp_ln54" fromId="140" toId="21">
</dataflow>
<dataflow id="142" from="empty" to="add_ln54" fromId="11" toId="22">
</dataflow>
<dataflow id="144" from="StgValue_143" to="add_ln54" fromId="143" toId="22">
</dataflow>
<dataflow id="145" from="icmp_ln54" to="select_ln54" fromId="21" toId="23">
</dataflow>
<dataflow id="146" from="empty" to="select_ln54" fromId="11" toId="23">
</dataflow>
<dataflow id="147" from="add_ln54" to="select_ln54" fromId="22" toId="23">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitSelect.i1.i15.i32" to="tmp" fromId="148" toId="24">
</dataflow>
<dataflow id="150" from="mul_ln54" to="tmp" fromId="20" toId="24">
</dataflow>
<dataflow id="152" from="StgValue_151" to="tmp" fromId="151" toId="24">
</dataflow>
<dataflow id="153" from="tmp" to="br_ln54" fromId="24" toId="25">
</dataflow>
<dataflow id="154" from="i" to="or_ln52" fromId="10" toId="26">
</dataflow>
<dataflow id="156" from="StgValue_155" to="or_ln52" fromId="155" toId="26">
</dataflow>
<dataflow id="157" from="or_ln52" to="trunc_ln52" fromId="26" toId="27">
</dataflow>
<dataflow id="158" from="or_ln52" to="icmp_ln52_1" fromId="26" toId="28">
</dataflow>
<dataflow id="159" from="StgValue_118" to="icmp_ln52_1" fromId="118" toId="28">
</dataflow>
<dataflow id="160" from="icmp_ln52_1" to="br_ln52" fromId="28" toId="29">
</dataflow>
<dataflow id="161" from="or_ln52" to="zext_ln54_1" fromId="26" toId="30">
</dataflow>
<dataflow id="162" from="col_ptr_B" to="col_ptr_B_addr_1" fromId="75" toId="31">
</dataflow>
<dataflow id="163" from="StgValue_131" to="col_ptr_B_addr_1" fromId="131" toId="31">
</dataflow>
<dataflow id="164" from="zext_ln54_1" to="col_ptr_B_addr_1" fromId="30" toId="31">
</dataflow>
<dataflow id="165" from="col_ptr_B_addr_1" to="col_ptr_B_load_1" fromId="31" toId="32">
</dataflow>
<dataflow id="166" from="i" to="add_ln52" fromId="10" toId="33">
</dataflow>
<dataflow id="168" from="StgValue_167" to="add_ln52" fromId="167" toId="33">
</dataflow>
<dataflow id="169" from="add_ln52" to="store_ln52" fromId="33" toId="34">
</dataflow>
<dataflow id="170" from="i_2" to="store_ln52" fromId="6" toId="34">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopName" to="specloopname_ln52" fromId="171" toId="36">
</dataflow>
<dataflow id="174" from="empty_8" to="specloopname_ln52" fromId="173" toId="36">
</dataflow>
<dataflow id="175" from="col_ptr_B_addr" to="col_ptr_B_load" fromId="17" toId="37">
</dataflow>
<dataflow id="176" from="select_ln54" to="zext_ln54" fromId="23" toId="38">
</dataflow>
<dataflow id="177" from="local_col_ptr_B" to="local_col_ptr_B_addr" fromId="76" toId="39">
</dataflow>
<dataflow id="178" from="StgValue_131" to="local_col_ptr_B_addr" fromId="131" toId="39">
</dataflow>
<dataflow id="179" from="zext_ln54" to="local_col_ptr_B_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="180" from="local_col_ptr_B_1" to="local_col_ptr_B_1_addr" fromId="77" toId="40">
</dataflow>
<dataflow id="181" from="StgValue_131" to="local_col_ptr_B_1_addr" fromId="131" toId="40">
</dataflow>
<dataflow id="182" from="zext_ln54" to="local_col_ptr_B_1_addr" fromId="38" toId="40">
</dataflow>
<dataflow id="183" from="col_ptr_B_load" to="store_ln54" fromId="37" toId="41">
</dataflow>
<dataflow id="184" from="local_col_ptr_B_addr" to="store_ln54" fromId="39" toId="41">
</dataflow>
<dataflow id="185" from="col_ptr_B_load" to="store_ln54" fromId="37" toId="43">
</dataflow>
<dataflow id="186" from="local_col_ptr_B_1_addr" to="store_ln54" fromId="40" toId="43">
</dataflow>
<dataflow id="187" from="col_ptr_B_addr_1" to="col_ptr_B_load_1" fromId="31" toId="45">
</dataflow>
<dataflow id="188" from="or_ln52" to="zext_ln54_4" fromId="26" toId="46">
</dataflow>
<dataflow id="189" from="zext_ln54_4" to="mul_ln54_1" fromId="46" toId="47">
</dataflow>
<dataflow id="190" from="StgValue_137" to="mul_ln54_1" fromId="137" toId="47">
</dataflow>
<dataflow id="191" from="or_ln52" to="icmp_ln54_1" fromId="26" toId="48">
</dataflow>
<dataflow id="192" from="StgValue_140" to="icmp_ln54_1" fromId="140" toId="48">
</dataflow>
<dataflow id="193" from="trunc_ln52" to="add_ln54_1" fromId="27" toId="49">
</dataflow>
<dataflow id="194" from="StgValue_143" to="add_ln54_1" fromId="143" toId="49">
</dataflow>
<dataflow id="195" from="icmp_ln54_1" to="select_ln54_1" fromId="48" toId="50">
</dataflow>
<dataflow id="196" from="trunc_ln52" to="select_ln54_1" fromId="27" toId="50">
</dataflow>
<dataflow id="197" from="add_ln54_1" to="select_ln54_1" fromId="49" toId="50">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitSelect.i1.i15.i32" to="tmp_1" fromId="148" toId="51">
</dataflow>
<dataflow id="199" from="mul_ln54_1" to="tmp_1" fromId="47" toId="51">
</dataflow>
<dataflow id="200" from="StgValue_151" to="tmp_1" fromId="151" toId="51">
</dataflow>
<dataflow id="201" from="tmp_1" to="br_ln54" fromId="51" toId="52">
</dataflow>
<dataflow id="202" from="select_ln54_1" to="zext_ln54_2" fromId="50" toId="53">
</dataflow>
<dataflow id="203" from="local_col_ptr_B" to="local_col_ptr_B_addr_1" fromId="76" toId="54">
</dataflow>
<dataflow id="204" from="StgValue_131" to="local_col_ptr_B_addr_1" fromId="131" toId="54">
</dataflow>
<dataflow id="205" from="zext_ln54_2" to="local_col_ptr_B_addr_1" fromId="53" toId="54">
</dataflow>
<dataflow id="206" from="local_col_ptr_B_1" to="local_col_ptr_B_1_addr_1" fromId="77" toId="55">
</dataflow>
<dataflow id="207" from="StgValue_131" to="local_col_ptr_B_1_addr_1" fromId="131" toId="55">
</dataflow>
<dataflow id="208" from="zext_ln54_2" to="local_col_ptr_B_1_addr_1" fromId="53" toId="55">
</dataflow>
<dataflow id="209" from="col_ptr_B_load_1" to="store_ln54" fromId="45" toId="56">
</dataflow>
<dataflow id="210" from="local_col_ptr_B_addr_1" to="store_ln54" fromId="54" toId="56">
</dataflow>
<dataflow id="211" from="col_ptr_B_load_1" to="store_ln54" fromId="45" toId="58">
</dataflow>
<dataflow id="212" from="local_col_ptr_B_1_addr_1" to="store_ln54" fromId="55" toId="58">
</dataflow>
<dataflow id="213" from="icmp_ln52" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="214" from="icmp_ln52_1" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="215" from="icmp_ln52" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="216" from="tmp" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="217" from="icmp_ln52_1" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="218" from="tmp_1" to="StgValue_4" fromId="51" toId="4">
</dataflow>
</dataflows>


</stg>
