// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices AD9081-FMC-EBZ
 * https://wiki.analog.com/resources/tools-software/linux-drivers/iio-mxfe/ad9081
 * https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/ad9081_fmca_ebz_hdl
 *
 * hdl_project: <ad9081_fmca_ebz/vck190>
 * board_revision: <>
 *
 * Copyright (C) 2019-2020 Analog Devices Inc.
 */

/*
 * 204C use case with Subclass 1,
 * Med. lane rate, using gearbox and PRGOGDIV
 *   4Rxs per MxFE
 *   ADC_CLK = 4.0 GSPS
 *   Rx I/Q Rate: 4000 MSPS (Decimation of 1x1)
 *   ADC JESD204C: Mode 27.00, L=8, M=4, N=N'=12
 *   ADC-Side JESD204C Lane Rate: 24.75 Gbps
 */

#include "versal-vck190-reva-ad9081.dts"

#define RX_ONLY		1

/ {
	fpga_axi: fpga-axi@0 {
#ifdef RX_ONLY
	/delete-node/ dma@bc430000;
	/delete-node/ axi-ad9081-tx-hpc@a4b10000;
	/delete-node/ axi-jesd204-tx@a4b90000;
	/delete-node/ axi-data-offload-0@bc440000;
	/delete-node/ axi_ad9081_core_tx@0;
#endif
		clocks {
			rx_fixed_linerate: clock@0 {
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <24750000>;
				clock-output-names = "rx_lane_clk";
			};

			rx_fixed_link_clk: clock@2 {
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <375000000>;
				clock-output-names = "rx_link_clk";
			};

#ifndef RX_ONLY
			tx_fixed_linerate: clock@1 {
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <24750000>;
				clock-output-names = "tx_lane_clk";
			};

			tx_fixed_link_clk: clock@3 {
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <375000000>;
				clock-output-names = "tx_link_clk";
			};
#endif
		};
	};
};

&spi1 {
	status = "okay";

	/delete-node/ hmc7044@0;

	hmc7044: hmc7044@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "adi,hmc7044";
		reg = <0>;
		spi-max-frequency = <1000000>;

		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-sysref-provider;

		adi,jesd204-max-sysref-frequency-hz = <2000000>; /* 2 MHz */

		/*
		 * There are different versions of the AD9081-FMCA-EBZ & AD9082-FMCA-EBZ
		 * VCXO = 122.880 MHz, XO = 122.880MHz (AD9081-FMC-EBZ & AD9082-FMC-EBZ)
		 * VCXO = 100.000 MHz, XO = 100.000MHz (AD9081-FMC-EBZ-A2 & AD9082-FMC-EBZ-A2)
		 * To determine which board is which, read the freqency printed on the VCXO
		 * or use the fru-dump utility:
		 * #fru-dump -b /sys/bus/i2c/devices/15-0050/eeprom
		 */

		// adi,pll1-clkin-frequencies = <122880000 30720000 0 0>;
		// adi,vcxo-frequency = <122880000>;

		adi,pll1-clkin-frequencies = <100000000 10000000 0 0>;
		adi,vcxo-frequency = <100000000>;

		adi,pll1-loop-bandwidth-hz = <200>;

		adi,pll2-output-frequency = <3000000000>;

		adi,sysref-timer-divider = <1024>;
		adi,pulse-generator-mode = <0>;

		adi,clkin0-buffer-mode  = <0x07>;
		adi,clkin1-buffer-mode  = <0x07>;
		adi,oscin-buffer-mode = <0x15>;

		adi,gpi-controls = <0x00 0x00 0x00 0x00>;
		adi,gpo-controls = <0x37 0x33 0x00 0x00>;

		clock-output-names =
			"hmc7044_out0", "hmc7044_out1", "hmc7044_out2",
			"hmc7044_out3", "hmc7044_out4", "hmc7044_out5",
			"hmc7044_out6", "hmc7044_out7", "hmc7044_out8",
			"hmc7044_out9", "hmc7044_out10", "hmc7044_out11",
			"hmc7044_out12", "hmc7044_out13";

		hmc7044_c0: channel@0 {
			reg = <0>;
			adi,extended-name = "CORE_CLK_RX";
			adi,divider = <8>;	/* 375 MHz */
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;

		};
		hmc7044_c2: channel@2 {
			reg = <2>;
			adi,extended-name = "DEV_REFCLK";
			adi,divider = <8>; /* 375 MHz */
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;
		};

		hmc7044_c3: channel@3 {
			reg = <3>;
			adi,extended-name = "DEV_SYSREF";
			adi,divider = <3072>; /* 0.9765625 MHz */
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;
			adi,jesd204-sysref-chan;
			//adi,disable; /* Completely disable channel */
		};

		hmc7044_c6: channel@6 {
			reg = <6>;
			adi,extended-name = "CORE_CLK_TX";
			adi,divider = <8>;	/* 375 MHz */
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;
			adi,disable; /* Completely disable channel */
		};

		hmc7044_c8: channel@8 {
			reg = <8>;
			adi,extended-name = "FPGA_REFCLK1";
			adi,divider = <3072>; /* 0.9765625 MHz */
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;
			//adi,disable; /* Completely disable channel */
		};

		hmc7044_c10: channel@10 {
			reg = <10>;
			adi,extended-name = "CORE_CLK_RX_ALT";
			adi,divider = <8>; /* 375 MHz */
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;
		};

		hmc7044_c12: channel@12 {
			reg = <12>;
			adi,extended-name = "FPGA_REFCLK2";
			adi,divider = <8>; /* 375 MHz */
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;
		};

		hmc7044_c13: channel@13 {
			reg = <13>;
			adi,extended-name = "FPGA_SYSREF";
			adi,divider = <3072>; /* 0.9765625 MHz */
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;
			adi,jesd204-sysref-chan;
			//adi,disable; /* Completely disable channel */
		};
	};
};

&fmc_spi {
	/delete-node/ ad9081@0;

	trx0_ad9081: ad9081@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,ad9081";
		reg = <0>;
		spi-max-frequency = <5000000>;

		reset-gpios = <&axi_gpio 23 0>;

		/* Clocks */
		clocks = <&hmc7044 2>;
		clock-names = "dev_clk";

#ifndef RX_ONLY
		clock-output-names = "rx_sampl_clk", "tx_sampl_clk";
#else
		clock-output-names = "rx_sampl_clk";
#endif
		#clock-cells = <1>;

		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-top-device = <0>; /* This is the TOP device */


#ifdef RX_ONLY
		jesd204-link-ids = <FRAMER_LINK0_RX>;
		jesd204-inputs =
			<&axi_ad9081_core_rx 0 FRAMER_LINK0_RX>;
#else
		jesd204-link-ids = <FRAMER_LINK0_RX DEFRAMER_LINK0_TX>;
		jesd204-inputs =
			<&axi_ad9081_core_rx 0 FRAMER_LINK0_RX>,
			<&axi_ad9081_core_tx 0 DEFRAMER_LINK0_TX>;
#endif

		adi,tx-dacs {
			#size-cells = <0>;
			#address-cells = <1>;

			adi,dac-frequency-hz = /bits/ 64 <4000000000>; /* We need to keep this attribute, since ADC clock is derived from DAC clock and mist be > 2.9G */

#ifndef RX_ONLY
			adi,main-data-paths {
				#address-cells = <1>;
				#size-cells = <0>;

				adi,interpolation = <2>;

				ad9081_dac0: dac@0 {
					reg = <0>;
					adi,crossbar-select = <&ad9081_tx_fddc_chan0>;
					adi,nco-frequency-shift-hz = /bits/ 64 <100000000>; /* 100 MHz */
				};
				ad9081_dac1: dac@1 {
					reg = <1>;
					adi,crossbar-select = <&ad9081_tx_fddc_chan1>;
					adi,nco-frequency-shift-hz = /bits/ 64 <200000000>; /* 200 MHz */
				};
				ad9081_dac2: dac@2 {
					reg = <2>;
					adi,crossbar-select = <&ad9081_tx_fddc_chan0>, <&ad9081_tx_fddc_chan1>; /* All 4 channels @ dac2 */
					adi,nco-frequency-shift-hz = /bits/ 64 <300000000>;  /* 300 MHz */
				};
				ad9081_dac3: dac@3 {
					reg = <3>;
					adi,crossbar-select = <&ad9081_tx_fddc_chan0>, <&ad9081_tx_fddc_chan1>; /* All 4 channels @ dac2 */
					adi,nco-frequency-shift-hz = /bits/ 64 <400000000>; /* 400 MHz */
				};
			};

			adi,channelizer-paths {
				#address-cells = <1>;
				#size-cells = <0>;
				adi,interpolation = <1>;

				ad9081_tx_fddc_chan0: channel@0 {
					reg = <0>;
					adi,gain = <0>;
					adi,nco-frequency-shift-hz =  /bits/ 64 <50000000>;

				};
				ad9081_tx_fddc_chan1: channel@1 {
					reg = <1>;
					adi,gain = <0>;
					adi,nco-frequency-shift-hz =  /bits/ 64 <100000000>;

				};
			};

			adi,jesd-links {
				#size-cells = <0>;
				#address-cells = <1>;

				ad9081_tx_jesd_l0: link@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
					adi,converter-select = <&ad9081_tx_fddc_chan0 0>, <&ad9081_tx_fddc_chan0 1>, /* FIXME not supported */
							       <&ad9081_tx_fddc_chan1 0>, <&ad9081_tx_fddc_chan1 1>;
					adi,logical-lane-mapping = /bits/ 8 <0 2 7 6 1 5 4 3>;

					adi,link-mode = <35>;			/* JESD Quick Configuration Mode */
					adi,subclass = <1>;			/* JESD SUBCLASS 0,1,2 */
					adi,version = <2>;			/* JESD VERSION 0=204A,1=204B,2=204C */
					adi,dual-link = <0>;			/* JESD Dual Link Mode */

					adi,converters-per-device = <4>;	/* JESD M */
					adi,octets-per-frame = <3>;		/* JESD F */

					adi,frames-per-multiframe = <256>;	/* JESD K */
					adi,converter-resolution = <12>;	/* JESD N */
					adi,bits-per-sample = <12>;		/* JESD NP' */
					adi,control-bits-per-sample = <0>;	/* JESD CS */
					adi,lanes-per-device = <8>;		/* JESD L */
					adi,samples-per-converter-per-frame = <4>; /* JESD S */
					adi,high-density = <0>;			/* JESD HD */

					adi,tpl-phase-adjust = <3>;
				};
			};
#endif /* RX_ONLY */
		};

		adi,rx-adcs {
			#size-cells = <0>;
			#address-cells = <1>;

			adi,adc-frequency-hz = /bits/ 64 <4000000000>;

			adi,main-data-paths {
				#address-cells = <1>;
				#size-cells = <0>;

				ad9081_adc0: adc@0 {
					reg = <0>;
					adi,decimation = <1>;
					adi,nco-frequency-shift-hz =  /bits/ 64 <0>;
					adi,nco-mixer-mode = <AD9081_ADC_NCO_ZIF>;
					adi,digital-gain-6db-enable;
				};
				ad9081_adc1: adc@1 {
					reg = <1>;
					adi,decimation = <1>;
					adi,nco-frequency-shift-hz =  /bits/ 64 <0>;
					adi,nco-mixer-mode = <AD9081_ADC_NCO_ZIF>;
					adi,digital-gain-6db-enable;
				};
				ad9081_adc2: adc@2 {
					reg = <2>;
					adi,decimation = <1>;
					adi,nco-frequency-shift-hz =  /bits/ 64 <0>;
					adi,nco-mixer-mode = <AD9081_ADC_NCO_ZIF>;
					adi,digital-gain-6db-enable;
				};
				ad9081_adc3: adc@3 {
					reg = <3>;
					adi,decimation = <1>;
					adi,nco-frequency-shift-hz =  /bits/ 64 <0>;
					adi,nco-mixer-mode = <AD9081_ADC_NCO_ZIF>;
					adi,digital-gain-6db-enable;
				};
			};

			adi,channelizer-paths { /* Are bypassed */
				#address-cells = <1>;
				#size-cells = <0>;


				ad9081_rx_fddc_chan0: channel@0 {
					reg = <0>;
					adi,decimation = <1>;
					adi,gain = <0>;
					adi,nco-frequency-shift-hz =  /bits/ 64 <30000000>;

				};
				ad9081_rx_fddc_chan1: channel@1 {
					reg = <1>;
					adi,decimation = <1>;
					adi,gain = <0>;
					adi,nco-frequency-shift-hz =  /bits/ 64 <60000000>;

				};
			};

			adi,jesd-links {
				#size-cells = <0>;
				#address-cells = <1>;

				ad9081_rx_jesd_l0: link@0 {
					reg = <0>;
					adi,converter-select = <&ad9081_rx_fddc_chan0 0>, <&ad9081_rx_fddc_chan0 1>,
								<&ad9081_rx_fddc_chan1 0>, <&ad9081_rx_fddc_chan1 1>;
					adi,logical-lane-mapping = /bits/ 8 <2 0 7 6 5 4 3 1>;

					adi,link-mode = <27>;		/* JESD Quick Configuration Mode */
					adi,subclass = <1>;			/* JESD SUBCLASS 0,1,2 */
					adi,version = <2>;			/* JESD VERSION 0=204A,1=204B,2=204C */
					adi,dual-link = <0>;		/* JESD Dual Link Mode */

					adi,converters-per-device = <4>;			/* JESD M */
					adi,octets-per-frame = <3>;					/* JESD F */

					adi,frames-per-multiframe = <256>;			/* JESD K */
					adi,converter-resolution = <12>;			/* JESD N */
					adi,bits-per-sample = <12>;					/* JESD NP' */
					adi,control-bits-per-sample = <0>;			/* JESD CS */
					adi,lanes-per-device = <8>;					/* JESD L */
					adi,samples-per-converter-per-frame = <4>;  /* JESD S */
					adi,high-density = <0>;
				};
			};
		};
	};
};

