#ifndef __ARCHI_UDMA_UDMA_DVSI_V1_H__
#define __ARCHI_UDMA_UDMA_DVSI_V1_H__

#define DVSI_CONTROL_OFFSET               0x00
#define DVSI_STATUS_OFFSET                0x04
#define DVSI_DST_OFFSET                   0x08
#define DVSI_CROP_TOP_BOTTOM_OFFSET       0x18
#define DVSI_CROP_LEFT_RIGHT_OFFSET       0x1C
#define DVSI_CFG_GLOB_OFFSET              0x20
#define DVSI_CFG_XYRES_OFFSET             0x24
#define DVSI_CFG_TIMER_OFFSET             0x28
#define DVSI_L2_START_ADDR_OFFSET         0x2C
#define DVSI_L2_ADDR_STEP_OFFSET          0x30
#define DVSI_TRIGGER_THRESHOLD_OFFSET     0x34
#define DVSI_TRIGGER_TDELTA_OFFSET        0x38
#define DVSI_INT_MODE_OFFSET              0x3C
#define DVSI_BIAS0_OFFSET                 0x40
#define DVSI_BIAS1_OFFSET                 0x44
#define DVSI_BIAS2_OFFSET                 0x48
#define DVSI_BIAS3_OFFSET                 0x4C
#define DVSI_BIAS4_OFFSET                 0x50
#define DVSI_BIAS5_OFFSET                 0x54
#define DVSI_BIAS6_OFFSET                 0x58
#define DVSI_BIAS7_OFFSET                 0x5C
#define DVSI_BIAS8_OFFSET                 0x60
#define DVSI_BIAS9_OFFSET                 0x64
#define DVSI_BIAS10_OFFSET                0x68
#define DVSI_PARAMS_OFFSET                0x6C
#define DVSI_FB_CFG0_OFFSET               0x70

#endif