// Seed: 129502794
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  wire id_3;
  assign module_1.id_16 = 0;
  logic id_4;
  ;
  logic id_5;
  ;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input wire id_8,
    input tri id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output wand id_14,
    input wire id_15,
    input uwire id_16,
    output wor id_17,
    output wor id_18,
    input tri0 id_19,
    input supply1 id_20,
    output tri id_21,
    output wor id_22,
    input supply0 id_23,
    output supply0 id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_10
  );
endmodule
