// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pooling4_HH_
#define _max_pooling4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lenet_cnn_fcmp_32dEe.h"

namespace ap_rtl {

struct max_pooling4 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<9> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<32> > output_r_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    max_pooling4(sc_module_name name);
    SC_HAS_PROCESS(max_pooling4);

    ~max_pooling4();

    sc_trace_file* mVcdFile;

    lenet_cnn_fcmp_32dEe<1,2,32,32,1>* lenet_cnn_fcmp_32dEe_U26;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten117_reg_125;
    sc_signal< sc_lv<5> > c_0_reg_136;
    sc_signal< sc_lv<8> > indvar_flatten63_reg_148;
    sc_signal< sc_lv<3> > h_0_reg_160;
    sc_signal< sc_lv<6> > indvar_flatten24_reg_171;
    sc_signal< sc_lv<3> > w_0_reg_183;
    sc_signal< sc_lv<4> > indvar_flatten_reg_195;
    sc_signal< sc_lv<2> > i_0_reg_207;
    sc_signal< sc_lv<2> > j_0_reg_219;
    sc_signal< sc_lv<4> > shl_ln_fu_237_p3;
    sc_signal< sc_lv<4> > shl_ln_reg_984;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > add_ln88_fu_249_p2;
    sc_signal< sc_lv<4> > add_ln88_reg_989;
    sc_signal< sc_lv<1> > icmp_ln80_fu_255_p2;
    sc_signal< sc_lv<1> > icmp_ln80_reg_994;
    sc_signal< sc_lv<1> > icmp_ln80_reg_994_pp0_iter1_reg;
    sc_signal< sc_lv<11> > add_ln80_fu_261_p2;
    sc_signal< sc_lv<11> > add_ln80_reg_998;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln81_fu_267_p2;
    sc_signal< sc_lv<1> > icmp_ln81_reg_1003;
    sc_signal< sc_lv<3> > select_ln89_fu_273_p3;
    sc_signal< sc_lv<3> > select_ln89_reg_1012;
    sc_signal< sc_lv<1> > xor_ln89_fu_281_p2;
    sc_signal< sc_lv<1> > xor_ln89_reg_1017;
    sc_signal< sc_lv<1> > and_ln89_6_fu_305_p2;
    sc_signal< sc_lv<1> > and_ln89_6_reg_1024;
    sc_signal< sc_lv<3> > h_fu_311_p2;
    sc_signal< sc_lv<3> > h_reg_1032;
    sc_signal< sc_lv<1> > or_ln81_1_fu_323_p2;
    sc_signal< sc_lv<1> > or_ln81_1_reg_1038;
    sc_signal< sc_lv<1> > and_ln81_3_fu_329_p2;
    sc_signal< sc_lv<1> > and_ln81_3_reg_1045;
    sc_signal< sc_lv<1> > or_ln82_1_fu_341_p2;
    sc_signal< sc_lv<1> > or_ln82_1_reg_1054;
    sc_signal< sc_lv<2> > select_ln82_fu_347_p3;
    sc_signal< sc_lv<2> > select_ln82_reg_1059;
    sc_signal< sc_lv<5> > select_ln89_1_fu_361_p3;
    sc_signal< sc_lv<5> > select_ln89_1_reg_1066;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<3> > select_ln81_fu_445_p3;
    sc_signal< sc_lv<3> > select_ln81_reg_1073;
    sc_signal< sc_lv<3> > select_ln81_2_fu_467_p3;
    sc_signal< sc_lv<3> > select_ln81_2_reg_1078;
    sc_signal< sc_lv<3> > w_fu_510_p2;
    sc_signal< sc_lv<3> > w_reg_1084;
    sc_signal< sc_lv<2> > select_ln83_fu_577_p3;
    sc_signal< sc_lv<2> > select_ln83_reg_1089;
    sc_signal< sc_lv<1> > select_ln83_1_fu_589_p3;
    sc_signal< sc_lv<1> > select_ln83_1_reg_1095;
    sc_signal< sc_lv<9> > add_ln89_1_fu_619_p2;
    sc_signal< sc_lv<9> > add_ln89_1_reg_1100;
    sc_signal< sc_lv<2> > select_ln83_4_fu_638_p3;
    sc_signal< sc_lv<2> > select_ln83_4_reg_1106;
    sc_signal< sc_lv<4> > add_ln88_1_fu_649_p2;
    sc_signal< sc_lv<4> > add_ln88_1_reg_1111;
    sc_signal< sc_lv<1> > and_ln92_fu_661_p2;
    sc_signal< sc_lv<1> > and_ln92_reg_1116;
    sc_signal< sc_lv<1> > and_ln92_reg_1116_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln92_reg_1116_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln92_reg_1116_pp0_iter3_reg;
    sc_signal< sc_lv<4> > select_ln83_5_fu_673_p3;
    sc_signal< sc_lv<4> > select_ln83_5_reg_1120;
    sc_signal< sc_lv<6> > select_ln82_4_fu_686_p3;
    sc_signal< sc_lv<6> > select_ln82_4_reg_1125;
    sc_signal< sc_lv<8> > select_ln81_5_fu_700_p3;
    sc_signal< sc_lv<8> > select_ln81_5_reg_1130;
    sc_signal< sc_lv<3> > select_ln82_2_fu_754_p3;
    sc_signal< sc_lv<3> > select_ln82_2_reg_1135;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<9> > output_addr_reg_1140;
    sc_signal< sc_lv<9> > output_addr_reg_1140_pp0_iter2_reg;
    sc_signal< sc_lv<9> > output_addr_reg_1140_pp0_iter3_reg;
    sc_signal< sc_lv<2> > j_fu_812_p2;
    sc_signal< sc_lv<2> > j_reg_1150;
    sc_signal< sc_lv<32> > max_value_fu_828_p3;
    sc_signal< sc_lv<32> > max_value_reg_1155;
    sc_signal< sc_lv<32> > input_load_reg_1162;
    sc_signal< sc_lv<32> > max_value_1_fu_919_p3;
    sc_signal< sc_lv<32> > max_value_1_reg_1169;
    sc_signal< sc_lv<32> > max_value_1_reg_1169_pp0_iter3_reg;
    sc_signal< sc_lv<32> > select_ln5_fu_971_p3;
    sc_signal< sc_lv<32> > select_ln5_reg_1176;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten117_phi_fu_129_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_140_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten63_phi_fu_152_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_h_0_phi_fu_164_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_indvar_flatten24_phi_fu_175_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_w_0_phi_fu_187_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_indvar_flatten_phi_fu_199_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_i_0_phi_fu_211_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_j_0_phi_fu_223_p4;
    sc_signal< sc_lv<64> > zext_ln93_2_fu_769_p1;
    sc_signal< sc_lv<64> > zext_ln89_5_fu_807_p1;
    sc_signal< sc_lv<32> > max_value_4_fu_96;
    sc_signal< sc_lv<32> > grp_fu_231_p0;
    sc_signal< sc_lv<32> > grp_fu_231_p1;
    sc_signal< sc_lv<4> > zext_ln83_fu_245_p1;
    sc_signal< sc_lv<1> > icmp_ln83_fu_287_p2;
    sc_signal< sc_lv<1> > icmp_ln82_fu_299_p2;
    sc_signal< sc_lv<1> > xor_ln81_fu_317_p2;
    sc_signal< sc_lv<1> > and_ln89_5_fu_293_p2;
    sc_signal< sc_lv<1> > or_ln82_fu_335_p2;
    sc_signal< sc_lv<5> > c_fu_355_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_368_p3;
    sc_signal< sc_lv<6> > tmp_7_fu_380_p3;
    sc_signal< sc_lv<9> > zext_ln89_2_fu_388_p1;
    sc_signal< sc_lv<9> > zext_ln89_1_fu_376_p1;
    sc_signal< sc_lv<1> > trunc_ln83_fu_404_p1;
    sc_signal< sc_lv<1> > icmp_ln92_fu_419_p2;
    sc_signal< sc_lv<1> > icmp_ln84_fu_430_p2;
    sc_signal< sc_lv<1> > or_ln81_fu_441_p2;
    sc_signal< sc_lv<4> > shl_ln88_mid1_fu_453_p3;
    sc_signal< sc_lv<4> > select_ln89_2_fu_398_p3;
    sc_signal< sc_lv<4> > shl_ln88_s_fu_472_p3;
    sc_signal< sc_lv<1> > and_ln89_2_fu_408_p2;
    sc_signal< sc_lv<4> > select_ln89_3_fu_413_p3;
    sc_signal< sc_lv<1> > and_ln89_3_fu_425_p2;
    sc_signal< sc_lv<1> > and_ln89_4_fu_436_p2;
    sc_signal< sc_lv<4> > shl_ln88_1_mid1_fu_516_p3;
    sc_signal< sc_lv<4> > select_ln81_3_fu_480_p3;
    sc_signal< sc_lv<1> > and_ln81_fu_488_p2;
    sc_signal< sc_lv<1> > xor_ln82_fu_531_p2;
    sc_signal< sc_lv<4> > select_ln81_1_fu_460_p3;
    sc_signal< sc_lv<4> > select_ln81_4_fu_493_p3;
    sc_signal< sc_lv<1> > and_ln81_1_fu_500_p2;
    sc_signal< sc_lv<1> > and_ln81_2_fu_505_p2;
    sc_signal< sc_lv<1> > and_ln82_2_fu_555_p2;
    sc_signal< sc_lv<1> > or_ln83_fu_566_p2;
    sc_signal< sc_lv<1> > or_ln83_1_fu_571_p2;
    sc_signal< sc_lv<2> > i_fu_561_p2;
    sc_signal< sc_lv<1> > trunc_ln83_1_fu_585_p1;
    sc_signal< sc_lv<1> > and_ln82_fu_536_p2;
    sc_signal< sc_lv<4> > zext_ln83_1_fu_597_p1;
    sc_signal< sc_lv<4> > add_ln88_2_fu_601_p2;
    sc_signal< sc_lv<4> > select_ln82_3_fu_542_p3;
    sc_signal< sc_lv<4> > select_ln83_2_fu_607_p3;
    sc_signal< sc_lv<9> > add_ln89_fu_392_p2;
    sc_signal< sc_lv<9> > zext_ln83_2_fu_615_p1;
    sc_signal< sc_lv<1> > icmp_ln92_2_fu_625_p2;
    sc_signal< sc_lv<1> > and_ln82_1_fu_549_p2;
    sc_signal< sc_lv<4> > zext_ln84_fu_645_p1;
    sc_signal< sc_lv<4> > select_ln82_1_fu_524_p3;
    sc_signal< sc_lv<1> > select_ln83_3_fu_630_p3;
    sc_signal< sc_lv<1> > icmp_ln92_1_fu_655_p2;
    sc_signal< sc_lv<4> > add_ln83_1_fu_667_p2;
    sc_signal< sc_lv<6> > add_ln82_1_fu_680_p2;
    sc_signal< sc_lv<8> > add_ln81_1_fu_694_p2;
    sc_signal< sc_lv<7> > tmp_8_fu_710_p3;
    sc_signal< sc_lv<8> > zext_ln89_fu_707_p1;
    sc_signal< sc_lv<8> > zext_ln93_fu_717_p1;
    sc_signal< sc_lv<8> > add_ln93_fu_721_p2;
    sc_signal< sc_lv<8> > zext_ln81_fu_727_p1;
    sc_signal< sc_lv<8> > add_ln93_1_fu_730_p2;
    sc_signal< sc_lv<10> > zext_ln93_1_fu_736_p1;
    sc_signal< sc_lv<10> > p_shl1_cast_fu_740_p3;
    sc_signal< sc_lv<10> > add_ln93_2_fu_748_p2;
    sc_signal< sc_lv<10> > zext_ln82_fu_759_p1;
    sc_signal< sc_lv<10> > add_ln93_3_fu_763_p2;
    sc_signal< sc_lv<10> > tmp_9_fu_781_p3;
    sc_signal< sc_lv<12> > zext_ln89_3_fu_788_p1;
    sc_signal< sc_lv<12> > p_shl_cast_fu_774_p3;
    sc_signal< sc_lv<12> > add_ln89_2_fu_792_p2;
    sc_signal< sc_lv<12> > zext_ln89_4_fu_798_p1;
    sc_signal< sc_lv<12> > add_ln89_3_fu_801_p2;
    sc_signal< sc_lv<1> > trunc_ln84_fu_820_p1;
    sc_signal< sc_lv<1> > or_ln86_fu_823_p2;
    sc_signal< sc_lv<32> > bitcast_ln89_fu_837_p1;
    sc_signal< sc_lv<32> > bitcast_ln89_1_fu_854_p1;
    sc_signal< sc_lv<8> > tmp_fu_840_p4;
    sc_signal< sc_lv<23> > trunc_ln89_fu_850_p1;
    sc_signal< sc_lv<1> > icmp_ln89_1_fu_877_p2;
    sc_signal< sc_lv<1> > icmp_ln89_fu_871_p2;
    sc_signal< sc_lv<8> > tmp_2_fu_857_p4;
    sc_signal< sc_lv<23> > trunc_ln89_1_fu_867_p1;
    sc_signal< sc_lv<1> > icmp_ln89_3_fu_895_p2;
    sc_signal< sc_lv<1> > icmp_ln89_2_fu_889_p2;
    sc_signal< sc_lv<1> > or_ln89_fu_883_p2;
    sc_signal< sc_lv<1> > or_ln89_1_fu_901_p2;
    sc_signal< sc_lv<1> > and_ln89_fu_907_p2;
    sc_signal< sc_lv<1> > grp_fu_231_p2;
    sc_signal< sc_lv<1> > and_ln89_1_fu_913_p2;
    sc_signal< sc_lv<32> > bitcast_ln5_fu_930_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_933_p4;
    sc_signal< sc_lv<23> > trunc_ln5_fu_943_p1;
    sc_signal< sc_lv<1> > icmp_ln5_1_fu_953_p2;
    sc_signal< sc_lv<1> > icmp_ln5_fu_947_p2;
    sc_signal< sc_lv<1> > or_ln5_fu_959_p2;
    sc_signal< sc_lv<1> > and_ln5_fu_965_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<11> ap_const_lv11_640;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<8> ap_const_lv8_64;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_D368D4A5;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln80_fu_261_p2();
    void thread_add_ln81_1_fu_694_p2();
    void thread_add_ln82_1_fu_680_p2();
    void thread_add_ln83_1_fu_667_p2();
    void thread_add_ln88_1_fu_649_p2();
    void thread_add_ln88_2_fu_601_p2();
    void thread_add_ln88_fu_249_p2();
    void thread_add_ln89_1_fu_619_p2();
    void thread_add_ln89_2_fu_792_p2();
    void thread_add_ln89_3_fu_801_p2();
    void thread_add_ln89_fu_392_p2();
    void thread_add_ln93_1_fu_730_p2();
    void thread_add_ln93_2_fu_748_p2();
    void thread_add_ln93_3_fu_763_p2();
    void thread_add_ln93_fu_721_p2();
    void thread_and_ln5_fu_965_p2();
    void thread_and_ln81_1_fu_500_p2();
    void thread_and_ln81_2_fu_505_p2();
    void thread_and_ln81_3_fu_329_p2();
    void thread_and_ln81_fu_488_p2();
    void thread_and_ln82_1_fu_549_p2();
    void thread_and_ln82_2_fu_555_p2();
    void thread_and_ln82_fu_536_p2();
    void thread_and_ln89_1_fu_913_p2();
    void thread_and_ln89_2_fu_408_p2();
    void thread_and_ln89_3_fu_425_p2();
    void thread_and_ln89_4_fu_436_p2();
    void thread_and_ln89_5_fu_293_p2();
    void thread_and_ln89_6_fu_305_p2();
    void thread_and_ln89_fu_907_p2();
    void thread_and_ln92_fu_661_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state10_pp0_stage0_iter4();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage1_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_140_p4();
    void thread_ap_phi_mux_h_0_phi_fu_164_p4();
    void thread_ap_phi_mux_i_0_phi_fu_211_p4();
    void thread_ap_phi_mux_indvar_flatten117_phi_fu_129_p4();
    void thread_ap_phi_mux_indvar_flatten24_phi_fu_175_p4();
    void thread_ap_phi_mux_indvar_flatten63_phi_fu_152_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_199_p4();
    void thread_ap_phi_mux_j_0_phi_fu_223_p4();
    void thread_ap_phi_mux_w_0_phi_fu_187_p4();
    void thread_ap_ready();
    void thread_bitcast_ln5_fu_930_p1();
    void thread_bitcast_ln89_1_fu_854_p1();
    void thread_bitcast_ln89_fu_837_p1();
    void thread_c_fu_355_p2();
    void thread_grp_fu_231_p0();
    void thread_grp_fu_231_p1();
    void thread_h_fu_311_p2();
    void thread_i_fu_561_p2();
    void thread_icmp_ln5_1_fu_953_p2();
    void thread_icmp_ln5_fu_947_p2();
    void thread_icmp_ln80_fu_255_p2();
    void thread_icmp_ln81_fu_267_p2();
    void thread_icmp_ln82_fu_299_p2();
    void thread_icmp_ln83_fu_287_p2();
    void thread_icmp_ln84_fu_430_p2();
    void thread_icmp_ln89_1_fu_877_p2();
    void thread_icmp_ln89_2_fu_889_p2();
    void thread_icmp_ln89_3_fu_895_p2();
    void thread_icmp_ln89_fu_871_p2();
    void thread_icmp_ln92_1_fu_655_p2();
    void thread_icmp_ln92_2_fu_625_p2();
    void thread_icmp_ln92_fu_419_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_j_fu_812_p2();
    void thread_max_value_1_fu_919_p3();
    void thread_max_value_fu_828_p3();
    void thread_or_ln5_fu_959_p2();
    void thread_or_ln81_1_fu_323_p2();
    void thread_or_ln81_fu_441_p2();
    void thread_or_ln82_1_fu_341_p2();
    void thread_or_ln82_fu_335_p2();
    void thread_or_ln83_1_fu_571_p2();
    void thread_or_ln83_fu_566_p2();
    void thread_or_ln86_fu_823_p2();
    void thread_or_ln89_1_fu_901_p2();
    void thread_or_ln89_fu_883_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl1_cast_fu_740_p3();
    void thread_p_shl_cast_fu_774_p3();
    void thread_select_ln5_fu_971_p3();
    void thread_select_ln81_1_fu_460_p3();
    void thread_select_ln81_2_fu_467_p3();
    void thread_select_ln81_3_fu_480_p3();
    void thread_select_ln81_4_fu_493_p3();
    void thread_select_ln81_5_fu_700_p3();
    void thread_select_ln81_fu_445_p3();
    void thread_select_ln82_1_fu_524_p3();
    void thread_select_ln82_2_fu_754_p3();
    void thread_select_ln82_3_fu_542_p3();
    void thread_select_ln82_4_fu_686_p3();
    void thread_select_ln82_fu_347_p3();
    void thread_select_ln83_1_fu_589_p3();
    void thread_select_ln83_2_fu_607_p3();
    void thread_select_ln83_3_fu_630_p3();
    void thread_select_ln83_4_fu_638_p3();
    void thread_select_ln83_5_fu_673_p3();
    void thread_select_ln83_fu_577_p3();
    void thread_select_ln89_1_fu_361_p3();
    void thread_select_ln89_2_fu_398_p3();
    void thread_select_ln89_3_fu_413_p3();
    void thread_select_ln89_fu_273_p3();
    void thread_shl_ln88_1_mid1_fu_516_p3();
    void thread_shl_ln88_mid1_fu_453_p3();
    void thread_shl_ln88_s_fu_472_p3();
    void thread_shl_ln_fu_237_p3();
    void thread_tmp_2_fu_857_p4();
    void thread_tmp_4_fu_933_p4();
    void thread_tmp_6_fu_368_p3();
    void thread_tmp_7_fu_380_p3();
    void thread_tmp_8_fu_710_p3();
    void thread_tmp_9_fu_781_p3();
    void thread_tmp_fu_840_p4();
    void thread_trunc_ln5_fu_943_p1();
    void thread_trunc_ln83_1_fu_585_p1();
    void thread_trunc_ln83_fu_404_p1();
    void thread_trunc_ln84_fu_820_p1();
    void thread_trunc_ln89_1_fu_867_p1();
    void thread_trunc_ln89_fu_850_p1();
    void thread_w_fu_510_p2();
    void thread_xor_ln81_fu_317_p2();
    void thread_xor_ln82_fu_531_p2();
    void thread_xor_ln89_fu_281_p2();
    void thread_zext_ln81_fu_727_p1();
    void thread_zext_ln82_fu_759_p1();
    void thread_zext_ln83_1_fu_597_p1();
    void thread_zext_ln83_2_fu_615_p1();
    void thread_zext_ln83_fu_245_p1();
    void thread_zext_ln84_fu_645_p1();
    void thread_zext_ln89_1_fu_376_p1();
    void thread_zext_ln89_2_fu_388_p1();
    void thread_zext_ln89_3_fu_788_p1();
    void thread_zext_ln89_4_fu_798_p1();
    void thread_zext_ln89_5_fu_807_p1();
    void thread_zext_ln89_fu_707_p1();
    void thread_zext_ln93_1_fu_736_p1();
    void thread_zext_ln93_2_fu_769_p1();
    void thread_zext_ln93_fu_717_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
