{"vcs1":{"timestamp_begin":1682328131.580419742, "rt":0.90, "ut":0.25, "st":0.12}}
{"vcselab":{"timestamp_begin":1682328132.521019215, "rt":1.58, "ut":0.21, "st":0.28}}
{"link":{"timestamp_begin":1682328134.129602838, "rt":2.15, "ut":0.06, "st":1.75}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682328131.277620590}
{"VCS_COMP_START_TIME": 1682328131.277620590}
{"VCS_COMP_END_TIME": 1682328137.497394766}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339932}}
{"stitch_vcselab": {"peak_mem": 238988}}
