	component audio_clock is
		port (
			audio_pll_0_audio_clk_clk   : out std_logic;        -- clk
			audio_pll_0_ref_clk_clk     : in  std_logic := 'X'; -- clk
			audio_pll_0_ref_reset_reset : in  std_logic := 'X'  -- reset
		);
	end component audio_clock;

