Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct 23 14:41:29 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |            6024 |         1841 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |            2283 |          783 |
| Yes          | No                    | Yes                    |            4390 |         1045 |
| Yes          | Yes                   | No                     |            1056 |          296 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                           Enable Signal                          |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  Series_recombination_loop/rst_1 |                                                                  | rst                                                       |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | inputs/p_2_in                                                    | Series_recombination_loop/rst_1                           |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | inputs/p_2_in                                                    | Series_recombination_loop/AS[0]                           |                1 |              2 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/count_delay                            | rst                                                       |                1 |              4 |         4.00 |
|  CLOCK/inst/clk_sys              | inputs/byte_select_temp[3]_i_1_n_0                               | Series_recombination_loop/AS[0]                           |                2 |             10 |         5.00 |
|  CLOCK/inst/clk_sys              |                                                                  |                                                           |                7 |             11 |         1.57 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/count3                                 | rst                                                       |                7 |             29 |         4.14 |
|  CLOCK/inst/clk_sys              | inputs/count[0]_i_2_n_0                                          | inputs/count[0]_i_1_n_0                                   |                8 |             32 |         4.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state_reg[0] | rst                                                       |                8 |             32 |         4.00 |
| ~CLOCK/inst/clk_sys              |                                                                  | rst                                                       |               10 |             35 |         3.50 |
|  CLOCK/inst/clk_sys              | inputs/hold[1]_i_1_n_0                                           | Series_recombination_loop/AS[0]                           |               13 |             50 |         3.85 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/orderi0      | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order0       | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/orderi0      | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order0       | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi0      | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order0       | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/orderi0      | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/order0       | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/orderi0      | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/orderi0      | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order0       | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order0       | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[7].DFT_TD_DSP/order0       | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[7].DFT_TD_DSP/orderi0      | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/orderi0      | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/order0       | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/rst_0 |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0        |                                                           |               46 |            114 |         2.48 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0] | rst                                                       |               35 |            124 |         3.54 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/pos_reg[15]0                           |                                                           |               44 |            162 |         3.68 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/rst_0        |                                                           |              160 |            342 |         2.14 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/E[0]         | rst                                                       |              105 |            372 |         3.54 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/E[0]         |                                                           |              273 |            641 |         2.35 |
|  CLOCK/inst/clk_sys              | inputs/FFT_ready_i_1_n_0                                         | rst                                                       |              315 |           1042 |         3.31 |
|  CLOCK/inst/clk_sys              |                                                                  | Series_recombination_loop/rst_0                           |              362 |           1216 |         3.36 |
|  CLOCK/inst/clk_sys              |                                                                  | Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/AR[0] |              494 |           1330 |         2.69 |
|  CLOCK/inst/clk_sys              | inputs/FFT_ready_i_1_n_0                                         |                                                           |              260 |           2048 |         7.88 |
|  CLOCK/inst/clk_sys              | inputs/count111_out                                              | rst                                                       |              557 |           2724 |         4.89 |
|  CLOCK/inst/clk_sys              |                                                                  | rst                                                       |              975 |           3443 |         3.53 |
+----------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


