## This is a most popular repository list for SystemVerilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 8762 | 683 | 25 | 1 year, 4 months ago | [tiny-gpu](https://github.com/adam-maj/tiny-gpu)/1 | A minimal GPU design in Verilog to learn how GPUs work from the ground up |
| 2975 | 897 | 1772 | 3 days ago | [opentitan](https://github.com/lowRISC/opentitan)/2 | OpenTitan: Open source silicon root of trust |
| 1634 | 648 | 238 | a month ago | [ibex](https://github.com/lowRISC/ibex)/3 | Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. |
| 1604 | 530 | 30 | a month ago | [aws-fpga](https://github.com/aws/aws-fpga)/4 | Official repository of the AWS EC2 FPGA Hardware and Software Development Kit |
| 1377 | 311 | 64 | 19 days ago | [axi](https://github.com/pulp-platform/axi)/5 | AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication |
| 1233 | 28 | 10 | 4 years ago | [MinecraftHDL](https://github.com/itsfrank/MinecraftHDL)/6 | A Verilog synthesis flow for Minecraft redstone circuits |
| 1202 | 130 | 16 | 1 year, 7 months ago | [hdmi](https://github.com/hdl-util/hdmi)/7 | Send video/audio over HDMI on an FPGA |
| 1121 | 473 | 63 | 4 months ago | [cv32e40p](https://github.com/openhwgroup/cv32e40p)/8 | CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform |
| 1100 | 109 | 20 | 1 year, 2 months ago | [rsd](https://github.com/rsd-devel/rsd)/9 | RSD: RISC-V Out-of-Order Superscalar Processor |
| 1091 | 124 | 11 | 10 months ago | [VeriGPU](https://github.com/hughperkins/VeriGPU)/10 | OpenSource GPU, in Verilog, loosely based on RISC-V ISA |
| 941 | 75 | 0 | a month ago | [tiny-tpu](https://github.com/tiny-tpu-v2/tiny-tpu)/11 | A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1 |
| 935 | 308 | 4 | 10 months ago | [scr1](https://github.com/syntacore/scr1)/12 | SCR1 is a high-quality open-source RISC-V MCU core in Verilog |
| 898 | 233 | 24 | 2 years ago | [Cores-VeeR-EH1](https://github.com/chipsalliance/Cores-VeeR-EH1)/13 | VeeR EH1 core |
| 873 | 134 | 11 | 5 years ago | [swerv_eh1](https://github.com/westerndigitalcorporation/swerv_eh1)/14 | A directory of Western Digital‚Äôs RISC-V SweRV Cores |
| 738 | 192 | 70 | 6 days ago | [black-parrot](https://github.com/black-parrot/black-parrot)/15 | A Linux-capable RISC-V multicore for and by the world |
| 727 | 66 | 9 | 8 months ago | [projf-explore](https://github.com/projf/projf-explore)/16 | Project F brings FPGAs to life with exciting open-source designs you can build on. |
| 694 | 64 | 5 | 5 months ago | [lets-prove-leftpad](https://github.com/hwayne/lets-prove-leftpad)/17 | Proving leftpad correct two-dozen different ways |
| 660 | 178 | 45 | 3 days ago | [common_cells](https://github.com/pulp-platform/common_cells)/18 | Common SystemVerilog components |
| 608 | 110 | 171 | 5 hours ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/19 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 602 | 149 | 49 | 2 years ago | [lowrisc-chip](https://github.com/lowRISC/lowrisc-chip)/20 | The root repo for lowRISC project and FPGA demos. |
| 601 | 102 | 0 | 5 years ago | [nontrivial-mips](https://github.com/trivialmips/nontrivial-mips)/21 | NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux. |
| 571 | 224 | 0 | 4 years ago | [uvmprimer](https://github.com/raysalemi/uvmprimer)/22 | Contains the code examples from The UVM Primer Book sorted by chapters. |
| 532 | 141 | 55 | 27 days ago | [cvfpu](https://github.com/openhwgroup/cvfpu)/23 | Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats. |
| 513 | 122 | 34 | 2 years ago | [pulp](https://github.com/pulp-platform/pulp)/24 | This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores. |
| 440 | 185 | 132 | 1 year, 3 months ago | [pulpissimo](https://github.com/pulp-platform/pulpissimo)/25 | This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster. |
| 432 | 178 | 5 | 8 years ago | [SystemVerilogReference](https://github.com/VerificationExcellence/SystemVerilogReference)/26 | training labs and examples |
| 425 | 118 | 8 | 1 year, 3 months ago | [tvip-axi](https://github.com/taichi-ishitani/tvip-axi)/27 | AMBA AXI VIP |
| 419 | 80 | 3 | 2 years ago | [USTC-RVSoC](https://github.com/WangXuan95/USTC-RVSoC)/28 | An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. Âü∫‰∫éFPGAÁöÑRISC-V SoCÔºåÂåÖÂê´‰∏Ä‰∏™RV32I CPU„ÄÅ‰∏Ä‰∏™ÁÆÄÂçïÂèØÊâ©Â±ïÁöÑÊÄªÁ∫ø„ÄÅ‰∏Ä‰∫õÂ§ñËÆæ„ÄÇ |
| 415 | 312 | 34 | 18 days ago | [cvw](https://github.com/openhwgroup/cvw)/29 | CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F,  M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals. |
| 395 | 40 | 6 | 6 years ago | [deepfloat](https://github.com/facebookresearch/deepfloat)/30 | An exploration of log domain "alternative floating point" for hardware ML/AI accelerators. |
| 394 | 73 | 11 | 21 days ago | [taxi](https://github.com/fpganinja/taxi)/31 | AXI, AXI stream, Ethernet, and PCIe components in System Verilog |
| 393 | 111 | 1 | 2 years ago | [100DaysOfRTL](https://github.com/raulbehl/100DaysOfRTL)/32 | 100 Days of RTL |
| 386 | 59 | 6 | 3 months ago | [RV12](https://github.com/RoaLogic/RV12)/33 | RISC-V CPU Core |
| 384 | 45 | 4 | 7 days ago | [opl3_fpga](https://github.com/gtaylormb/opl3_fpga)/34 | Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer |
| 344 | 83 | 68 | 2 days ago | [sv-tests](https://github.com/chipsalliance/sv-tests)/35 | Test suite designed to check compliance with the SystemVerilog standard. |
| 319 | 59 | 19 | 7 months ago | [verilog-eval](https://github.com/NVlabs/verilog-eval)/36 | Verilog evaluation benchmark for large language model |
| 300 | 80 | 17 | 2 years ago | [NiteFury-and-LiteFury](https://github.com/RHSResearchLLC/NiteFury-and-LiteFury)/37 | Public repository for Litefury & Nitefury |
| 297 | 89 | 31 | 3 months ago | [Cores-VeeR-EL2](https://github.com/chipsalliance/Cores-VeeR-EL2)/38 | VeeR EL2 Core |
| 291 | 85 | 11 | 2 months ago | [Coyote](https://github.com/fpgasystems/Coyote)/39 | Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms. |
| 282 | 61 | 0 | 7 years ago | [logic](https://github.com/tymonx/logic)/40 | CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. |
| 281 | 156 | 2 | 6 years ago | [UVMReference](https://github.com/VerificationExcellence/UVMReference)/41 | Reference examples and short projects using UVM Methodology |
| 273 | 86 | 40 | 5 days ago | [riscv-dbg](https://github.com/pulp-platform/riscv-dbg)/42 | RISC-V Debug Support for our PULP RISC-V Cores |
| 273 | 97 | 49 | a month ago | [verilog-mode](https://github.com/veripool/verilog-mode)/43 | Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org. |
| 268 | 66 | 0 | 2 days ago | [APS](https://github.com/MPSU/APS)/44 | –ú–µ—Ç–æ–¥–∏—á–µ—Å–∫–∏–µ –º–∞—Ç–µ—Ä–∏–∞–ª—ã –ø–æ —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–µ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä—ã RISC-V |
| 266 | 71 | 96 | 3 months ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/45 | Tile based architecture designed for computing efficiency, scalability and generality |
| 245 | 52 | 36 | 10 months ago | [cv32e40x](https://github.com/openhwgroup/cv32e40x)/46 | 4 stage, in-order, compute RISC-V core based on the CV32E40P |
| 243 | 59 | 14 | 2 years ago | [Cores-VeeR-EH2](https://github.com/chipsalliance/Cores-VeeR-EH2)/47 | None |
| 228 | 44 | 30 | 4 months ago | [FlooNoC](https://github.com/pulp-platform/FlooNoC)/48 | A Fast, Low-Overhead On-chip Network |
| 227 | 53 | 0 | 1 year, 10 months ago | [snitch](https://github.com/pulp-platform/snitch)/49 | ‚õî DEPRECATED ‚õî Lean but mean RISC-V system! |
| 218 | 45 | 3 | 5 years ago | [SuperScalar-RISCV-CPU](https://github.com/risclite/SuperScalar-RISCV-CPU)/50 | SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz. |
| 215 | 16 | 2 | 9 months ago | [eurorack-pmod](https://github.com/apfaudio/eurorack-pmod)/51 | A eurorack-friendly audio frontend compatible with many FPGA boards, based on the AK4619VN audio CODEC. |
| 215 | 20 | 4 | 7 months ago | [SoomRV](https://github.com/mathis-s/SoomRV)/52 | A simple superscalar out-of-order RISC-V microprocessor |
| 211 | 59 | 1 | 1 year, 5 months ago | [fpga-npu](https://github.com/intel/fpga-npu)/53 | None |
| 211 | 9 | 11 | 7 months ago | [openfpga-NES](https://github.com/agg23/openfpga-NES)/54 | NES for the Analogue Pocket |
| 206 | 65 | 108 | 8 months ago | [svunit](https://github.com/svunit/svunit)/55 | None |
| 199 | 102 | 2 | 8 years ago | [uvm-tutorial-for-candy-lo](https://github.com/cluelogic/uvm-tutorial-for-candy-lovers)/56 | Source code repo for UVM Tutorial for Candy Lovers |
| 196 | 29 | 0 | 8 years ago | [systemverilog.io](https://github.com/subbdue/systemverilog.io)/57 | Code used in |
| 195 | 24 | 0 | 3 years ago | [riscv-simple-sv](https://github.com/tilk/riscv-simple-sv)/58 | A simple RISC V core for teaching |
| 192 | 25 | 13 | a day ago | [MiSTeryNano](https://github.com/MiSTle-Dev/MiSTeryNano)/59 | Atari STE MiSTery core for the Tang Nano FPGAs |
| 191 | 50 | 5 | 3 years ago | [tnoc](https://github.com/taichi-ishitani/tnoc)/60 | Network on Chip Implementation written in SytemVerilog |
| 189 | 83 | 56 | 10 days ago | [NES_MiSTer](https://github.com/MiSTer-devel/NES_MiSTer)/61 | None |
| 187 | 65 | 91 | 2 months ago | [core-v-mcu](https://github.com/openhwgroup/core-v-mcu)/62 | This is the CORE-V MCU project, hosting CORE-V's embedded-class cores. |
| 184 | 22 | 4 | 11 months ago | [starshipraider](https://github.com/azonenberg/starshipraider)/63 | Open hardware test equipment |
| 183 | 38 | 16 | 25 days ago | [iDMA](https://github.com/pulp-platform/iDMA)/64 | A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA) |
| 183 | 18 | 1 | 1 year, 1 month ago | [tiny-tpu-old](https://github.com/eevaain/tiny-tpu-old)/65 | A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1. |
| 181 | 44 | 9 | 1 year, 7 months ago | [coolgirl-famicom-multicar](https://github.com/ClusterM/coolgirl-famicom-multicart)/66 | Ultimate multigame cartridge for Nintendo Famicom |
| 180 | 68 | 0 | 7 years ago | [AMBA_APB_SRAM](https://github.com/courageheart/AMBA_APB_SRAM)/67 | AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).  |
| 176 | 37 | 1 | 10 months ago | [ravenoc](https://github.com/aignacio/ravenoc)/68 | RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications |
| 175 | 30 | 10 | 26 days ago | [axi-crossbar](https://github.com/dpretet/axi-crossbar)/69 | An AXI4 crossbar implementation in SystemVerilog |
| 174 | 34 | 2 | 4 months ago | [sv-tutorial](https://github.com/ARC-Lab-UF/sv-tutorial)/70 | SystemVerilog Tutorial |
| 169 | 31 | 0 | 5 years ago | [CSE240D-Hierarchical_Mesh](https://github.com/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2)/71 | A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator |
| 166 | 16 | 18 | 1 year, 11 months ago | [Saturn_MiSTer](https://github.com/srg320/Saturn_MiSTer)/72 | None |
| 157 | 28 | 2 | 10 months ago | [VGK-DMA-BYPASS](https://github.com/kilmu1337/VGK-DMA-BYPASS)/73 | None |
| 155 | 65 | 1 | 9 years ago | [AHB2](https://github.com/GodelMachine/AHB2)/74 | AMBA AHB 2.0 VIP in SystemVerilog UVM |
| 153 | 32 | 4 | 4 years ago | [fx68k](https://github.com/ijor/fx68k)/75 | FX68K 68000 cycle accurate SystemVerilog core |
| 152 | 38 | 5 | 4 years ago | [AXI](https://github.com/kumarrishav14/AXI)/76 | VIP for AXI Protocol |
| 150 | 27 | 5 | 10 months ago | [cv32e40s](https://github.com/openhwgroup/cv32e40s)/77 | 4 stage, in-order, secure RISC-V core based on the CV32E40P |
| 145 | 35 | 8 | 11 months ago | [RecoNIC](https://github.com/Xilinx/RecoNIC)/78 | RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing. |
| 145 | 70 | 1 | 3 months ago | [UVM-Examples](https://github.com/mayurkubavat/UVM-Examples)/79 | UVM examples and projects |
| 139 | 72 | 8 | 2 months ago | [croc](https://github.com/pulp-platform/croc)/80 | A PULP SoC for education, easy to understand and extend with a full flow for a physical design. |
| 130 | 15 | 1 | 7 months ago | [ViT-FPGA-TPU](https://github.com/gnodipac886/ViT-FPGA-TPU)/81 | FPGA based Vision Transformer accelerator (Harvard CS205) |
| 129 | 44 | 0 | 7 years ago | [NoCRouter](https://github.com/agalimberti/NoCRouter)/82 | RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni |
| 129 | 31 | 2 | a month ago | [register_interface](https://github.com/pulp-platform/register_interface)/83 | Generic Register Interface (contains various adapters) |
| 128 | 26 | 0 | 4 years ago | [RISC-V-Vector](https://github.com/ic-lab-duth/RISC-V-Vector)/84 | Vector processor for RISC-V vector ISA |
| 128 | 49 | 3 | 5 years ago | [zcash-fpga](https://github.com/ZcashFoundation/zcash-fpga)/85 | Zcash FPGA acceleration engine |
| 128 | 105 | 3 | 3 days ago | [basics-graphics-music](https://github.com/yuri-panchul/basics-graphics-music)/86 | FPGA exercise for beginners |
| 128 | 59 | 0 | 7 years ago | [axi-uvm](https://github.com/marcoz001/axi-uvm)/87 | yet another AXI testbench repo. ;)  This is for my UVM practice.  https://marcoz001.github.io/axi-uvm/ |
| 127 | 80 | 22 | 8 months ago | [open-nic-shell](https://github.com/Xilinx/open-nic-shell)/88 | AMD OpenNIC Shell includes the HDL source files |
| 125 | 4 | 0 | 2 years ago | [analogue-pocket-utils](https://github.com/agg23/analogue-pocket-utils)/89 | Collection of IP and information on how to develop for openFPGA and Analogue Pocket |
| 123 | 24 | 2 | 3 years ago | [AXI-SDCard-High-Speed-Con](https://github.com/lizhirui/AXI-SDCard-High-Speed-Controller)/90 | A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s) |
| 122 | 3 | 1 | 1 year, 4 months ago | [fpga-tamagotchi](https://github.com/agg23/fpga-tamagotchi)/91 | Tamagotchi P1 for Analogue Pocket and MiSTer |
| 121 | 37 | 2 | 1 year, 3 months ago | [FEC](https://github.com/dshekhalev/FEC)/92 | FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo) |
| 121 | 28 | 4 | 2 months ago | [cva5](https://github.com/openhwgroup/cva5)/93 | The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations. |
| 119 | 51 | 0 | 6 months ago | [SystemVerilogCourse](https://github.com/mbits-mirafra/SystemVerilogCourse)/94 | This is a detailed SystemVerilog course  |
| 117 | 23 | 2 | 3 months ago | [Shuhai](https://github.com/RC4ML/Shuhai)/95 | Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA [FCCM 20] |
| 116 | 38 | 1 | 2 years ago | [FPGA-SATA-HBA](https://github.com/WangXuan95/FPGA-SATA-HBA)/96 | A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. ‰∏Ä‰∏™Âü∫‰∫éXilinx FPGA‰∏≠ÁöÑGTHÁöÑSATA hostÊéßÂà∂Âô®ÔºåÁî®Êù•ËØªÂÜôÁ°¨Áõò„ÄÇ |
| 115 | 10 | 0 | a month ago | [pequeno_riscv](https://github.com/iammituraj/pequeno_riscv)/97 | Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA. |
| 115 | 117 | 2 | 3 months ago | [systemverilog-homework](https://github.com/yuri-panchul/systemverilog-homework)/98 | SystemVerilog language-oriented exercises |
| 113 | 23 | 9 | 2 months ago | [cheriot-ibex](https://github.com/microsoft/cheriot-ibex)/99 | cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core. |
| 112 | 62 | 105 | 4 days ago | [caliptra-rtl](https://github.com/chipsalliance/caliptra-rtl)/100 | HW Design Collateral  for Caliptra RoT IP |
| 112 | 46 | 1 | 7 years ago | [Deep-Neural-Network-Hardw](https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator)/101 | SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software |
| 111 | 28 | 3 | 2 years ago | [hero](https://github.com/pulp-platform/hero)/102 | Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware. |
| 111 | 39 | 3 | 4 years ago | [wav-lpddr-hw](https://github.com/waviousllc/wav-lpddr-hw)/103 | Wavious DDR (WDDR) Physical interface (PHY) Hardware |
| 110 | 19 | 4 | 8 months ago | [edn8-pro-pub](https://github.com/krikzz/edn8-pro-pub)/104 | EverDrive N8 PRO dev sources |
| 108 | 31 | 8 | 18 days ago | [pulp_cluster](https://github.com/pulp-platform/pulp_cluster)/105 | The multi-core cluster of a PULP system. |
| 108 | 38 | 0 | 7 years ago | [ISP_UVM](https://github.com/nelsoncsc/ISP_UVM)/106 | A Framework for Design and Verification of Image Processing Applications using UVM |
| 108 | 11 | 1 | a month ago | [sargantana](https://github.com/bsc-loca/sargantana)/107 | None |
| 108 | 35 | 0 | 6 years ago | [TrivialMIPS](https://github.com/trivialmips/TrivialMIPS)/108 | MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support |
| 106 | 6 | 0 | 22 days ago | [FazyRV](https://github.com/meiniKi/FazyRV)/109 | A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants. |
| 106 | 52 | 9 | 6 months ago | [kria-vitis-platforms](https://github.com/Xilinx/kria-vitis-platforms)/110 | Kria Vitis platforms and overlays |
| 105 | 16 | 0 | 2 months ago | [hpu_fpga](https://github.com/zama-ai/hpu_fpga)/111 | Zama's Homomorphic Processing Unit implementation on FPGA |
| 104 | 11 | 8 | 8 months ago | [mega-ed-pub](https://github.com/krikzz/mega-ed-pub)/112 | Mega EverDrive dev sources |
| 104 | 18 | 5 | 2 years ago | [pspin](https://github.com/spcl/pspin)/113 | PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing |
| 104 | 24 | 1 | 5 years ago | [AXI4_Interconnect](https://github.com/Verdvana/AXI4_Interconnect)/114 | AXIÊÄªÁ∫øËøûÊé•Âô® |
| 104 | 34 | 4 | 7 months ago | [intel-fpga-bbb](https://github.com/OPAE/intel-fpga-bbb)/115 | Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs |
| 103 | 30 | 2 | 6 years ago | [parallella-riscv](https://github.com/eliaskousk/parallella-riscv)/116 | RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards |
| 102 | 26 | 18 | 1 year, 3 months ago | [riscv-iommu](https://github.com/zero-day-labs/riscv-iommu)/117 | IOMMU IP compliant with the RISC-V IOMMU Specification v1.0 |
| 102 | 10 | 3 | 6 years ago | [tiny-synth](https://github.com/gundy/tiny-synth)/118 | Verilog code for a simple synth module; developed on TinyFPGA BX |
| 102 | 36 | 2 | 5 months ago | [The-FPGA-Programming-Hand](https://github.com/PacktPublishing/The-FPGA-Programming-Handbook-Second-Edition)/119 | Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt |
| 100 | 14 | 1 | 1 year, 5 days ago | [reDIP-SID](https://github.com/daglem/reDIP-SID)/120 | MOS 6581 / 8580 SID FPGA emulation platform |
| 98 | 22 | 1 | 2 years ago | [AHB-to-APB-Bridge-Verific](https://github.com/Siddhi-95/AHB-to-APB-Bridge-Verification)/121 | Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology. |
| 98 | 21 | 1 | 1 year, 11 days ago | [UH-JLS](https://github.com/WangXuan95/UH-JLS)/122 | An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. ‰∏Ä‰∏™Ë∂ÖÈ´òÊÄßËÉΩÁöÑFPGA JPEG-LSÁºñÁ†ÅÂô®ÔºåÁî®Êù•ËøõË°åÊó†ÊçüÂõæÂÉèÂéãÁº©„ÄÇ |
| 97 | 22 | 2 | 2 years ago | [uvm-verilator](https://github.com/chipsalliance/uvm-verilator)/123 | None |
| 97 | 28 | 8 | 1 year, 25 days ago | [uvm-core](https://github.com/accellera-official/uvm-core)/124 | None |
| 97 | 12 | 1 | 5 months ago | [muntjac](https://github.com/lowRISC/muntjac)/125 | 64-bit multicore Linux-capable RISC-V processor |
| 96 | 27 | 0 | 5 years ago | [axi4-interface](https://github.com/mmxsrup/axi4-interface)/126 | AXI4 and AXI4-Lite interface definitions |
| 93 | 27 | 1 | 1 year, 4 months ago | [ahb3lite_interconnect](https://github.com/RoaLogic/ahb3lite_interconnect)/127 | AHB3-Lite Interconnect |
| 90 | 36 | 5 | a month ago | [cv-hpdcache](https://github.com/openhwgroup/cv-hpdcache)/128 | RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores |
| 89 | 44 | 1 | 6 months ago | [fpga-partial-reconfig](https://github.com/intel/fpga-partial-reconfig)/129 | Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow |
| 89 | 15 | 2 | 3 days ago | [cgra4ml](https://github.com/KastnerRG/cgra4ml)/130 | An Open Workflow to Build Custom SoCs and run Deep Models at the Edge |
| 88 | 15 | 3 | 2 months ago | [nerv](https://github.com/YosysHQ/nerv)/131 | Naive Educational RISC V processor |
| 88 | 50 | 0 | 8 years ago | [SystemVerilogAssertions](https://github.com/VerificationExcellence/SystemVerilogAssertions)/132 | Examples and reference for System Verilog Assertions |
| 87 | 20 | 1 | 15 days ago | [yuu_ahb](https://github.com/seabeam/yuu_ahb)/133 | UVM AHB VIP |
| 86 | 8 | 0 | 3 months ago | [HaDes-V](https://github.com/tscheipel/HaDes-V)/134 | HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board. |
| 85 | 27 | 35 | a day ago | [Saturn_MiSTer](https://github.com/MiSTer-devel/Saturn_MiSTer)/135 | Sega Saturn for MiSTer |
| 84 | 26 | 15 | 4 years ago | [LM-RISCV-DV](https://github.com/Lampro-Mellon/LM-RISCV-DV)/136 | An Open-Source Design and Verification Environment for RISC-V |
| 83 | 38 | 3 | 8 years ago | [uvm_agents](https://github.com/dovstamler/uvm_agents)/137 | UVM agents |
| 81 | 26 | 1 | 7 years ago | [SystemVerilogSHA256](https://github.com/unixb0y/SystemVerilogSHA256)/138 | SHA256 in (System-) Verilog / Open Source FPGA Miner |
| 81 | 15 | 18 | 3 years ago | [prjuray](https://github.com/f4pga/prjuray)/139 | Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format. |
| 80 | 35 | 0 | 1 year, 5 months ago | [BrianHG-DDR3-Controller](https://github.com/BrianHGinc/BrianHG-DDR3-Controller)/140 | DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port.  VGA/HDMI multiwindow video controller with alpha-blended layers.  Docs & TBs included. |
| 79 | 29 | 8 | 10 years ago | [amiq_apb](https://github.com/amiq-consulting/amiq_apb)/141 | SystemVerilog VIP for AMBA APB protocol |
| 79 | 31 | 0 | 7 years ago | [DDR4MemoryController](https://github.com/ananthbhat94/DDR4MemoryController)/142 | HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution. |
| 78 | 8 | 0 | a month ago | [writeups](https://github.com/Pusty/writeups)/143 | Writeups for CTFs |
| 76 | 41 | 1 | 4 years ago | [h265_decoder](https://github.com/tishi43/h265_decoder)/144 | H265 decoder write in verilog, verified on Xilinx ZYNQ7035 |
| 76 | 23 | 2 | 6 years ago | [System-Verilog-Packet-Lib](https://github.com/sach/System-Verilog-Packet-Library)/145 | System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers |
| 76 | 7 | 4 | 24 days ago | [enso](https://github.com/crossroadsfpga/enso)/146 | Ens≈ç is a high-performance streaming interface for NIC-application communication. |
| 76 | 18 | 5 | 2 months ago | [redmule](https://github.com/pulp-platform/redmule)/147 | None |
| 75 | 21 | 0 | 10 days ago | [DisplayPort](https://github.com/Parretto/DisplayPort)/148 | DisplayPort IP-core |
| 75 | 9 | 17 | 2 years ago | [kronos](https://github.com/SonalPinto/kronos)/149 | Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations |
| 74 | 22 | 2 | 7 years ago | [svaunit](https://github.com/amiq-consulting/svaunit)/150 | SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA) |
| 74 | 29 | 20 | 1 year, 4 months ago | [core-v-xif](https://github.com/openhwgroup/core-v-xif)/151 | RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions |
| 74 | 27 | 2 | 3 years ago | [eth_vlg](https://github.com/hypernyan/eth_vlg)/152 | None |
| 74 | 19 | 3 | 6 years ago | [chipfail-glitcher](https://github.com/chipfail/chipfail-glitcher)/153 | None |
| 74 | 13 | 2 | 3 years ago | [sigma_delta_converters](https://github.com/davemuscle/sigma_delta_converters)/154 | Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components |
| 73 | 13 | 1 | 1 year, 1 month ago | [Toolbox](https://github.com/HDLForBeginners/Toolbox)/155 | None |
| 73 | 10 | 0 | 1 year, 8 months ago | [Verilog-SystemVerilog-Gui](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide)/156 | Verilog/SystemVerilog Guide |
| 71 | 12 | 15 | 1 year, 4 months ago | [CX](https://github.com/grayresearch/CX)/157 | Proposed RISC-V Composable Custom Extensions Specification |
| 71 | 16 | 0 | 5 years ago | [mipi-csi-2](https://github.com/hdl-util/mipi-csi-2)/158 | Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA |
| 69 | 42 | 3 | 4 years ago | [axi4_vip](https://github.com/muneebullashariff/axi4_vip)/159 | Verification IP for APB protocol |
| 68 | 27 | 3 | 1 year, 8 months ago | [labs-with-cva6](https://github.com/sifferman/labs-with-cva6)/160 | Advanced Architecture Labs with CVA6 |
| 68 | 4 | 9 | 1 year, 11 months ago | [fpga-gameandwatch](https://github.com/agg23/fpga-gameandwatch)/161 | Game and Watch for Analogue Pocket and MiSTer |
| 67 | 14 | 4 | 14 days ago | [antikernel-ipcores](https://github.com/azonenberg/antikernel-ipcores)/162 | FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations |
| 66 | 35 | 8 | 10 days ago | [tech_cells_generic](https://github.com/pulp-platform/tech_cells_generic)/163 | Technology dependent cells instantiated in the design for generic process (simulation, FPGA) |
| 66 | 13 | 0 | 4 years ago | [DDR4_controller](https://github.com/oprecomp/DDR4_controller)/164 | None |
| 66 | 29 | 2 | 1 year, 6 months ago | [ddr5_phy](https://github.com/Shehab-Naga/ddr5_phy)/165 | DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision |
| 66 | 21 | 3 | 16 days ago | [axi_riscv_atomics](https://github.com/pulp-platform/axi_riscv_atomics)/166 | AXI Adapter(s) for RISC-V Atomic Operations |
| 64 | 30 | 12 | 4 years ago | [riscv-vip](https://github.com/jerralph/riscv-vip)/167 | For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug |
| 64 | 19 | 0 | 1 year, 11 months ago | [async_FIFO](https://github.com/dadongshangu/async_FIFO)/168 | This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me.  The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng) |
| 64 | 7 | 138 | a day ago | [silver](https://github.com/melt-umn/silver)/169 | An attribute grammar-based programming language for composable language extensions |
| 64 | 16 | 0 | 3 years ago | [DDR5_PHY_WriteOperation](https://github.com/abdelrhman-oun/DDR5_PHY_WriteOperation)/170 | None |
| 63 | 5 | 0 | 4 months ago | [dokifive_p50](https://github.com/julienfdev/dokifive_p50)/171 | None |
| 63 | 6 | 0 | 10 months ago | [Convolutional-Neural-Netw](https://github.com/Kobzon86/Convolutional-Neural-Network-using-SystemVerilog)/172 | Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS ) |
| 63 | 15 | 1 | 2 months ago | [openeye-CamSI](https://github.com/chili-chips-ba/openeye-CamSI)/173 | A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards. |
| 63 | 28 | 5 | 3 years ago | [davos](https://github.com/fpgasystems/davos)/174 | Distributed Accelerator OS |
| 61 | 9 | 5 | 3 days ago | [zerosoc](https://github.com/siliconcompiler/zerosoc)/175 | Demo SoC for SiliconCompiler. |
| 60 | 9 | 1 | 4 years ago | [SNN-FPGA](https://github.com/CestSansImportance/SNN-FPGA)/176 | Spiking Neural Network RTL Implementation |
| 60 | 4 | 0 | 2 years ago | [Design-Pattern-in-SV](https://github.com/hanysalah/Design-Pattern-in-SV)/177 | This repo is created to include illustrative examples on object oriented design pattern in SV |
| 60 | 26 | 3 | 2 years ago | [10g-low-latency-ethernet](https://github.com/ttchisholm/10g-low-latency-ethernet)/178 | 10G Low Latency Ethernet |
| 59 | 14 | 1 | 1 year, 4 months ago | [axi_dma](https://github.com/aignacio/axi_dma)/179 | General Purpose AXI Direct Memory Access |
| 58 | 19 | 10 | a month ago | [S32X_MiSTer](https://github.com/MiSTer-devel/S32X_MiSTer)/180 | Sega 32X implementation for MiSTer |
| 58 | 5 | 0 | 3 days ago | [esnet-smartnic-hw](https://github.com/esnet/esnet-smartnic-hw)/181 | ESnet SmartNIC hardware design repository. |
| 58 | 14 | 1 | 8 years ago | [clarvi](https://github.com/ucam-comparch/clarvi)/182 | Clarvi simple RISC-V processor for teaching |
| 58 | 14 | 3 | 11 months ago | [sauria](https://github.com/bsc-loca/sauria)/183 | SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator based on a GeMM systolic array engine. |
| 57 | 28 | 1 | 12 years ago | [uvm](https://github.com/accellera/uvm)/184 | None |
| 57 | 18 | 0 | 5 years ago | [fpga_snark_prover](https://github.com/bsdevlin/fpga_snark_prover)/185 | An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs |
| 56 | 40 | 0 | 11 years ago | [combinator-uvm](https://github.com/doswellf/combinator-uvm)/186 | UVM Testbench For SystemVerilog Combinator Implementation |
| 56 | 6 | 1 | 6 years ago | [fpga-flight-controller](https://github.com/kvablack/fpga-flight-controller)/187 | Final project for CS 429H (computer architecture), fall freshman year. Built over the course of 2 weeks. |
| 56 | 14 | 0 | 4 years ago | [ahb2apb-bridge](https://github.com/Travissss/ahb2apb-bridge)/188 | An  uvm verification env for ahb2apb bridge |
| 55 | 14 | 1 | 5 years ago | [Async_FIFO_Verification](https://github.com/akzare/Async_FIFO_Verification)/189 | Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM. |
| 54 | 22 | 0 | 6 years ago | [example_uvm](https://github.com/emwzq/example_uvm)/190 | UVMÂÆûÊàòÈöè‰π¶Ê∫êÁ†Å |
| 54 | 8 | 0 | 5 years ago | [cdc](https://github.com/dpretet/cdc)/191 | Repository gathering basic modules for CDC purpose |
| 53 | 9 | 2 | 3 years ago | [fwrisc](https://github.com/Featherweight-IP/fwrisc)/192 | Featherweight RISC-V implementation |
| 53 | 23 | 4 | 7 years ago | [fpu](https://github.com/pulp-platform/fpu)/193 | None |
| 53 | 8 | 1 | 3 years ago | [riscv-proc](https://github.com/NAvi349/riscv-proc)/194 | 32-bit 5-Stage Pipelined RISC V RV32I Core |
| 52 | 4 | 0 | a month ago | [RTLStructLib](https://github.com/Weiyet/RTLStructLib)/195 | RTL data structure |
| 51 | 28 | 2 | 10 years ago | [amba3-vip](https://github.com/luuvish/amba3-vip)/196 | amba3 apb/axi vip |
| 51 | 12 | 0 | 4 years ago | [tinyGPU](https://github.com/shehanmunasinghe/tinyGPU)/197 | tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog |
| 51 | 16 | 8 | 3 years ago | [bigpulp](https://github.com/pulp-platform/bigpulp)/198 | ‚õî DEPRECATED ‚õî RISC-V manycore accelerator for HERO, bigPULP hardware platform |
| 51 | 15 | 1 | 5 years ago | [altera-pcie](https://github.com/makestuff/altera-pcie)/199 | Simple framework for building PCIe-based solutions for Altera FPGAs |
| 50 | 16 | 0 | 5 years ago | [SPI-Interface](https://github.com/Anjali-287/SPI-Interface)/200 | UVM Testbench to verify serial transmission of data between SPI master and slave |
| 50 | 23 | 1 | 9 years ago | [fpga-hash-table](https://github.com/johan92/fpga-hash-table)/201 | Simple hash table on Verilog (SystemVerilog) |
| 50 | 0 | 0 | 5 years ago | [gateware](https://github.com/swetland/gateware)/202 | A collection of little open source FPGA hobby projects |
| 50 | 18 | 0 | 1 year, 8 months ago | [UVMCourse](https://github.com/mbits-mirafra/UVMCourse)/203 | Structured UVM Course |
| 50 | 14 | 1 | 9 years ago | [openhmc](https://github.com/unihd-cag/openhmc)/204 | openHMC - an open source Hybrid Memory Cube Controller |
| 50 | 16 | 3 | 8 months ago | [common_verification](https://github.com/pulp-platform/common_verification)/205 | SystemVerilog modules and classes commonly used for verification |
| 50 | 3 | 0 | a month ago | [risc-v-single-cycle](https://github.com/martinKindall/risc-v-single-cycle)/206 | A Single Cycle Risc-V 32 bit CPU |
| 49 | 13 | 5 | 5 months ago | [ITA](https://github.com/pulp-platform/ITA)/207 | None |
| 49 | 17 | 1 | 6 years ago | [UART](https://github.com/darthsider/UART)/208 | UART design in SV and verification using UVM and SV |
| 49 | 7 | 0 | 3 years ago | [Hands-on-FPGA-class](https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class)/209 | None |
| 49 | 10 | 0 | 6 years ago | [zynq-sandbox](https://github.com/swetland/zynq-sandbox)/210 | a playground for xilinx zynq fpga experiments |
| 49 | 4 | 1 | 4 years ago | [RISC-V-Pipelined-Processo](https://github.com/AkeelMedina22/RISC-V-Pipelined-Processor)/211 | A Verilog based 5-stage fully functional pipelined RISC-V Processor code. |
| 49 | 6 | 0 | 4 years ago | [Superscalar-HIT-Core-NSCS](https://github.com/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020)/212 | a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog |
| 48 | 40 | 4 | 8 months ago | [LUMOS](https://github.com/IUST-Computer-Organization/LUMOS)/213 | Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor |
| 48 | 29 | 0 | 9 years ago | [FM_Radio](https://github.com/pbing/FM_Radio)/214 | Simple mono FM Radio. |
| 48 | 81 | 4 | 4 years ago | [i2c_vip](https://github.com/muneebullashariff/i2c_vip)/215 | Verification IP for I2C protocol |
| 48 | 13 | 0 | 5 years ago | [vdf-fpga](https://github.com/supranational/vdf-fpga)/216 | Implementation of an RSA VDF evaluator targeting FPGAs. |
| 48 | 13 | 0 | 3 years ago | [uvm_example](https://github.com/howard789/uvm_example)/217 | This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/ |
| 48 | 6 | 0 | 4 years ago | [ctf-writeups](https://github.com/hyperreality/ctf-writeups)/218 | Detailed writeups of how I solved infosec Capture The Flag (CTF) challenges |
| 47 | 23 | 3 | 2 years ago | [uvm_gen](https://github.com/hjking/uvm_gen)/219 | UVM Generator |
| 47 | 11 | 1 | 7 years ago | [virtio](https://github.com/tymonx/virtio)/220 | Virtio implementation in SystemVerilog |
| 47 | 9 | 6 | 4 years ago | [svreal](https://github.com/sgherbst/svreal)/221 | Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats |
| 47 | 17 | 8 | 6 months ago | [zynq-parrot](https://github.com/black-parrot-hdk/zynq-parrot)/222 | BlackParrot on Zynq |
| 46 | 26 | 5 | 3 years ago | [axi_mem_if](https://github.com/pulp-platform/axi_mem_if)/223 | Simple single-port AXI memory interface |
| 46 | 18 | 2 | 4 years ago | [pp-sp-reference-design](https://github.com/j-marjanovic/pp-sp-reference-design)/224 | None |
| 46 | 7 | 3 | 3 years ago | [croyde-riscv](https://github.com/ben-marshall/croyde-riscv)/225 | A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions. |
| 45 | 9 | 1 | 4 years ago | [proto245](https://github.com/esynr3z/proto245)/226 | üî¥ SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol) |
| 45 | 12 | 0 | 2 years ago | [fpga-ethernet-udp](https://github.com/adamchristiansen/fpga-ethernet-udp)/227 | An HDL design for sending data over Ethernet |
| 45 | 20 | 2 | 1 year, 4 months ago | [ahb3lite_apb_bridge](https://github.com/RoaLogic/ahb3lite_apb_bridge)/228 | Parameterised Asynchronous AHB3-Lite to APB4 Bridge. |
| 45 | 5 | 0 | 5 months ago | [reDIP-CIA](https://github.com/daglem/reDIP-CIA)/229 | MOS 6520 PIA / MOS 6522 VIA / MOS 6526/8520/8521 CIA replacement |
| 45 | 23 | 1 | 5 years ago | [UVM-APB_RAL](https://github.com/JoseIuri/UVM-APB_RAL)/230 | This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT. |
| 44 | 12 | 1 | 3 years ago | [XS-Verilog-Library](https://github.com/OpenXiangShan/XS-Verilog-Library)/231 | None |
| 44 | 14 | 0 | 3 years ago | [JSONinSV](https://github.com/zhouchuanrui/JSONinSV)/232 | JSON lib in Systemverilog |
| 44 | 10 | 1 | 1 year, 28 days ago | [riscv-aia](https://github.com/zero-day-labs/riscv-aia)/233 | AIA IP compliant with the RISC-V AIA spec |
| 44 | 3 | 0 | 1 year, 2 months ago | [LainCore](https://github.com/LainChip/LainCore)/234 | Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven. |
| 44 | 12 | 2 | 8 years ago | [NAND-Flash-Memory-Control](https://github.com/vinodsake/NAND-Flash-Memory-Controller-verification)/235 | None |
| 44 | 9 | 0 | 8 years ago | [zedboard_axi4_master_burs](https://github.com/k0nze/zedboard_axi4_master_burst_example)/236 | Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard) |
| 44 | 17 | 1 | 8 years ago | [easyUVM](https://github.com/nelsoncsc/easyUVM)/237 | A simple UVM example with DPI  |
| 44 | 8 | 0 | a month ago | [pzbcm](https://github.com/pezy-computing/pzbcm)/238 | Basic Common Modules |
| 44 | 3 | 0 | 5 years ago | [FDU1.1-NSCSCC](https://github.com/NSCSCC-2020-Fudan/FDU1.1-NSCSCC)/239 | Â§çÊó¶Â§ßÂ≠¶FDU1.1ÈòüÂú®Á¨¨ÂõõÂ±ä‚ÄúÈæôËäØÊùØ‚ÄùÁöÑÂèÇËµõ‰ΩúÂìÅ |
| 44 | 10 | 0 | a month ago | [UnarySim](https://github.com/diwu1990/UnarySim)/240 | This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top Pick for 2020. |
| 44 | 20 | 1 | 2 years ago | [intel-training-modules](https://github.com/ARC-Lab-UF/intel-training-modules)/241 | None |
| 43 | 7 | 0 | 2 years ago | [PDPU](https://github.com/qleenju/PDPU)/242 | PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications |
| 43 | 11 | 0 | 2 months ago | [riscv-tests-intro](https://github.com/riscv-tests-intro/riscv-tests-intro)/243 | –û—Ç–∫—Ä—ã—Ç—ã–π –æ–∑–Ω–∞–∫–æ–º–∏—Ç–µ–ª—å–Ω—ã–π –∫—É—Ä—Å "–í–≤–µ–¥–µ–Ω–∏–µ –≤ —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω—É—é –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏—é RISC-V —è–¥–µ—Ä" |
| 43 | 17 | 4 | 4 years ago | [apb-uart-uvm-env](https://github.com/Lampro-Mellon/apb-uart-uvm-env)/244 | None |
| 43 | 9 | 0 | 7 years ago | [fpga-virtual-console](https://github.com/Harry-Chen/fpga-virtual-console)/245 | VT220-compatible console on Cyclone IV EP4CE55F23I7 |
| 43 | 16 | 5 | 1 year, 4 months ago | [plic](https://github.com/RoaLogic/plic)/246 | Platform Level Interrupt Controller |
| 42 | 7 | 2 | 5 years ago | [CHIPKIT](https://github.com/whatmough/CHIPKIT)/247 | CHIPKIT: An agile, reusable open-source framework for rapid test chip development |
| 42 | 3 | 2 | 17 days ago | [NanoMac](https://github.com/MiSTle-Dev/NanoMac)/248 | A Macintosh Plus inside an FPGA |
| 42 | 7 | 2 | 2 years ago | [SVA-AXI4-FVIP](https://github.com/YosysHQ-GmbH/SVA-AXI4-FVIP)/249 | YosysHQ SVA AXI Properties |
| 42 | 15 | 1 | 2 years ago | [100-Days-of-RTL-code](https://github.com/KOTHAVANI/100-Days-of-RTL-code)/250 | None |
| 42 | 9 | 0 | 4 years ago | [axi_vip_demo](https://github.com/esynr3z/axi_vip_demo)/251 | Xilinx AXI VIP example of use |
| 41 | 7 | 1 | 9 years ago | [fpga_fast_serial_sort](https://github.com/Poofjunior/fpga_fast_serial_sort)/252 |  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially |
| 41 | 13 | 0 | 11 years ago | [DDR4Sim](https://github.com/bhunt2/DDR4Sim)/253 | DDR4 Simulation Project in System Verilog |
| 41 | 13 | 1 | 7 months ago | [uvm_tb_gen](https://github.com/brentwang-lab/uvm_tb_gen)/254 | This is for uvm_tb_gen |
| 41 | 10 | 2 | 5 years ago | [custom_uvm_report_server](https://github.com/kaushalmodi/custom_uvm_report_server)/255 | Customized UVM Report Server |
| 40 | 19 | 0 | 5 years ago | [DeepFreeze](https://github.com/ARM-software/DeepFreeze)/256 | None |
| 40 | 13 | 0 | 10 years ago | [aes128-hdl](https://github.com/mbgh/aes128-hdl)/257 | A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process. |
| 40 | 2 | 0 | 10 days ago | [tang-nano-9k--riscv--cach](https://github.com/calint/tang-nano-9k--riscv--cache-psram)/258 | RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card |
| 38 | 10 | 1 | 3 years ago | [DUA](https://github.com/microsoft/DUA)/259 | DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing. |
| 38 | 18 | 0 | 2 years ago | [nes_ecp5](https://github.com/ironsteel/nes_ecp5)/260 | NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board |
| 38 | 6 | 0 | 4 years ago | [justctf-2019](https://github.com/justcatthefish/justctf-2019)/261 | justCTF 2019 challenges sources |
| 38 | 17 | 0 | 3 years ago | [ece_4305](https://github.com/aseddin/ece_4305)/262 | Code associated with Cal Poly Pomona's ECE 4305 |
| 38 | 9 | 2 | 6 months ago | [AutoChip](https://github.com/shailja-thakur/AutoChip)/263 | None |
| 38 | 10 | 0 | 6 years ago | [PIEO-Scheduler](https://github.com/vishal1303/PIEO-Scheduler)/264 | A Fast, Scalable and Programmable Packet Scheduler in Hardware |
| 38 | 10 | 0 | 2 months ago | [DV-Interview-Prep-Guide](https://github.com/chinthacharan/DV-Interview-Prep-Guide)/265 | Design Verification Engineer interview preparation guide. |
| 38 | 5 | 1 | 1 year, 5 months ago | [my_verilog_projects](https://github.com/dumpo/my_verilog_projects)/266 | Êï∞Â≠óICÁßãÊãõÈ°πÁõÆ„ÄÅÊâãÊíï‰ª£Á†Å |
| 37 | 8 | 0 | 3 years ago | [axi_vip_master](https://github.com/nahidrn/axi_vip_master)/267 | Sample UVM code for axi ram dut |
| 37 | 11 | 1 | 5 years ago | [csi2_rx](https://github.com/hellgate202/csi2_rx)/268 | MIPI CSI-2 RX |
| 37 | 14 | 1 | 5 years ago | [UVM_Verification](https://github.com/avashist003/UVM_Verification)/269 | Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence |
| 37 | 3 | 0 | 17 hours ago | [XT_RISC-V_Soc](https://github.com/XuanTongYao/XT_RISC-V_Soc)/270 | ‰∏Ä‰∏™ÊûÅÂÖ∂ÁÆÄÊòìÁöÑRV32IÊåá‰ª§ÈõÜÂçïÊ†∏MCUÔºåÁî®Êà∑Á∫ß‰∏éÁâπÊùÉÁ∫ßÊîØÊåÅÔºå‰ªÖËøêË°åÊú∫Âô®Ê®°Âºè„ÄÇ |
| 37 | 33 | 43 | 3 months ago | [axi4_avip](https://github.com/mbits-mirafra/axi4_avip)/271 | None |
| 37 | 4 | 0 | 1 year, 3 months ago | [CDIM](https://github.com/Maxpicca-Li/CDIM)/272 | CQU Dual Issue Machine |
| 36 | 13 | 0 | 6 years ago | [usb20dev](https://github.com/esynr3z/usb20dev)/273 | USB 2.0 FS Device controller IP core written in SystemVerilog |
| 36 | 3 | 1 | 10 months ago | [fplib](https://github.com/SkyworksSolutionsInc/fplib)/274 | Fixed point math library for SystemVerilog |
| 36 | 9 | 0 | 1 year, 6 months ago | [OpenC910_Modified](https://github.com/Advanced-Microelectronics-Group/OpenC910_Modified)/275 | commit rtl and build cosim env |
| 36 | 1 | 4 | 2 years ago | [openfpga-pokemonmini](https://github.com/agg23/openfpga-pokemonmini)/276 | None |
| 36 | 9 | 0 | 9 years ago | [systemverilog-design-patt](https://github.com/tenthousandfailures/systemverilog-design-patterns)/277 | None |
| 36 | 3 | 0 | 8 months ago | [NTUEE_DIGITAL_CIRCUIT_LAB](https://github.com/shawntsai0312/NTUEE_DIGITAL_CIRCUIT_LAB_24FALL)/278 | NTUEE Digital Circuit Lab 24Fall |
| 36 | 12 | 9 | 4 months ago | [FPGA_pract](https://github.com/MPSU/FPGA_pract)/279 | –ú–µ—Ç–æ–¥–∏—á–µ—Å–∫–∏–µ –º–∞—Ç–µ—Ä–∏–∞–ª—ã –∫—É—Ä—Å–∞ "–ü—Ä–∞–∫—Ç–∏–∫—É–º –ø–æ –ü–õ–ò–°" |
| 35 | 7 | 0 | 4 years ago | [FPGA-OS](https://github.com/WukLab/FPGA-OS)/280 | None |
| 35 | 11 | 1 | 2 years ago | [tarsier](https://github.com/raiker/tarsier)/281 | None |
| 35 | 14 | 0 | 12 years ago | [UVM](https://github.com/chiggs/UVM)/282 | Mirror of the Universal Verification Methodology from sourceforge |
| 35 | 15 | 0 | 8 years ago | [uvm_debug](https://github.com/uvmdebug/uvm_debug)/283 | UVM interactive debug library |
| 35 | 11 | 1 | 4 years ago | [ava-core](https://github.com/AI-Vector-Accelerator/ava-core)/284 | A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8) |
| 35 | 7 | 17 | 8 days ago | [adams-bridge](https://github.com/chipsalliance/adams-bridge)/285 | Post-Quantum Cryptography IP Core (Crystals-Dilithium) |
| 35 | 11 | 11 | 2 months ago | [i3c-core](https://github.com/chipsalliance/i3c-core)/286 | None |
| 35 | 35 | 0 | 8 years ago | [Sampling-Model](https://github.com/MatrixAINetwork/Sampling-Model)/287 | Hardware of sampling model |
| 35 | 14 | 0 | 7 years ago | [AES](https://github.com/cjdrake/AES)/288 | Advanced Encryption Standard (AES) SystemVerilog Core |
| 35 | 11 | 11 | 10 months ago | [tnCart](https://github.com/buppu3/tnCart)/289 | FPGA cartridge for MSX |
| 35 | 4 | 0 | 1 year, 5 months ago | [SystemVerilog-For-Verific](https://github.com/karimmahmoud22/SystemVerilog-For-Verification)/290 | None |
| 35 | 7 | 0 | 2 years ago | [SSRL_work](https://github.com/wenxuan-hu/SSRL_work)/291 | work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework |
| 35 | 3 | 0 | 2 years ago | [100DaysofRTL](https://github.com/snbk001/100DaysofRTL)/292 | 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Counter, Mux using case, JK flip flop, T flip flop, positive edge detection, Priority encoder, Barrel shifter, Signed Magnitude adder, Free Running Counter, Mod-m Counter, Edge Detector mealy Moore |
| 34 | 5 | 0 | 3 years ago | [rtl-fuzz-lab](https://github.com/ekiwi/rtl-fuzz-lab)/293 | A Modular Open-Source Hardware Fuzzing Framework |
| 34 | 16 | 0 | 4 months ago | [MPSoC-DV](https://github.com/PacoReinaCampo/MPSoC-DV)/294 | Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 34 | 7 | 0 | 1 year, 6 months ago | [Pre_Silicon-AHB-to_APB-Ve](https://github.com/Ghonimo/Pre_Silicon-AHB-to_APB-Verification)/295 | Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. üåâüöÄ |
| 34 | 16 | 1 | 7 years ago | [combinational-bnn](https://github.com/EEESlab/combinational-bnn)/296 | System Verilog code describing a fully combinational binarized neural network. |
| 34 | 14 | 0 | 8 years ago | [AMBA_AXI3](https://github.com/yvnr4you/AMBA_AXI3)/297 | System Verilog and Emulation. Written all the five channels. |
| 34 | 12 | 0 | 6 years ago | [Sirius](https://github.com/name1e5s/Sirius)/298 | Asymmetric dual issue in-order microprocessor. |
| 34 | 16 | 1 | 3 months ago | [Tiny_But_Mighty_I2C_Maste](https://github.com/0xArt/Tiny_But_Mighty_I2C_Master_Verilog)/299 | I2C Master Verilog module |
| 34 | 7 | 0 | 8 years ago | [sv_image](https://github.com/nelsoncsc/sv_image)/300 | Reusable image processing modules in SystemVerilog |
| 34 | 1 | 0 | 4 years ago | [Pathsy](https://github.com/NotCamelCase/Pathsy)/301 | Simple Path Tracer on an FPGA |
| 34 | 21 | 2 | 5 years ago | [ZX_Spectrum-128K_MIST](https://github.com/sorgelig/ZX_Spectrum-128K_MIST)/302 | ZX Spectrum 128K for MIST Board |
| 34 | 11 | 0 | 1 year, 4 months ago | [uvm_tb_cross_bar](https://github.com/yuravg/uvm_tb_cross_bar)/303 | SystemVerilog UVM testbench example |
| 34 | 29 | 2 | 7 months ago | [Hamming-ECC](https://github.com/RoaLogic/Hamming-ECC)/304 | Hamming ECC Encoder and Decoder to protect memories |
| 33 | 6 | 0 | 3 years ago | [SystemVerilog-Bitmap-Libr](https://github.com/Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP)/305 | Bitmap Processing Library & AXI-Stream Video Image VIP |
| 33 | 0 | 0 | 2 years ago | [openfpga-spacerace](https://github.com/ericlewis/openfpga-spacerace)/306 | FPGA implementation of Arcade Space Race (Atari, 1973) for Analogue Pocket. |
| 33 | 12 | 0 | 6 years ago | [ahb3_uvm_tb](https://github.com/designsolver/ahb3_uvm_tb)/307 | AMBA 3 AHB UVM TB |
| 32 | 7 | 4 | 2 years ago | [riscv-multi-core-lotr](https://github.com/amichai-bd/riscv-multi-core-lotr)/308 | RISCV core RV32I/E.4 threads in a ring architecture   |
| 32 | 11 | 0 | 5 years ago | [yuu_apb](https://github.com/seabeam/yuu_apb)/309 | UVM APB VIP, part of AMBA3&AMBA4 feature supported |
| 32 | 2 | 3 | 6 years ago | [nanoFOX](https://github.com/Dmitriy0111/nanoFOX)/310 | A small RISC-V core (SystemVerilog) |
| 32 | 15 | 0 | 6 years ago | [anycore-riscv-src](https://github.com/anycore/anycore-riscv-src)/311 | The RTL source for AnyCore RISC-V |
| 32 | 9 | 0 | 10 years ago | [USBCore](https://github.com/ObKo/USBCore)/312 | USB Full-Speed/Hi-Speed Device Controller core for FPGA |
| 32 | 6 | 0 | 2 years ago | [fpga_practice](https://github.com/wdxm657/fpga_practice)/313 | None |
| 32 | 12 | 1 | 4 years ago | [sv-1800-2012](https://github.com/gvekony/sv-1800-2012)/314 | IEEE Std 1800‚Ñ¢-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definition for VS Code |
| 32 | 3 | 0 | 3 years ago | [FPGA-Video-Processing](https://github.com/georgeyhere/FPGA-Video-Processing)/315 | Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA |
| 32 | 16 | 0 | 8 years ago | [hw_interview_questions](https://github.com/pengwubj/hw_interview_questions)/316 | A collection of commonly asked RTL design interview questions |
| 32 | 9 | 5 | 2 years ago | [azadi-soc](https://github.com/merledu/azadi-soc)/317 | Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip. |
| 31 | 13 | 2 | 9 years ago | [jtag_dpi](https://github.com/pulp-platform/jtag_dpi)/318 | JTAG DPI module for SystemVerilog RTL simulations |
| 31 | 17 | 0 | 8 years ago | [second_edition](https://github.com/advanced-uvm/second_edition)/319 | Code for the second edition of Advanced UVM. |
| 31 | 5 | 0 | 1 year, 2 months ago | [svx](https://github.com/mxg/svx)/320 | SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity |
| 31 | 28 | 55 | 4 months ago | [pyslint](https://github.com/AsFigo/pyslint)/321 | SystemVerilog Linter based on pyslang |
| 31 | 4 | 37 | 4 years ago | [dragonphy2](https://github.com/StanfordVLSI/dragonphy2)/322 | Open Source PHY v2 |
| 31 | 7 | 0 | 4 months ago | [SoC-DV](https://github.com/PacoReinaCampo/SoC-DV)/323 | System on Chip verified with UVM/OSVVM/FV |
| 31 | 5 | 3 | 11 months ago | [friscv](https://github.com/dpretet/friscv)/324 | RISCV CPU implementation in SystemVerilog |
| 31 | 11 | 0 | 1 year, 11 months ago | [DRIM-S](https://github.com/ic-lab-duth/DRIM-S)/325 | DUTH RISC-V Superscalar Microprocessor |
| 31 | 4 | 1 | 4 months ago | [nim-systemverilog-dpic](https://github.com/kaushalmodi/nim-systemverilog-dpic)/326 | Using Nim to interface with SystemVerilog test benches via DPI-C |
| 31 | 3 | 0 | 6 years ago | [fpga-guitar-pedal](https://github.com/carsonrobles/fpga-guitar-pedal)/327 | FPGA based guitar effect station. |
| 31 | 2 | 0 | 1 year, 1 month ago | [wired](https://github.com/gmlayer0/wired)/328 | Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor. |
| 31 | 3 | 0 | 3 years ago | [AES](https://github.com/Open-Source-Hardware-Initiative/AES)/329 | Open Source AES |
| 31 | 12 | 2 | 3 years ago | [axi4_avip](https://github.com/muneeb-mbytes/axi4_avip)/330 | Development of AXI4 Accelerated VIP |
| 30 | 5 | 0 | 4 years ago | [NekoIchi](https://github.com/ecilasun/NekoIchi)/331 | A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board |
| 30 | 14 | 0 | 1 year, 1 day ago | [riscvISACOV](https://github.com/riscv-verification/riscvISACOV)/332 | SystemVerilog Functional Coverage for RISC-V ISA |
| 30 | 10 | 2 | 4 months ago | [serial_link](https://github.com/pulp-platform/serial_link)/333 | A simple, scalable, source-synchronous, all-digital DDR link |
| 30 | 17 | 0 | 5 years ago | [ExtremeDV_UVM](https://github.com/zhajio1988/ExtremeDV_UVM)/334 | UVM resource from github, run simulation use YASAsim flow |
| 30 | 20 | 5 | 2 years ago | [yamm](https://github.com/amiq-consulting/yamm)/335 | YAMM package repository |
| 30 | 5 | 0 | 4 years ago | [RISC-V-Vector-Processor](https://github.com/martinriis/RISC-V-Vector-Processor)/336 | 256-bit vector processor based on the RISC-V vector (V) extension |
| 30 | 5 | 0 | a month ago | [megaboom](https://github.com/The-OpenROAD-Project/megaboom)/337 | None |
| 30 | 8 | 1 | 1 year, 10 months ago | [tvip-apb](https://github.com/taichi-ishitani/tvip-apb)/338 | Verification IP for AMBA APB Protocol |
| 30 | 4 | 0 | 4 years ago | [de10lite-hdl](https://github.com/hildebrandmw/de10lite-hdl)/339 | Verilog for interacting with components of the DE10-Lite board. |
| 30 | 9 | 0 | 6 years ago | [Verification-of-FIFO-usin](https://github.com/gokulbalagopal/Verification-of-FIFO-using-SystemVerilog)/340 | Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog. Created components like generator, driver, monitor, scoreboard, interface, environment, and testbench.  |
| 30 | 16 | 0 | 7 years ago | [uvm-components](https://github.com/pulp-platform/uvm-components)/341 | Contains commonly used UVM components (agents, environments and tests). |
| 29 | 3 | 0 | 5 years ago | [i2c](https://github.com/hdl-util/i2c)/342 | Fully featured implementation of Inter-IC (I2C) bus master for FPGAs |
| 29 | 4 | 0 | 8 years ago | [verilog-sid-mos6581](https://github.com/thomask77/verilog-sid-mos6581)/343 | MOS6581 SID chip emulator in SystemVerilog |
| 29 | 9 | 0 | 5 years ago | [basic_cache_core](https://github.com/ljgibbslf/basic_cache_core)/344 | None |
| 29 | 6 | 0 | 11 months ago | [env-xs-ov-00-bpu](https://github.com/XS-MLVP/env-xs-ov-00-bpu)/345 | È¶ôÂ±±ÂæÆÊû∂ÊûÑÂºÄÊîæÈ™åËØÅÁ¨¨‰∏ÄÊúüÔºöÊòÜÊòéÊπñBPUÊ®°ÂùóUTÊµãËØïÊ®°ÂùóÂèäÁéØÂ¢É |
| 29 | 15 | 0 | 2 years ago | [axi-bfm](https://github.com/muzafferkal/axi-bfm)/346 | AXI3 Bus Functional Models (Initiator & Target)  |
| 29 | 4 | 2 | a month ago | [SiYuan](https://github.com/xjtuiair-cag/SiYuan)/347 | A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS |
| 29 | 6 | 0 | 7 years ago | [mil1553-spi](https://github.com/zhelnio/mil1553-spi)/348 | MIL-STD-1553 <-> SPI bridge |
| 29 | 20 | 0 | 5 years ago | [sdio_linux_fpga](https://github.com/balmerdx/sdio_linux_fpga)/349 | Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S) |
| 29 | 12 | 0 | 6 years ago | [ahb2apb_bridge_vip](https://github.com/designsolver/ahb2apb_bridge_vip)/350 | AHB to APB Bridge VIP |
| 29 | 5 | 5 | 1 year, 4 months ago | [libsv](https://github.com/bensampson5/libsv)/351 | An open source, parameterized SystemVerilog digital hardware IP library |
| 29 | 22 | 12 | 5 months ago | [axi_llc](https://github.com/pulp-platform/axi_llc)/352 | None |
| 29 | 4 | 11 | 5 months ago | [clic](https://github.com/pulp-platform/clic)/353 | RISC-V fast interrupt controller |
| 29 | 30 | 78 | 2 days ago | [caliptra-ss](https://github.com/chipsalliance/caliptra-ss)/354 | HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls. |
| 29 | 5 | 5 | 3 months ago | [hyperbus](https://github.com/pulp-platform/hyperbus)/355 | None |
| 29 | 24 | 2 | 5 years ago | [apb_vip](https://github.com/muneebullashariff/apb_vip)/356 | Verification IP for APB protocol |
| 28 | 1 | 0 | 3 years ago | [wd65c02](https://github.com/CompuSAR/wd65c02)/357 | Cycle accurate FPGA implementation of various 6502 CPU variants |
| 28 | 5 | 1 | 7 months ago | [RayVLite](https://github.com/ProjectLOREM/RayVLite)/358 | RayV Lite LFI & LLSI project support files. |
| 28 | 9 | 0 | 5 years ago | [virtio-fpga-bridge](https://github.com/RSPwFPGAs/virtio-fpga-bridge)/359 | Virtio front-end and back-end bridge, implemented with FPGA. |
| 28 | 2 | 0 | 1 year, 8 months ago | [veriloglabs](https://github.com/chenshuo/veriloglabs)/360 | Undergraduate digital circuit laboratory |
| 28 | 3 | 0 | 2 months ago | [trinity](https://github.com/Jpz-sdju/trinity)/361 | None |
| 28 | 8 | 0 | 4 months ago | [MPSoC-NoC](https://github.com/PacoReinaCampo/MPSoC-NoC)/362 | Network on Chip for MPSoC |
| 28 | 13 | 2 | 4 years ago | [GPCore](https://github.com/alaasal/GPCore)/363 | This is the base repo for our graduation project in AlexU 21 |
| 28 | 8 | 1 | 2 years ago | [clint](https://github.com/pulp-platform/clint)/364 | RISC-V Core Local Interrupt Controller (CLINT) |
| 27 | 9 | 1 | 8 years ago | [RFNoC-HLS-ATSC-RX](https://github.com/Xilinx/RFNoC-HLS-ATSC-RX)/365 | None |
| 27 | 4 | 0 | 9 months ago | [tot6502](https://github.com/krikzz/tot6502)/366 | None |
| 27 | 4 | 40 | 4 days ago | [bedrock-rtl](https://github.com/xlsynth/bedrock-rtl)/367 | High quality and composable RTL libraries in SystemVerilog |
| 27 | 0 | 0 | 1 year, 2 months ago | [SVK-AMBA-VIP](https://github.com/JakodYuan/SVK-AMBA-VIP)/368 | Simple AMBA VIP, Include axi/ahb/apb |
| 27 | 3 | 2 | 5 years ago | [DMA8237A](https://github.com/srishis/DMA8237A)/369 | System Verilog based RTL design of DMA controller for 8086 microprocessor based systems. |
| 27 | 3 | 0 | 4 years ago | [nerv](https://github.com/SymbioticEDA/nerv)/370 | Naive Educational RISC-V -- A simple single-stage RV32I processor |
| 27 | 5 | 0 | 2 years ago | [uvm_code_gen](https://github.com/antoinemadec/uvm_code_gen)/371 | Simple template-based UVM code generator |
| 27 | 4 | 0 | 3 years ago | [uvm-mcdf](https://github.com/KafCoppelia/uvm-mcdf)/372 | Mirror of william_william/uvm-mcdf on Gitee |
| 27 | 5 | 0 | 3 hours ago | [verilator-verification](https://github.com/antmicro/verilator-verification)/373 | Test dashboard for verification features in Verilator |
| 27 | 11 | 1 | 4 months ago | [BRISKI](https://github.com/riadhbenabdelhamid/BRISKI)/374 | BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput and compute density to increase the amount of cores in many-core design without sacrificing performance. |
| 27 | 9 | 0 | 6 years ago | [SystemVerilog-UART](https://github.com/medalotte/SystemVerilog-UART)/375 | Simple UART transmitter and receiver |
| 27 | 5 | 12 | 6 months ago | [neureka](https://github.com/pulp-platform/neureka)/376 | 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters |
| 27 | 9 | 0 | 7 years ago | [ahb_sramc](https://github.com/flyskywalker/ahb_sramc)/377 | ahb scram controller, design and verification |
| 27 | 11 | 1 | 1 year, 3 months ago | [Design-and-UVM-TB-of-RISC](https://github.com/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor)/378 | Design and UVM-TB of RISC -V Microprocessor |
| 27 | 11 | 6 | 10 years ago | [HardwareModules](https://github.com/Poofjunior/HardwareModules)/379 | A collection of portable hardware modules |
| 27 | 34 | 6 | 9 years ago | [axi_spi_slave](https://github.com/pulp-platform/axi_spi_slave)/380 | None |
| 27 | 11 | 11 | 2 years ago | [cv32e41p](https://github.com/openhwgroup/cv32e41p)/381 | 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions |
| 27 | 1 | 0 | 2 years ago | [100daysofRTL](https://github.com/hughbyrne10/100daysofRTL)/382 | 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field. |
| 27 | 11 | 0 | 1 year, 7 months ago | [aib-protocols](https://github.com/chipsalliance/aib-protocols)/383 | None |
| 26 | 5 | 1 | 10 months ago | [rtl8852ae-bar-controller-](https://github.com/Simonrak/rtl8852ae-bar-controller-pcileech)/384 | rtl8852ae bar controller pcileech |
| 26 | 7 | 0 | 10 years ago | [system-verilog-patterns](https://github.com/luuvish/system-verilog-patterns)/385 | SystemVerilog Design Patterns |
| 26 | 3 | 0 | 5 years ago | [adapter](https://github.com/NetTLP/adapter)/386 | An FPGA-based NetTLP adapter  |
| 26 | 12 | 1 | 1 year, 9 months ago | [LimeADPD](https://github.com/myriadrf/LimeADPD)/387 | Lime Adaptive Digital Predistortion |
| 26 | 5 | 1 | 9 years ago | [sv_csv_parser](https://github.com/Mochenx/sv_csv_parser)/388 | A CSV file parser, written in SystemVerilog |
| 26 | 1 | 4 | 3 months ago | [latentpacket](https://github.com/azonenberg/latentpacket)/389 | The LATENTPACKET network infrastructure platform |
| 26 | 5 | 1 | 3 years ago | [AXI-Ethernet-UVM](https://github.com/kkenshin1/AXI-Ethernet-UVM)/390 | A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM |
| 26 | 8 | 0 | 2 years ago | [Realtime-Bicubic-16X-Supe](https://github.com/Aperture-Electronic/Realtime-Bicubic-16X-SuperResolution-IP)/391 | APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS |
| 26 | 7 | 1 | 7 months ago | [uvm_axi4lite](https://github.com/smartfoxdata/uvm_axi4lite)/392 | uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol |
| 26 | 8 | 0 | 6 years ago | [cortex-m0-soft-microcontr](https://github.com/vfinotti/cortex-m0-soft-microcontroller)/393 | Soft-microcontroller implementation of an ARM Cortex-M0 |
| 26 | 6 | 1 | 4 years ago | [fasthash](https://github.com/pgroupATusc/fasthash)/394 | Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020 |
| 26 | 4 | 0 | 4 years ago | [digital_ic_verification](https://github.com/programer-guan/digital_ic_verification)/395 | Êï∞Â≠óICÈ™åËØÅÊ°à‰æãÔºàSV and UVMÔºâ |
| 26 | 2 | 0 | 3 months ago | [SR-1_SoC](https://github.com/SRB2149/SR-1_SoC)/396 | A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU |
| 26 | 5 | 0 | 6 years ago | [RISC_VERIF_DEMO_0](https://github.com/MushroomZQ/RISC_VERIF_DEMO_0)/397 | a very simple risc_cpu verification demo with uvm |
| 26 | 9 | 2 | 4 years ago | [AXI-DMA-master-verificati](https://github.com/letitbe0201/AXI-DMA-master-verification)/398 | None |
| 26 | 15 | 0 | 4 years ago | [virtio-fpga](https://github.com/RSPwFPGAs/virtio-fpga)/399 | A platform for emulating Virtio devices with FPGAs |
| 26 | 3 | 0 | 5 years ago | [MNIST_Classification_FPGA](https://github.com/grant4001/MNIST_Classification_FPGA)/400 | None |
| 26 | 7 | 1 | 5 years ago | [Gaia](https://github.com/isuckatdrifting/Gaia)/401 | Generate UVM testbench framework template files with Python 3 |
| 26 | 8 | 1 | 2 years ago | [damo_ctl_cham](https://github.com/alibaba-damo-academy/damo_ctl_cham)/402 | None |
| 25 | 5 | 2 | 6 months ago | [micro-besm](https://github.com/besm6/micro-besm)/403 | Replica of micro-BESM computer |
| 25 | 5 | 0 | 2 years ago | [RISCV-LAB](https://github.com/wenqi-wang20/RISCV-LAB)/404 | Ê∏ÖÂçéÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫Á≥ªÈõ∂Â≠óÁè≠ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂ§ßÂÆûÈ™å‰Ωú‰∏ö„ÄÇ |
| 25 | 4 | 0 | 3 years ago | [SystemVerilog_Design_Veri](https://github.com/avashist003/SystemVerilog_Design_Verification)/405 | Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog |
| 25 | 4 | 0 | 1 year, 2 months ago | [topaz](https://github.com/mxg/topaz)/406 | None |
| 25 | 6 | 0 | 5 years ago | [AXI_SRAM](https://github.com/Verdvana/AXI_SRAM)/407 | ÊîØÊåÅAXIÊÄªÁ∫øÂçèËÆÆÁöÑ8k√ó8 SP SRAM |
| 25 | 7 | 0 | 5 years ago | [sv_practice](https://github.com/harpreetbhatia/sv_practice)/408 | Practice exercises for SystemVerilog, UVM .. |
| 25 | 4 | 0 | a month ago | [Tiny-Vedas](https://github.com/siliscale/Tiny-Vedas)/409 | A highly-configurable RISC-V Core |
| 25 | 12 | 0 | 7 years ago | [simple-alu-uvm](https://github.com/A-T-Kristensen/simple-alu-uvm)/410 | This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit |
| 25 | 6 | 1 | 1 year, 2 months ago | [tue](https://github.com/taichi-ishitani/tue)/411 | Useful UVM extensions |
| 25 | 7 | 1 | 3 years ago | [System-Verilog-bootcamp](https://github.com/Suntrakanesh/System-Verilog-bootcamp)/412 | System Verilog BootCamp |
| 24 | 12 | 1 | 6 years ago | [uvm-1.2](https://github.com/gchinna/uvm-1.2)/413 | uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz |
| 24 | 3 | 2 | 19 days ago | [GettingVerilatorStartedWi](https://github.com/MikeCovrado/GettingVerilatorStartedWithUVM)/414 | Simple UVM environment for experimenting with Verilator. |
| 24 | 1 | 0 | 5 years ago | [soff-hardware-opae](https://github.com/mcrl/soff-hardware-opae)/415 | None |
| 24 | 4 | 0 | 1 year, 9 months ago | [tiny5](https://github.com/xerpi/tiny5)/416 | RISC-V Processor Implementation (RV32IM, TileLink-UL) |
| 24 | 3 | 0 | 6 years ago | [rastrgrafx](https://github.com/toivoh/rastrgrafx)/417 | FPGA implementation of a simple scanline based 2d graphics engine |
| 24 | 9 | 1 | 11 months ago | [pfr-wilson-city](https://github.com/intel/pfr-wilson-city)/418 | None |
| 24 | 4 | 1 | 2 months ago | [MX-for-FPGA](https://github.com/ebby-s/MX-for-FPGA)/419 | Implementation of Microscaling data formats in SystemVerilog. |
| 24 | 9 | 0 | 5 years ago | [fpga-webinar-2020](https://github.com/stcmtk/fpga-webinar-2020)/420 | None |
| 24 | 17 | 10 | 3 years ago | [spi_avip](https://github.com/muneeb-mbytes/spi_avip)/421 | SPI protocol Accelerated VIP  |
| 24 | 5 | 0 | 4 years ago | [UVM_Verification_for_P2S_](https://github.com/Dongtata2020/UVM_Verification_for_P2S_Data_Converter)/422 | ‰∏∫‰∫ÜÂ≠¶‰π†UVMÈ™åËØÅÁõ∏ÂÖ≥Áü•ËØÜÔºåÈúÄË¶ÅÂä®ÊâãÂ∞ùËØïÂÆûÈôÖÁöÑÈ°πÁõÆ„ÄÇ‰Ωú‰∏∫‰∏Ä‰∏™ÂàùÂ≠¶ËÄÖÔºåÈöæ‰ª•Êé•Ëß¶Âà∞ÂÆûÈôÖÁöÑÈ°πÁõÆÔºå‰∫éÊòØÊàë‰ªéÂ§èÂÆáÈóªËÄÅÂ∏àÁöÑ„ÄäVerilogÊï∞Â≠óÁ≥ªÁªüËÆæËÆ°ÊïôÁ®ã„Äã‰∏Ä‰π¶‰∏≠ÔºåÊåëÈÄâÂá∫‰∏Ä‰∏™ÁÆÄÂçïÁöÑÂ∞èËÆæËÆ°Ôºå‰Ωú‰∏∫ÊàëÁöÑÈ™åËØÅÂØπË±°ÔºåÂπ∂Âõ¥ÁªïÂÆÉÁºñÂÜô‰∫ÜUVMÈ™åËØÅÁéØÂ¢É„ÄÇ |
| 24 | 5 | 1 | 1 year, 10 months ago | [RISC-V-Pipeline](https://github.com/estufa-cin-ufpe/RISC-V-Pipeline)/423 | 32-bit 5-stage pipelined RISC-V processor in SystemVerilog |
| 24 | 8 | 16 | 1 year, 2 months ago | [core-v-mcu-uvm](https://github.com/openhwgroup/core-v-mcu-uvm)/424 | CORE-V MCU UVM Environment and Test Bench |
| 24 | 3 | 0 | 6 years ago | [sva_basics](https://github.com/openformal/sva_basics)/425 | This repository is compilation of basics of System Verilog Assertions in context of formal verification |
| 24 | 16 | 2 | 7 years ago | [Design-and-Verification-o](https://github.com/tej-chavan/Design-and-Verification-of-DDR3-Memory-Controller)/426 | The memory model was leveraged from micron.  |
| 24 | 8 | 5 | 5 months ago | [Helios_scalable_QEC](https://github.com/NamiLiy/Helios_scalable_QEC)/427 | FPGA implementation of distributed union find algorithm |
| 24 | 6 | 0 | 4 years ago | [pcieledblink](https://github.com/racerxdl/pcieledblink)/428 | Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards) |
| 24 | 0 | 0 | 1 year, 4 months ago | [aura-core](https://github.com/tastynoob/aura-core)/429 | "aura" my super-scalar O3 cpu core |
| 24 | 7 | 0 | 5 years ago | [svlib](https://github.com/recogni/svlib)/430 | svlib from http://www.verilab.com/resources/svlib/ |
| 24 | 17 | 18 | 1 year, 11 months ago | [fpu_div_sqrt_mvp](https://github.com/pulp-platform/fpu_div_sqrt_mvp)/431 | [UNRELEASED] FP div/sqrt unit for transprecision |
| 24 | 5 | 0 | 5 years ago | [UvmEnvUartApb](https://github.com/nguyenquanicd/UvmEnvUartApb)/432 | This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetigating the UVM env. |
| 24 | 10 | 1 | 5 years ago | [stream-ebpc](https://github.com/pulp-platform/stream-ebpc)/433 | Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini. |
| 24 | 15 | 0 | 7 years ago | [uvm_auto](https://github.com/mingzhang952/uvm_auto)/434 | uvm auto generator |
| 24 | 15 | 0 | 1 year, 4 months ago | [ahb3lite_memory](https://github.com/RoaLogic/ahb3lite_memory)/435 | Multi-Technology RAM with AHB3Lite interface |
| 23 | 3 | 0 | 6 years ago | [Single-Cycle-Processor](https://github.com/tianrenz2/Single-Cycle-Processor)/436 | Single-Cycle RISC-V Processor in systemverylog |
| 23 | 0 | 1 | 1 year, 1 month ago | [Tiny_LeViT_Hardware_Accel](https://github.com/BoChen-Ye/Tiny_LeViT_Hardware_Accelerator)/437 | This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer. |
| 23 | 8 | 0 | 4 years ago | [uart2bustestbench](https://github.com/hanysalah/uart2bustestbench)/438 | UVM Verification IP to uart2bus IP.  |
| 23 | 3 | 0 | 8 months ago | [108-RTL-Projects](https://github.com/Abhishek-Sharma182005/108-RTL-Projects)/439 | Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simple digital circuits to complex system designs. , you'll find valuable resources here to enhance your hardware design skills. |
| 23 | 7 | 0 | 9 years ago | [AMBA-3-AHB--LITE-Protocol](https://github.com/bvnirliptha/AMBA-3-AHB--LITE-Protocol-Design-and-Verification)/440 | -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the bus and check for protocol violations. -Implemented constraint randomization and OOPs verification techniques. |
| 23 | 13 | 0 | 7 years ago | [mil-std-1553b-soc](https://github.com/fpga-soc/mil-std-1553b-soc)/441 | development interface mil-std-1553b for system on chip |
| 23 | 4 | 0 | 5 years ago | [mipi-ccs](https://github.com/hdl-util/mipi-ccs)/442 | Control a MIPI Camera over I2C |
| 23 | 0 | 0 | 4 years ago | [SPI-UVM-Testbench](https://github.com/Mohamed-Younis/SPI-UVM-Testbench)/443 | None |
| 23 | 4 | 1 | 5 years ago | [hardware](https://github.com/supranational/hardware)/444 | Low level arithmetic primitives in RTL |
| 23 | 41 | 5 | 3 years ago | [ivl_uvm](https://github.com/AsFigo/ivl_uvm)/445 | Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach. |
| 22 | 2 | 1 | 1 year, 1 month ago | [ebrick-demo](https://github.com/zeroasiccorp/ebrick-demo)/446 | Demo: how to create a custom EBRICK |
| 22 | 2 | 0 | 5 years ago | [FPGA_Gameboy_Watch](https://github.com/dovoto/FPGA_Gameboy_Watch)/447 | Full gameboy and gameboy color Verilog Implenentation |
| 22 | 0 | 0 | 1 year, 2 months ago | [SUSTech_CS202_MineCPU](https://github.com/LunaQu4kez/SUSTech_CS202_MineCPU)/448 | SUSTech 2024 Spring CS202 Course Project RISC-V 5-Stage-Pipeline CPU |
| 22 | 1 | 0 | 1 year, 3 months ago | [buptLab-digital_design](https://github.com/agicy/buptLab-digital_design)/449 | Âåó‰∫¨ÈÇÆÁîµÂ§ßÂ≠¶ 2023-2024 Êò•Â≠£Â≠¶Êúü„ÄäÊï∞Â≠óÈÄªËæë‰∏éÊï∞Â≠óÁ≥ªÁªüËØæÁ®ãËÆæËÆ°„Äã‚Äî‚ÄîÁîµÂ≠êÈíü„ÄÅËçØÁâáË£ÖÁì∂Á≥ªÁªüÂíåË¥™ÂêÉËõá |
| 22 | 16 | 0 | 5 months ago | [synth_school_verif_tasks](https://github.com/serge0699/synth_school_verif_tasks)/450 | –†–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π –∑–∞–¥–∞–Ω–∏–π –∏ –ø—Ä–∏–º–µ—Ä–æ–≤ –Ω–∞–ø—Ä–∞–≤–ª–µ–Ω–∏—è —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω–æ–π –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏ –®–∫–æ–ª—ã —Å–∏–Ω—Ç–µ–∑–∞ —Ü–∏—Ñ—Ä–æ–≤—ã—Ö —Å—Ö–µ–º  |
| 22 | 4 | 1 | 6 years ago | [axi4lite2uart](https://github.com/JoseIuri/axi4lite2uart)/451 | This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA¬Æ) AXI4 Lite interface. |
| 22 | 10 | 0 | 4 months ago | [SoC-RISCV](https://github.com/PacoReinaCampo/SoC-RISCV)/452 | System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 22 | 12 | 3 | 3 years ago | [apb_avip](https://github.com/muneeb-mbytes/apb_avip)/453 | ABP Accelerated VIP |
| 22 | 84 | 8 | 1 year, 6 months ago | [AXI_FIFO_BFM](https://github.com/apriya-ram/AXI_FIFO_BFM)/454 | AXI4 with a FIFO integrated with VIP |
| 22 | 1 | 7 | 1 year, 1 month ago | [CedarSim.jl](https://github.com/CedarEDA/CedarSim.jl)/455 | Analog Circuit Simulator |
| 22 | 8 | 0 | 1 year, 1 month ago | [skid_buffer](https://github.com/iammituraj/skid_buffer)/456 | Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog. |
| 22 | 5 | 7 | 2 years ago | [pito_riscv](https://github.com/hossein1387/pito_riscv)/457 | A Barrel design of RV32I |
| 22 | 6 | 2 | 3 years ago | [riscv](https://github.com/QmppmQ/riscv)/458 | None |
| 22 | 8 | 0 | 5 years ago | [chronos](https://github.com/SwarmArch/chronos)/459 | The Chronos FPGA Framework to accelerate ordered applications |
| 21 | 13 | 3 | 9 years ago | [JetStream-hardware](https://github.com/maltevesper/JetStream-hardware)/460 | None |
| 21 | 1 | 0 | 2 years ago | [RISC-V-Single-Cycle-Proce](https://github.com/Fahad-Habib/RISC-V-Single-Cycle-Processor)/461 | Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA |
| 21 | 23 | 1 | 2 years ago | [go2uvm](https://github.com/go2uvm/go2uvm)/462 | Main repo for Go2UVM source code, examples and apps |
| 21 | 7 | 33 | 10 months ago | [yoYoLint](https://github.com/AsFigo/yoYoLint)/463 | SystemVerilog RTL Linter for YoSys |
| 21 | 9 | 1 | 9 months ago | [DRIM](https://github.com/ic-lab-duth/DRIM)/464 | DUTH RISC-V Microprocessor |
| 21 | 21 | 2 | 5 years ago | [axi2apb](https://github.com/pulp-platform/axi2apb)/465 | None |
| 21 | 8 | 0 | 6 years ago | [dma-driver](https://github.com/fpgasystems/dma-driver)/466 | None |
| 21 | 6 | 0 | 1 year, 1 month ago | [wifi_legacy](https://github.com/Shocka-Zulu/wifi_legacy)/467 | None |
| 21 | 4 | 1 | 2 months ago | [rp32](https://github.com/jeras/rp32)/468 | RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle). |
| 21 | 13 | 0 | 8 years ago | [fpgasimulation](https://github.com/raysalemi/fpgasimulation)/469 | Example files for the book FPGA SIMULATION |
| 21 | 28 | 4 | 7 years ago | [axi_spi_master](https://github.com/pulp-platform/axi_spi_master)/470 | None |
| 21 | 2 | 0 | 6 months ago | [verilog-format](https://github.com/jiegec/verilog-format)/471 | A naive verilog/systemverilog formatter |
| 20 | 7 | 2 | 3 years ago | [pulpino__spi_master__ip_v](https://github.com/muneeb-mbytes/pulpino__spi_master__ip_verification)/472 | To verify the SPI Master IP using the APB and SPI AVIPs |
| 20 | 2 | 0 | 2 years ago | [tinyvers](https://github.com/KULeuven-MICAS/tinyvers)/473 | TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system. |
| 20 | 1 | 0 | 5 years ago | [alibabacloud-fpga](https://github.com/aliyun/alibabacloud-fpga)/474 | None |
| 20 | 3 | 0 | 1 year, 7 months ago | [15DaysofUVM](https://github.com/Artityagi123456789/15DaysofUVM)/475 | None |
| 20 | 21 | 8 | 2 months ago | [hwpe-stream](https://github.com/pulp-platform/hwpe-stream)/476 | IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system |
| 20 | 1 | 0 | 2 months ago | [z86](https://github.com/nand2mario/z86)/477 | A pipelined 80286-class FPGA softcore CPU |
| 20 | 21 | 29 | 4 days ago | [testbenches](https://github.com/analogdevicesinc/testbenches)/478 | Testbenches for HDL projects |
| 20 | 3 | 0 | 4 years ago | [A_Formal_Tale_Chapter_I_A](https://github.com/dh73/A_Formal_Tale_Chapter_I_AMBA)/479 | AXI Formal Verification IP |
| 20 | 8 | 3 | 6 months ago | [i3c_avip](https://github.com/mbits-mirafra/i3c_avip)/480 | Verification IP project for I3C protocol  |
| 20 | 8 | 0 | 7 years ago | [Cryptography-in-Systemver](https://github.com/zhouchuanrui/Cryptography-in-Systemverilog)/481 | A collection of cryptographic algorthms implemented in SystemVerilog |
| 20 | 0 | 0 | 1 year, 8 months ago | [Digital-Circuits-and-Syst](https://github.com/krz-max/Digital-Circuits-and-Systems)/482 | [NYCU 2021 Spring] Digital Circuits and Systems |
| 20 | 3 | 0 | 8 years ago | [AMBA](https://github.com/rgwan/AMBA)/483 | Collection of IPs based on AMBA (AHB, APB, AXI) protocols |
| 20 | 1 | 0 | 6 months ago | [iceboy](https://github.com/msinger/iceboy)/484 | Game Boy clone for Lattice iCE40 FPGAs |
| 20 | 6 | 0 | 1 year, 8 months ago | [2D-Systolic-Array-Multipl](https://github.com/tms4517/2D-Systolic-Array-Multiplier)/485 | 2D Systolic Array Multiplier |
| 20 | 11 | 3 | 6 years ago | [uart_vip](https://github.com/muneebullashariff/uart_vip)/486 | Verification IP for UART protocol |
| 20 | 4 | 0 | 4 years ago | [uvm_sin_cos_table](https://github.com/vlotnik/uvm_sin_cos_table)/487 | Contains source code for sin/cos table verification using UVM |
| 20 | 0 | 0 | 10 days ago | [tang-nano-20k--riscv--cac](https://github.com/calint/tang-nano-20k--riscv--cache-sdram)/488 | RISC-V implementation of RV32I for FPGA board Tang Nano 20K utilizing on-board burst SDRAM, flash and SD card |
| 20 | 14 | 0 | 7 years ago | [FPGA-CNN](https://github.com/brianhill11/FPGA-CNN)/489 | This repo is for ECE44x (Fall2015-Spring2016) |
| 20 | 2 | 0 | 2 years ago | [softcoreA](https://github.com/ForwardCom/softcoreA)/490 | softcore for ForwardCom |
| 20 | 5 | 0 | 1 year, 6 months ago | [Formal-Verification-of-an](https://github.com/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge)/491 | Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation including a final report and project progression presentation. |
| 20 | 6 | 0 | 5 years ago | [yuu_vip_gen](https://github.com/seabeam/yuu_vip_gen)/492 | UVM VIP architecture generator |
| 20 | 1 | 0 | 2 years ago | [mips_cpu](https://github.com/martinKindall/mips_cpu)/493 | Single Cycle 32 bit MIPS |
| 20 | 2 | 2 | 14 days ago | [beehive](https://github.com/beehive-fpga/beehive)/494 | None |
| 20 | 7 | 0 | 4 months ago | [PU-RISCV](https://github.com/PacoReinaCampo/PU-RISCV)/495 | Processing Unit with RISCV-32 / RISCV-64 / RISCV-128 |
| 20 | 5 | 0 | 7 months ago | [uvm_apb](https://github.com/smartfoxdata/uvm_apb)/496 | uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol |
| 19 | 35 | 6 | 5 years ago | [axi_node](https://github.com/pulp-platform/axi_node)/497 | AXI X-Bar |
| 19 | 8 | 0 | 2 years ago | [BTHOWeN](https://github.com/ZSusskind/BTHOWeN)/498 | Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022 |
| 19 | 6 | 0 | 7 months ago | [uvm_axi](https://github.com/smartfoxdata/uvm_axi)/499 | uvm_axi is a uvm package for modeling and verifying AXI protocol |
| 19 | 0 | 1 | 10 months ago | [computer-msx](https://github.com/opengateware/computer-msx)/500 | MSX Compatible Gateware IP Core |
| 19 | 16 | 6 | 9 months ago | [apb](https://github.com/pulp-platform/apb)/501 | APB Logic |
| 19 | 11 | 0 | 6 years ago | [R2FFT](https://github.com/yoonisi/R2FFT)/502 | R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC. |
| 19 | 4 | 0 | 7 years ago | [tia-infrastructure](https://github.com/arcade-lab/tia-infrastructure)/503 | None |
| 19 | 8 | 0 | 1 year, 1 month ago | [FIFOs](https://github.com/iammituraj/FIFOs)/504 | Register-based and RAM-based FIFOs designed in Verilog/System Verilog. |
| 19 | 5 | 3 | 11 months ago | [riscv-iopmp](https://github.com/zero-day-labs/riscv-iopmp)/505 | IOPMP IP  |
| 19 | 14 | 4 | 5 years ago | [spi_vip](https://github.com/muneebullashariff/spi_vip)/506 | Verification IP for SPI protocol |
| 19 | 4 | 0 | 1 year, 1 month ago | [RV-SCNN](https://github.com/BaoBao-zhu/RV-SCNN)/507 | A Custom RISC-V Instruction Extension for SNN and CNN Computation |
| 19 | 1 | 0 | 3 years ago | [sar6502](https://github.com/CompuSAR/sar6502)/508 | 6502 FPGA implementation |
| 19 | 2 | 0 | 6 years ago | [AHB2APB-bridge-IP-core-ve](https://github.com/deekshithkrishnegowda/AHB2APB-bridge-IP-core-verification)/509 | Maven Silicon Project |
| 19 | 5 | 0 | 4 years ago | [bster](https://github.com/dpretet/bster)/510 | Implementation of a binary search tree algorithm in a FPGA/ASIC IP |
| 19 | 4 | 1 | 1 year, 5 months ago | [BBQ](https://github.com/cmu-snap/BBQ)/511 | Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24. |
| 19 | 7 | 0 | 1 year, 3 months ago | [hardware-bugbase](https://github.com/efeslab/hardware-bugbase)/512 | None |
| 19 | 7 | 0 | 11 years ago | [Drexel-ECEC575](https://github.com/JulianKemmerer/Drexel-ECEC575)/513 | None |
| 19 | 0 | 0 | 7 months ago | [GenshinCPU](https://github.com/gilgamsh/GenshinCPU)/514 | Our repository for NSCSCC |
| 19 | 7 | 0 | 8 years ago | [fpga-projects](https://github.com/alisemi/fpga-projects)/515 | FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders. |
| 19 | 8 | 0 | 1 year, 11 months ago | [Saturn](https://github.com/srg320/Saturn)/516 | None |
| 19 | 5 | 1 | 1 year, 3 months ago | [ELAU](https://github.com/pulp-platform/ELAU)/517 | None |
| 19 | 3 | 0 | 8 months ago | [uvmtb_template](https://github.com/paradigm-works/uvmtb_template)/518 | Simple UVM testbench development using the uvmtb_template files |
| 19 | 6 | 2 | 1 year, 6 months ago | [trace_debugger](https://github.com/pulp-platform/trace_debugger)/519 | Capture retired instructions of a RISC-V Core and compress them to a sequence of packets. |
| 19 | 5 | 1 | 1 year, 6 months ago | [ace](https://github.com/pulp-platform/ace)/520 | None |
| 19 | 3 | 0 | 9 months ago | [hazardflow](https://github.com/kaist-cp/hazardflow)/521 | HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK! |
| 19 | 5 | 0 | 3 years ago | [iommu-rtl](https://github.com/ved-rivos/iommu-rtl)/522 | RISC-V IOMMU in verilog |
| 19 | 1 | 0 | 5 years ago | [tn_serv](https://github.com/ciniml/tn_serv)/523 | SERV RISC-V sample for Tang Nano FPGA board |
| 19 | 1 | 0 | 4 years ago | [SNN-FPGA-Implementation](https://github.com/oshears/SNN-FPGA-Implementation)/524 | None |
| 19 | 2 | 0 | 2 years ago | [sne](https://github.com/pulp-platform/sne)/525 | None |
| 19 | 4 | 1 | 6 years ago | [EllipticCurves_SystemVeri](https://github.com/ljhsiun2/EllipticCurves_SystemVerilog)/526 | Elgamal's over Elliptic Curves |
| 19 | 10 | 2 | 6 years ago | [ariane-ethernet](https://github.com/lowRISC/ariane-ethernet)/527 | open-source Ethenet media access controller for Ariane on Genesys-2 |
| 18 | 6 | 0 | 10 months ago | [SNN-DSE](https://github.com/githubofaliyev/SNN-DSE)/528 | Hardware and software implementation of Sparsely-active SNNs |
| 18 | 9 | 0 | 2 years ago | [resnet_fpga](https://github.com/nikulshr/resnet_fpga)/529 | UCSD CSE 237D Spring '20 Course Project |
| 18 | 9 | 8 | a month ago | [obi](https://github.com/pulp-platform/obi)/530 | OBI SystemVerilog synthesizable interconnect IPs for on-chip communication |
| 18 | 1 | 2 | 1 year, 8 months ago | [epGB](https://github.com/ep2k/epGB)/531 | Game Boy / Game Boy Color emulator running on an FPGA |
| 18 | 2 | 0 | 4 years ago | [jarvisuk](https://github.com/shady831213/jarvisuk)/532 | Just A Really Very Impressive Systemverilog UVM Kit |
| 18 | 1 | 0 | 10 years ago | [uvm-utest](https://github.com/nosnhojn/uvm-utest)/533 | None |
| 18 | 7 | 1 | 1 year, 24 days ago | [dram_rtl_sim](https://github.com/pulp-platform/dram_rtl_sim)/534 | None |
| 18 | 2 | 1 | 2 years ago | [svlogger](https://github.com/dpretet/svlogger)/535 | SystemVerilog Logger  |
| 18 | 13 | 0 | 8 years ago | [gpio_agent](https://github.com/imokanj/gpio_agent)/536 | General Purpose I/O agent written in UVM |
| 18 | 4 | 12 | 7 years ago | [svmock](https://github.com/svunit/svmock)/537 | A mock framework for use with SVUnit |
| 18 | 4 | 0 | 7 years ago | [lzrw1-compression-core](https://github.com/pbridd/lzrw1-compression-core)/538 | This is the repository for a verilog implementation of a lzrw1 compression core |
| 18 | 6 | 0 | 9 years ago | [physical_coding_library](https://github.com/amiq-consulting/physical_coding_library)/539 | None |
| 18 | 6 | 0 | 5 years ago | [SpikingNeuralNet](https://github.com/nikitabuzov/SpikingNeuralNet)/540 | Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons |
| 18 | 12 | 2 | 4 months ago | [ofs-platform-afu-bbb](https://github.com/OFS/ofs-platform-afu-bbb)/541 | OFS Platform Components |
| 18 | 9 | 1 | 5 years ago | [UVM_UART_Example](https://github.com/WeiChungWu/UVM_UART_Example)/542 | An UVM example of UART |
| 18 | 6 | 0 | 7 months ago | [cv-hpdcache-verif](https://github.com/openhwgroup/cv-hpdcache-verif)/543 | Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller. |
| 18 | 3 | 1 | 4 months ago | [verilog2vhdl](https://github.com/PacoReinaCampo/verilog2vhdl)/544 | Hardware Description Language Translator |
| 18 | 1 | 0 | 6 months ago | [apb](https://github.com/iammituraj/apb)/545 | APB master and slave developed in RTL. |
| 18 | 4 | 1 | 6 years ago | [NaplesPU](https://github.com/AlessandroCilardo/NaplesPU)/546 | The official NaplesPU hardware code repository |
| 18 | 1 | 0 | 1 year, 7 months ago | [usb_pd_monitor](https://github.com/charkster/usb_pd_monitor)/547 | USB PD cc pin monitor implemented in a Tang Nano 9K FPGA. |
| 18 | 1 | 0 | 3 months ago | [TPU.sv](https://github.com/kagandikmen/TPU.sv)/548 | Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1 |
| 18 | 7 | 0 | 1 year, 11 days ago | [NPU_X_Interface](https://github.com/habibaouinti/NPU_X_Interface)/549 | Implementation of an NPU that can be integrated into a RISC- V core through X-Interface. |
| 17 | 11 | 0 | 1 year, 4 months ago | [adv_dbg_if](https://github.com/RoaLogic/adv_dbg_if)/550 | Universal Advanced JTAG Debug Interface |
| 17 | 4 | 0 | 5 months ago | [ibex_wb](https://github.com/pbing/ibex_wb)/551 | RISC-V Ibex core with Wishbone B4 interface |
| 17 | 10 | 0 | 1 year, 5 months ago | [ahb3lite_pkg](https://github.com/RoaLogic/ahb3lite_pkg)/552 | Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces |
| 17 | 5 | 0 | 4 months ago | [vhdl2verilog](https://github.com/PacoReinaCampo/vhdl2verilog)/553 | Hardware Description Language Translator |
| 17 | 2 | 0 | 5 months ago | [ApogeoRV](https://github.com/GabbedT/ApogeoRV)/554 | A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions. |
| 17 | 2 | 0 | 4 months ago | [437_OoO](https://github.com/zlagpacan/437_OoO)/555 | Dual-Core Out-of-Order MIPS CPU Design |
| 17 | 1 | 0 | 3 years ago | [AXI2APB-Bridge-Design-and](https://github.com/mahmutefil/AXI2APB-Bridge-Design-and-Verification)/556 | In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.  |
| 17 | 2 | 0 | a month ago | [3-Wide-RISC-V-OOO-RV32-IM](https://github.com/aritramanna/3-Wide-RISC-V-OOO-RV32-IM-Processor)/557 | 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism |
| 17 | 9 | 6 | 5 years ago | [hackdac_2018_beta](https://github.com/hackdac/hackdac_2018_beta)/558 | The SoC used for the beta phase of Hack@DAC 2018. |
| 17 | 3 | 0 | 1 year, 2 months ago | [Network-On-Chip](https://github.com/mohasnik/Network-On-Chip)/559 | RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer units, routing units, switch allocators, switches, routers, and nodes, along with comprehensive high-level testing scenarios. Developed as part of a Core-Based Embedded System Design course. |
| 17 | 5 | 1 | 1 year, 4 months ago | [len5](https://github.com/vlsi-lab/len5)/560 | LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip. |
| 17 | 10 | 0 | 10 years ago | [SystemVerilog](https://github.com/yuxuanZh/SystemVerilog)/561 | This is a code repo for previous projects in Digital Design & Verification |
| 17 | 4 | 0 | 5 years ago | [UVM_Python_UVMC](https://github.com/JoseIuri/UVM_Python_UVMC)/562 | This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor¬Æ. |
| 17 | 1 | 0 | 1 year, 3 months ago | [nscscc2023](https://github.com/rand-fly/nscscc2023)/563 | None |
| 17 | 8 | 0 | 5 years ago | [HFRC](https://github.com/yamnchalich/HFRC)/564 | High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board |
| 17 | 5 | 1 | 4 years ago | [rbe](https://github.com/pulp-platform/rbe)/565 | Reconfigurable Binary Engine |
| 17 | 2 | 1 | 4 years ago | [FPGA-Oscilloscope](https://github.com/Hong-Ming/FPGA-Oscilloscope)/566 | Building a simple oscilloscope using FPGA board and PCB. |
| 17 | 5 | 1 | 10 years ago | [AHB-SystemVerilog](https://github.com/forever-gk/AHB-SystemVerilog)/567 | None |
| 17 | 5 | 0 | 7 years ago | [zero-riscy](https://github.com/tom01h/zero-riscy)/568 | zero-riscy CPU Core |
| 17 | 8 | 0 | 5 years ago | [uvm_candy_lover](https://github.com/zhajio1988/uvm_candy_lover)/569 | :candy:UVM candy lover testbench  which uses YASA as simulation script |
| 17 | 3 | 0 | 4 years ago | [NF5](https://github.com/NUDT-NF5/NF5)/570 | A simple 5-stage Pipeline RISC-V core |
| 17 | 3 | 0 | 5 years ago | [andes-vector-riscv-dv](https://github.com/chad-q/andes-vector-riscv-dv)/571 | Andes Vector Extension support added to riscv-dv |
| 17 | 1 | 0 | 2 months ago | [verilog-basic](https://github.com/OpenEDF/verilog-basic)/572 | learn the combinational and sequential logic circuit. |
| 17 | 5 | 1 | 5 years ago | [Synchronous-FIFO-UVM-TB](https://github.com/Anjali-287/Synchronous-FIFO-UVM-TB)/573 | UVM Testbench for synchronus fifo |
| 17 | 0 | 0 | 4 months ago | [Time-Card-Flex](https://github.com/regymm/Time-Card-Flex)/574 | PTP grandmaster clock gateware running on the OCP-TAP Time Card and more. Aiming at a fully-open-source infrastructure!  |
| 17 | 5 | 1 | 3 years ago | [FINN_MatrixVector_RTL](https://github.com/asadalam/FINN_MatrixVector_RTL)/575 | Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/ |
| 17 | 1 | 0 | 1 year, 10 months ago | [cod22-grp64](https://github.com/c7w/cod22-grp64)/576 | >>> ÂºÇÂ∏∏‰∏≠Êñ≠ + ËôöÂ≠òÈ°µË°® + ÂàÜÊîØÈ¢ÑÊµã + TLB + Cache + Flash + VGA + uCore |
| 17 | 4 | 0 | 4 years ago | [AMBA_APB](https://github.com/kumarrishav14/AMBA_APB)/577 | To design test bench of the APB protocol |
| 17 | 2 | 1 | 5 years ago | [Shenjing-RTL](https://github.com/Angela-WangBo/Shenjing-RTL)/578 | This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator |
| 17 | 3 | 0 | 3 days ago | [rice](https://github.com/taichi-ishitani/rice)/579 | None |
| 16 | 6 | 0 | 7 years ago | [tinyfpga-bx-demos](https://github.com/gundy/tinyfpga-bx-demos)/580 | Some simple demo routines for the TinyFPGA BX |
| 16 | 7 | 2 | 3 months ago | [ofs-agx7-pcie-attach](https://github.com/OFS/ofs-agx7-pcie-attach)/581 | None |
| 16 | 4 | 0 | 3 years ago | [falco](https://github.com/eisl-nctu/falco)/582 | A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs. |
| 16 | 4 | 0 | 5 years ago | [sva-demos](https://github.com/SymbioticEDA/sva-demos)/583 | SVA examples and demonstration |
| 16 | 12 | 11 | 6 years ago | [osd-hw](https://github.com/opensocdebug/osd-hw)/584 | Open SoC Debug Hardware Reference Implementation |
| 16 | 0 | 0 | 1 year, 1 month ago | [BOOM_chip](https://github.com/zhhangBian/BOOM_chip)/585 | ‰π±Â∫èÂèåÂèëÂ§ÑÁêÜÂô®ÔºåÂú®2024Âπ¥ËÆ°ÁÆóÊú∫Á≥ªÁªüËÉΩÂäõÂ§ßËµõCPUËµõÈÅìÔºàÈæôËäØÊùØÔºâËé∑‰∫åÁ≠âÂ•ñÔºåÂÖ®ÂõΩÁ¨¨Âõõ |
| 16 | 31 | 0 | 26 days ago | [Projeto_IH_RISC-V](https://github.com/nathaliafab/Projeto_IH_RISC-V)/586 | Arquivos base para o projeto das disciplinas IF674 e CIN0012 no CIn-UFPE. |
| 16 | 14 | 1 | 1 year, 2 months ago | [realtek-wifi-bar-controll](https://github.com/yxlnqs/realtek-wifi-bar-controller)/587 | sounds ud idk  |
| 16 | 5 | 30 | 9 months ago | [fpga_mafia](https://github.com/FPGA-MAFIA/fpga_mafia)/588 | Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.  |
| 16 | 1 | 5 | 6 years ago | [verilog-c](https://github.com/rajdeep87/verilog-c)/589 | ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.   |
| 16 | 5 | 0 | 2 years ago | [gpu](https://github.com/nockieboy/gpu)/590 | Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer. |
| 16 | 1 | 0 | 2 years ago | [RISCV-multi-cycle-process](https://github.com/Amirarsalan-sn/RISCV-multi-cycle-processor)/591 | A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL |
| 16 | 9 | 0 | 8 years ago | [AES-Processor](https://github.com/kinap/AES-Processor)/592 | AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016. |
| 16 | 4 | 0 | 1 year, 1 month ago | [BOOMCore](https://github.com/Tanggling/BOOMCore)/593 | This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dual-emission architecture. |
| 16 | 5 | 0 | 4 years ago | [FIFO_SystemVerilog_Assert](https://github.com/avashist003/FIFO_SystemVerilog_Assertion)/594 | Synchronous FIFO design & verification using systemVerilog Assertions |
| 16 | 1 | 0 | 2 years ago | [AMBA](https://github.com/tom-urkin/AMBA)/595 | AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog |
| 16 | 0 | 0 | 1 year, 2 months ago | [spiking-neural-networks-h](https://github.com/NikhilMukraj/spiking-neural-networks-hardware)/596 | An FPGA design for simulating biological neurons |
| 16 | 4 | 0 | 1 year, 11 months ago | [SH](https://github.com/srg320/SH)/597 | None |
| 16 | 0 | 0 | 6 months ago | [OpenExSys_NoC](https://github.com/Aquaticfuller/OpenExSys_NoC)/598 | OpenExSys_NoC a mesh-based network on chip IP. |
| 16 | 4 | 8 | 2 years ago | [diablo](https://github.com/skudlur/diablo)/599 | diablo is an Out-Of-Order 64-bit RISC-V processor.  |
| 16 | 5 | 0 | 10 years ago | [constraintlayering](https://github.com/tenthousandfailures/constraintlayering)/600 | SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples |
| 16 | 1 | 0 | 2 years ago | [MSD-FCCM23](https://github.com/CASR-HKU/MSD-FCCM23)/601 | Open-source of MSD framework |
| 16 | 3 | 0 | 5 years ago | [AxiCores](https://github.com/Cognoscan/AxiCores)/602 | AXI4-Compatible Verilog Cores, along with some helper modules. |
| 16 | 3 | 0 | 1 year, 8 months ago | [100-Days-of-RTL](https://github.com/karribharathi/100-Days-of-RTL)/603 | None |
| 16 | 3 | 0 | 6 years ago | [ahb_lite_bus](https://github.com/aignacio/ahb_lite_bus)/604 | AHB Bus lite v3.0 |
| 16 | 0 | 0 | 2 years ago | [mill](https://github.com/CircuitCoder/mill)/605 | RV32I by cats |
| 16 | 15 | 0 | 3 months ago | [apb_avip](https://github.com/mbits-mirafra/apb_avip)/606 | None |
| 16 | 8 | 15 | 2 years ago | [UVMF](https://github.com/muneeb-mbytes/UVMF)/607 | None |
| 16 | 4 | 0 | 8 years ago | [sms](https://github.com/celesteneary/sms)/608 | Sega Master System in SystemVerilog |
| 16 | 8 | 0 | 1 year, 5 months ago | [ARM-Lab](https://github.com/BaylorComputerEngineering/ARM-Lab)/609 | ELC 3338 ARM lab files for students |
| 16 | 5 | 0 | 9 months ago | [APB-SPI-Controller-Verifi](https://github.com/VimfulDang/APB-SPI-Controller-Verification)/610 | UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC24xx microcontroller specification. |
| 15 | 2 | 0 | 7 years ago | [AXI_Verification](https://github.com/muguang123/AXI_Verification)/611 | Verification AXI-4 bus standard using UVM and System Verilog |
| 15 | 4 | 0 | 3 years ago | [dpll](https://github.com/jsloan256/dpll)/612 | A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment. |
| 15 | 6 | 0 | 1 year, 2 months ago | [gcnn-dvs-fpga](https://github.com/vision-agh/gcnn-dvs-fpga)/613 | Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs |
| 15 | 2 | 6 | 3 years ago | [mycpu](https://github.com/HITSZ-NSCSCC22/mycpu)/614 | HITSZ 404 NOT FOUND NSCSCC22 project |
| 15 | 5 | 0 | 6 years ago | [rv32cpu](https://github.com/bwitherspoon/rv32cpu)/615 | A RISC-V processor |
| 15 | 4 | 18 | 9 months ago | [hippomenes](https://github.com/perlindgren/hippomenes)/616 | In love with Atalanta |
| 15 | 6 | 0 | 11 months ago | [ml4dv](https://github.com/ZixiBenZhang/ml4dv)/617 | LLM4DV |
| 15 | 3 | 0 | 7 years ago | [FFT](https://github.com/nelsoncsc/FFT)/618 | Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm |
| 15 | 6 | 5 | a month ago | [core_tile](https://github.com/bsc-loca/core_tile)/619 | None |
| 15 | 4 | 0 | 9 months ago | [verilog_library](https://github.com/hyf6661669/verilog_library)/620 | HYF's high quality verilog codes |
| 15 | 4 | 3 | 4 years ago | [DPU-TRD-ZCU104](https://github.com/luunguyen97/DPU-TRD-ZCU104)/621 | None |
| 15 | 3 | 0 | 7 years ago | [BPSKModem](https://github.com/stephanosio/BPSKModem)/622 | Binary Phase Shift Keying (BPSK) Modem |
| 15 | 1 | 0 | 2 years ago | [RISC-V_Microprogrammed](https://github.com/AliLRS/RISC-V_Microprogrammed)/623 | None |
| 15 | 1 | 0 | 21 days ago | [Koala-GPGPU](https://github.com/yqian4/Koala-GPGPU)/624 | This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It should be regarded as an onward work for FlexGrip Plus |
| 15 | 8 | 0 | 7 years ago | [apb_vip](https://github.com/asveske/apb_vip)/625 | APB VIP (UVM) |
| 15 | 2 | 0 | 2 months ago | [wujian100_uvm](https://github.com/IC-Design-Verify/wujian100_uvm)/626 | None |
| 15 | 16 | 3 | 2 years ago | [adv_dbg_if](https://github.com/pulp-platform/adv_dbg_if)/627 | Advanced Debug Interface |
| 15 | 8 | 0 | 8 years ago | [uvm_reg_to_ipxact](https://github.com/amiq-consulting/uvm_reg_to_ipxact)/628 | None |
| 15 | 4 | 1 | 3 years ago | [Spiking-Neural-Network-Ac](https://github.com/zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project)/629 | Spiking Neural Network Accelerator |
| 15 | 0 | 0 | 3 years ago | [sata-sniffer](https://github.com/azonenberg/sata-sniffer)/630 | SATA sniffing |
| 15 | 3 | 0 | 9 years ago | [bsodomizer-hd-c5g](https://github.com/joegrand/bsodomizer-hd-c5g)/631 | BSODomizer HD: HDL for Cyclone V GX Starter Kit |
| 15 | 2 | 2 | 9 years ago | [nand2tetris_fpga](https://github.com/theapi/nand2tetris_fpga)/632 | nand2tetris on an fpga |
| 15 | 3 | 0 | 22 days ago | [V9958-Super](https://github.com/dinoboards/V9958-Super)/633 | FPGA Tang Nano 20K implemention of V9958 128K for Yellow MSX Boards (forked from https://github.com/lfantoniosi/tn_vdp) |
| 15 | 8 | 0 | 4 years ago | [UVM_TestBench_For_Single_](https://github.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM)/634 | A complete UVM TB for verification of single port 64KB RAM |
| 15 | 2 | 0 | 3 years ago | [EECS-470-FinalProject](https://github.com/wshenyi/EECS-470-FinalProject)/635 | A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture. |
| 15 | 2 | 0 | 10 years ago | [USB-Host](https://github.com/kkudrolli/USB-Host)/636 | Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus. |
| 15 | 5 | 0 | 5 years ago | [YasaUvk](https://github.com/zhajio1988/YasaUvk)/637 | :bug:UVM verification kits which uses YASA as simulation script |
| 15 | 4 | 0 | 5 years ago | [radio_modulation](https://github.com/da-steve101/radio_modulation)/638 | Classify modulation of signals |
| 15 | 1 | 0 | 4 years ago | [DE10-GPU](https://github.com/Quaker762/DE10-GPU)/639 | GPU for OENG1167 in Verilog HDL for DE10 series boards |
| 15 | 6 | 0 | 4 years ago | [PS-GPU](https://github.com/Laxer3a/PS-GPU)/640 | GPU Re-Implementation for PS1 Game Console. |
| 15 | 1 | 0 | 3 years ago | [RISC-V-vector-processor](https://github.com/Nikola2444/RISC-V-vector-processor)/641 | None |
| 15 | 2 | 0 | 2 years ago | [tinylabs-cores](https://github.com/tinylabs/tinylabs-cores)/642 | Fusesoc compatible rtl cores |
| 15 | 1 | 0 | 1 year, 10 months ago | [SystemVerilog-Tutorials](https://github.com/muhammedkocaoglu/SystemVerilog-Tutorials)/643 | SystemVerilog derslerinde yazdƒ±ƒüƒ±m kodlarƒ± i√ßermektedir. |
| 15 | 7 | 0 | 1 year, 1 month ago | [RV64IMAC](https://github.com/MuhammadMajiid/RV64IMAC)/644 | RV64IMAC modelling using System Verilog HDL |
| 15 | 0 | 1 | 6 months ago | [OpenExSys_CoherentCache](https://github.com/Aquaticfuller/OpenExSys_CoherentCache)/645 | OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP. |
| 15 | 4 | 0 | 7 years ago | [A-UVM-verification-for-DA](https://github.com/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM)/646 | A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence generates addresses and allows the driver to tell the BFM which slave to choose. Subsequently four monitors and scoreboards record each slave‚Äôs test results. |
| 15 | 15 | 4 | 1 year, 3 months ago | [cluster_interconnect](https://github.com/pulp-platform/cluster_interconnect)/647 | None |
| 14 | 1 | 0 | 2 years ago | [FPGA-Mandelbrot](https://github.com/Rain92/FPGA-Mandelbrot)/648 | A fast, parametrized Mandelbrot generator written in SystemVerilog. |
| 14 | 1 | 0 | 2 years ago | [fpga_dsp_old](https://github.com/ghz-ws/fpga_dsp_old)/649 | DSP by FPGA |
| 14 | 5 | 0 | 10 days ago | [cpu-medium](https://github.com/taneroksuz/cpu-medium)/650 | 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit |
| 14 | 4 | 1 | 10 months ago | [RTL_Designs](https://github.com/Tooba12322/RTL_Designs)/651 | None |
| 14 | 2 | 0 | 1 year, 9 months ago | [pulp-ethernet](https://github.com/pulp-platform/pulp-ethernet)/652 | None |
| 14 | 1 | 2 | 1 year, 10 days ago | [Marian](https://github.com/soc-hub-fi/Marian)/653 | Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions |
| 14 | 17 | 10 | 2 months ago | [hci](https://github.com/pulp-platform/hci)/654 | Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores |
| 14 | 8 | 0 | 2 years ago | [vck190-base-trd](https://github.com/Xilinx/vck190-base-trd)/655 | None |
| 14 | 37 | 42 | 4 days ago | [cvw-arch-verif](https://github.com/openhwgroup/cvw-arch-verif)/656 | The purpose of the repo is to support CORE-V Wally architectural verification |
| 14 | 2 | 0 | 19 days ago | [tensor-core](https://github.com/Purdue-SoCET/tensor-core)/657 | None |
| 14 | 1 | 0 | 4 years ago | [RISC-V-core](https://github.com/yoshi-ki/RISC-V-core)/658 | None |
| 14 | 1 | 5 | 1 year, 4 months ago | [arcade-irem_m92](https://github.com/opengateware/arcade-irem_m92)/659 | Irem M92 Arcade Compatible Gateware IP Core |
| 14 | 6 | 2 | 3 years ago | [UVM_AXI4-Stream](https://github.com/makararasi/UVM_AXI4-Stream)/660 | None |
| 14 | 8 | 3 | 6 years ago | [Verification-of-APB-Proto](https://github.com/gokulbalagopal/Verification-of-APB-Protocol-using-UVM)/661 | Built a test environment using UVM Methodology to verify APB Protocol. |
| 14 | 9 | 5 | a month ago | [redundancy_cells](https://github.com/pulp-platform/redundancy_cells)/662 | SystemVerilog IPs and Modules for architectural redundancy designs. |
| 14 | 6 | 1 | 9 months ago | [i2c_avip](https://github.com/muneeb-mbytes/i2c_avip)/663 | I2C Accelerated VIP |
| 14 | 4 | 0 | 3 days ago | [esnet-fpga-library](https://github.com/esnet/esnet-fpga-library)/664 | ESnet general-purpose FPGA design library. |
| 14 | 3 | 0 | 6 years ago | [WbXbc](https://github.com/hotwolf/WbXbc)/665 | HDL components to build a customized Wishbone crossbar switch  |
| 14 | 5 | 7 | 3 months ago | [reflection](https://github.com/tudortimi/reflection)/666 | Reflection API for SystemVerilog |
| 14 | 1 | 0 | 6 years ago | [crc_calc](https://github.com/hellgate202/crc_calc)/667 | Simple and effective parallel CRC calculator written in synthesizable SystemVerilog |
| 14 | 5 | 0 | 1 year, 3 months ago | [tvip-common](https://github.com/taichi-ishitani/tvip-common)/668 | None |
| 14 | 1 | 0 | 2 years ago | [simcommand](https://github.com/euphoric-hardware/simcommand)/669 | SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest. |
| 14 | 3 | 0 | 3 years ago | [systemverilog_design_patt](https://github.com/holdenQWER/systemverilog_design_pattern)/670 | The source code of blog |
| 14 | 3 | 0 | 8 months ago | [LLC-cache-simulator](https://github.com/Sidshx/LLC-cache-simulator)/671 | A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance. |
| 14 | 0 | 0 | 5 years ago | [fpga-blit](https://github.com/aiju/fpga-blit)/672 | FPGA implementation of the Blit terminal |
| 14 | 1 | 15 | 5 years ago | [DMA8237A_VERIF](https://github.com/srishis/DMA8237A_VERIF)/673 | Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench |
| 14 | 6 | 0 | 4 years ago | [UVM](https://github.com/XinlueLiu/UVM)/674 | Learn UVM by small projects |
| 14 | 6 | 1 | 2 months ago | [PCIe_GEN5_Verification](https://github.com/MarwanMohamed12/PCIe_GEN5_Verification)/675 |  Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM |
| 14 | 2 | 10 | 25 days ago | [dekatronpc](https://github.com/radiolok/dekatronpc)/676 | DekatronPC - vacuum tube and cold-cathode tube based computer |
| 14 | 4 | 1 | 1 year, 7 months ago | [PeakRDL-verilog](https://github.com/hughjackson/PeakRDL-verilog)/677 | Generate verilog register file from systemRDL description |
| 14 | 0 | 0 | 4 months ago | [100DaysOfRTL](https://github.com/kartiksamtani/100DaysOfRTL)/678 | This is a passion project where I aim to explore the RTL design topics of my interest. |
| 14 | 3 | 0 | 3 years ago | [uvm_modem](https://github.com/vlotnik/uvm_modem)/679 | UVM components for DSP tasks (MODulation/DEModulation) |
| 14 | 7 | 0 | 5 years ago | [pulpino_soc_uvm_testbench](https://github.com/muneebullashariff/pulpino_soc_uvm_testbench)/680 | UVM testbench for verifying the Pulpino SoC   |
| 14 | 13 | 0 | 7 years ago | [DecisionTrees](https://github.com/fpgasystems/DecisionTrees)/681 | Decision Trees Inference |
| 14 | 4 | 0 | 1 year, 4 months ago | [CIMulator](https://github.com/adervay1/CIMulator)/682 | a Computing In Memory emULATOR framework |
| 13 | 8 | 1 | 6 years ago | [wb2axi](https://github.com/wallento/wb2axi)/683 | Wishbone to ARM AMBA 4 AXI |
| 13 | 1 | 1 | 4 years ago | [HDR-Imaging-with-FPGA](https://github.com/ChienKaiMa/HDR-Imaging-with-FPGA)/684 | High Dynamic Range imaging with Altera DE2-115. |
| 13 | 0 | 0 | 3 years ago | [RISC-V-SoC-Design](https://github.com/nietzhuang/RISC-V-SoC-Design)/685 | Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories. |
| 13 | 3 | 0 | 2 years ago | [sim_3do](https://github.com/ElectronAsh/sim_3do)/686 | Verilator / Imgui sim for 3DO FPGA core attempt |
| 13 | 3 | 0 | 4 years ago | [SRAM_UVM](https://github.com/kumarrishav14/SRAM_UVM)/687 | UVM Testbench for a SRAM |
| 13 | 1 | 0 | 5 years ago | [fpga-filter-implementatio](https://github.com/nmikstas/fpga-filter-implementation)/688 | FIR and LMS filter implementations in FPGAs |
| 13 | 7 | 0 | 4 months ago | [MPSoC-DMA](https://github.com/PacoReinaCampo/MPSoC-DMA)/689 | Direct Access Memory for MPSoC |
| 13 | 1 | 1 | 2 years ago | [6th-AI-Edge-Contest](https://github.com/shin-yamashita/6th-AI-Edge-Contest)/690 | RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds. |
| 13 | 6 | 0 | 1 year, 11 months ago | [VerilogTurboCodeMaxProduc](https://github.com/j1s1e1/VerilogTurboCodeMaxProduct)/691 | Turbo coder and decoder |
| 13 | 10 | 0 | 7 years ago | [Implementation-of-AMBA-AX](https://github.com/HunterBitos/Implementation-of-AMBA-AXI3-protocol)/692 | Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator. |
| 13 | 5 | 0 | 4 months ago | [MPSoC-RISCV](https://github.com/PacoReinaCampo/MPSoC-RISCV)/693 | Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 13 | 20 | 0 | 5 years ago | [Simple_UVM](https://github.com/JoseIuri/Simple_UVM)/694 | Implements a simple UVM based testbench for a simple memory DUT. |
| 13 | 15 | 2 | 8 years ago | [apb_uart_sv](https://github.com/pulp-platform/apb_uart_sv)/695 | None |
| 13 | 4 | 0 | 5 years ago | [Hastlayer-Hardware-Framew](https://github.com/Lombiq/Hastlayer-Hardware-Framework---Catapult)/696 | Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details. |
| 13 | 1 | 0 | 4 years ago | [tage-predictor](https://github.com/aaronshappell/tage-predictor)/697 | SystemVerilog implemention of the TAGE branch predictor |
| 13 | 4 | 0 | 8 years ago | [Last-Level-Cache-Simulato](https://github.com/vinodsake/Last-Level-Cache-Simulator)/698 | None |
| 13 | 6 | 0 | 5 years ago | [System-Verilog-Practice](https://github.com/AbhishekTaur/System-Verilog-Practice)/699 | Repository for system verilog labs from cadence |
| 13 | 3 | 0 | 9 years ago | [Func_Verif_MMU_Code_Sourc](https://github.com/GuiZhaoCodeSource/Func_Verif_MMU_Code_Source)/700 | Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache |
| 13 | 17 | 1 | 9 months ago | [ELEC5566M-Resources](https://github.com/leeds-embedded-systems/ELEC5566M-Resources)/701 | University-provided resources for ELEC5566M: FPGA Design |
| 13 | 4 | 1 | 3 months ago | [vpi](https://github.com/tudortimi/vpi)/702 | SystemVerilog wrapper over the Verilog Programming Interface (VPI) |
| 13 | 10 | 0 | 10 years ago | [802.15.4](https://github.com/jkopanski/802.15.4)/703 | Medium Access Control layer of 802.15.4 |
| 13 | 1 | 1 | 3 years ago | [cherrycore](https://github.com/evanmays/cherrycore)/704 | AI Training Chip |
| 13 | 6 | 0 | 1 year, 4 months ago | [apb4_mux](https://github.com/RoaLogic/apb4_mux)/705 | APB4 Multiplexor |
| 13 | 9 | 0 | 1 year, 4 months ago | [apb4_gpio](https://github.com/RoaLogic/apb4_gpio)/706 | General Purpose IO with APB4 interface |
| 13 | 2 | 0 | 2 years ago | [ne16](https://github.com/pulp-platform/ne16)/707 | Neural Engine, 16 input channels |
| 13 | 2 | 0 | 2 years ago | [pci-edu](https://github.com/JasonBrave/pci-edu)/708 | SystemVerilog implemention of QEMU PCI edu device |
| 13 | 11 | 4 | 8 months ago | [verible-formatter-action](https://github.com/chipsalliance/verible-formatter-action)/709 | None |
| 13 | 5 | 0 | 1 year, 4 months ago | [axi-dma-controller](https://github.com/donlon/axi-dma-controller)/710 | Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress. |
| 13 | 1 | 0 | 3 years ago | [fpga_cnn](https://github.com/liuch00/fpga_cnn)/711 | Âü∫‰∫éFPGAÁöÑCNNÂõæÂÉèÂàÜÁ±ªÁ≥ªÁªü |
| 13 | 2 | 0 | 5 years ago | [FPGA_AudioVisualizer](https://github.com/kennych418/FPGA_AudioVisualizer)/712 | Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA display. |
| 13 | 0 | 0 | 7 months ago | [tcore-rv32imc](https://github.com/kerimturak/tcore-rv32imc)/713 | None |
| 13 | 7 | 2 | 4 months ago | [HWMgmt-Module-DCSCM-LTPI](https://github.com/opencomputeproject/HWMgmt-Module-DCSCM-LTPI)/714 | DC-SCM LTPI Reference Implementation |
| 13 | 8 | 0 | 8 years ago | [clk_rst_agent](https://github.com/imokanj/clk_rst_agent)/715 | UVM Clock and Reset Agent |
| 13 | 3 | 0 | 24 days ago | [rggen-sv-rtl](https://github.com/rggen/rggen-sv-rtl)/716 | Common SystemVerilog RTL modules for RgGen |
| 13 | 2 | 0 | 2 years ago | [KFPC-XT](https://github.com/kitune-san/KFPC-XT)/717 | XT-like PC written in SystemVerilog  |
| 13 | 4 | 0 | 9 years ago | [UVM-Verification-Testbenc](https://github.com/rdou/UVM-Verification-Testbench-For-FIFO)/718 | A complete UVM verification testbench for FIFO |
| 13 | 1 | 0 | 3 years ago | [RISCV-CPU](https://github.com/Weierstras-s/RISCV-CPU)/719 | None |
| 13 | 8 | 0 | 1 year, 4 months ago | [Async_FIFO](https://github.com/Verdvana/Async_FIFO)/720 | ‰ΩçÂÆΩÂíåÊ∑±Â∫¶ÂèØÂÆöÂà∂ÁöÑÂºÇÊ≠•FIFO |
| 13 | 7 | 0 | 6 years ago | [ROUTER-1-3](https://github.com/kumarswamy12/ROUTER-1-3)/721 | verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL |
| 13 | 11 | 1 | 7 months ago | [hier-icache](https://github.com/pulp-platform/hier-icache)/722 | None |
| 13 | 1 | 0 | 1 year, 9 months ago | [Encoder_JPEG](https://github.com/BigPig-Bro/Encoder_JPEG)/723 | Âú®FPGAÁ´ØÂÆûÁé∞JPEGÁºñÁ†ÅÔºàÂºÄÂèë‰∏≠‚Ä¶‚Ä¶ |
| 13 | 13 | 0 | 1 year, 1 month ago | [verif_elective_miet](https://github.com/serge0699/verif_elective_miet)/724 | –†–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π —Ñ–∞–∫—É–ª—å—Ç–∞—Ç–∏–≤–∞ –ø–æ —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω–æ–π –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏ –ù–ò–£ –ú–ò–≠–¢ |
| 13 | 1 | 1 | 3 years ago | [FabricHDL](https://github.com/MinecraftMachina/FabricHDL)/725 | A Verilog synthesis flow for Minecraft redstone circuits |
| 13 | 0 | 0 | 12 hours ago | [rv64core](https://github.com/dsheffie/rv64core)/726 | None |
| 12 | 8 | 0 | 5 years ago | [UVM-example](https://github.com/chenyangbing/UVM-example)/727 | UVM  |
| 12 | 9 | 0 | 1 year, 10 months ago | [gnn-acceleration-framewor](https://github.com/I-Doctor/gnn-acceleration-framework-with-FPGA)/728 | including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA |
| 12 | 2 | 0 | 2 months ago | [SynthLC](https://github.com/yaohsiaopid/SynthLC)/729 | None |
| 12 | 2 | 0 | 4 years ago | [I2C_UVM_APB](https://github.com/Harshil1995/I2C_UVM_APB)/730 | Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface |
| 12 | 1 | 0 | 1 year, 11 months ago | [methane](https://github.com/enkerewpo/methane)/731 | A polyphonic synthesizer built on fpga and esp32 |
| 12 | 7 | 0 | 1 year, 4 months ago | [ahb3lite_timer](https://github.com/RoaLogic/ahb3lite_timer)/732 | RISC-V compliant Timer IP |
| 12 | 23 | 4 | 5 years ago | [apb_timer](https://github.com/pulp-platform/apb_timer)/733 | APB Timer Unit |
| 12 | 5 | 1 | 6 years ago | [Serial-Multiplier](https://github.com/flasonil/Serial-Multiplier)/734 | 16 bit serial multiplier in SystemVerilog |
| 12 | 2 | 0 | 27 days ago | [verilog-ts-mode](https://github.com/gmlarumbe/verilog-ts-mode)/735 | Emacs Verilog Tree-sitter Major-mode |
| 12 | 0 | 0 | 3 years ago | [CDIM-SoC](https://github.com/cyyself/CDIM-SoC)/736 | SoC for CQU Dual Issue Machine |
| 12 | 2 | 0 | 2 years ago | [fpga_screensaver](https://github.com/sifferman/fpga_screensaver)/737 | This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board. |
| 12 | 1 | 0 | 6 years ago | [NN_Network_On_Chip](https://github.com/eanchlia/NN_Network_On_Chip)/738 | Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC. |
| 12 | 8 | 2 | 10 months ago | [fpu_ss](https://github.com/pulp-platform/fpu_ss)/739 | CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor |
| 12 | 2 | 0 | 3 years ago | [sgbm](https://github.com/tishi43/sgbm)/740 | implementation of opencv sgbm(disparity map extract) on FPGA |
| 12 | 9 | 0 | 4 years ago | [sv-digital-design](https://github.com/fcayci/sv-digital-design)/741 | SystemVerilog examples for a digital design course |
| 12 | 0 | 0 | 1 year, 8 months ago | [Round-Robin](https://github.com/tom-urkin/Round-Robin)/742 | This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options |
| 12 | 3 | 0 | 5 years ago | [pic16f-antastic](https://github.com/kiwih/pic16f-antastic)/743 | A synthesizable picmicro-midrange clone for FPGAs |
| 12 | 2 | 0 | 8 years ago | [MAC_BFM](https://github.com/jchengX/MAC_BFM)/744 | wifi |
| 12 | 3 | 0 | 9 years ago | [jtag_vip_uvm](https://github.com/emmanouil-komninos/jtag_vip_uvm)/745 | None |
| 12 | 1 | 0 | 4 years ago | [config_policy_pattern](https://github.com/jmcneal/config_policy_pattern)/746 | Support code for DVCon 2021 paper submission |
| 12 | 1 | 0 | 3 months ago | [muntjac-soc](https://github.com/nbdd0121/muntjac-soc)/747 | SoC for muntjac |
| 12 | 5 | 0 | 10 years ago | [cagt](https://github.com/amiq-consulting/cagt)/748 | Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol. |
| 12 | 2 | 0 | 4 months ago | [MPSoC-NTM](https://github.com/PacoReinaCampo/MPSoC-NTM)/749 | Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 12 | 1 | 0 | 3 years ago | [DPU_DAG_Processing_Unit](https://github.com/nimish15shah/DPU_DAG_Processing_Unit)/750 | RTL code for the DPU chip designed for irregular graphs |
| 12 | 3 | 2 | 3 years ago | [axi-io-pmp](https://github.com/pulp-platform/axi-io-pmp)/751 | Input / Output Physical Memory Protection Unit for RISC-V |
| 12 | 2 | 0 | 3 years ago | [riscv-processor](https://github.com/mmxsrup/riscv-processor)/752 | RV32I Single Cycle Processor (CPU) |
| 12 | 2 | 0 | 4 years ago | [pynq-audio](https://github.com/reed-foster/pynq-audio)/753 | RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL |
| 12 | 1 | 0 | 10 months ago | [SystemVerilog_Constraints](https://github.com/TheRA1A/SystemVerilog_Constraints)/754 | None |
| 12 | 0 | 0 | 1 year, 10 months ago | [AGNA-FCCM2023](https://github.com/CASR-HKU/AGNA-FCCM2023)/755 | None |
| 12 | 6 | 5 | 2 years ago | [MathLib](https://github.com/AsFigo/MathLib)/756 | MathLib DAC 2023 version |
| 12 | 2 | 0 | a month ago | [SVNES](https://github.com/zhiyb/SVNES)/757 | NES implementation using SystemVerilog (WIP) |
| 12 | 4 | 0 | 7 years ago | [regModel](https://github.com/briandong/regModel)/758 | This script builds the UVM register model, based on pre-defined address map in markdown (mk) style |
| 12 | 1 | 0 | 3 years ago | [RiSC-16](https://github.com/Ashwin-Rajesh/RiSC-16)/759 | RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python |
| 12 | 1 | 0 | 23 hours ago | [LOROF](https://github.com/zlagpacan/LOROF)/760 | Linux on RISC-V on FPGA (LOROF): RV32IMAC Quad-Core Superscalar Out-of-Order Virtual Memory CPU |
| 12 | 1 | 0 | 1 year, 5 months ago | [-100dasofSystemVerilog](https://github.com/Artityagi123456789/-100dasofSystemVerilog)/761 | System Verilog using Functional Verification |
| 12 | 3 | 0 | 3 years ago | [ahb-tl-bridge](https://github.com/antmicro/ahb-tl-bridge)/762 | SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge |
| 12 | 16 | 3 | 2 years ago | [udma_core](https://github.com/pulp-platform/udma_core)/763 | None |
| 12 | 3 | 0 | 17 years ago | [i2c_master_slave_core](https://github.com/freecores/i2c_master_slave_core)/764 | I2C master/slave Core |
| 12 | 6 | 0 | 7 years ago | [PCIe-Controller](https://github.com/jomonkjoy/PCIe-Controller)/765 | PCI Express ¬Æ Base Specification  Revision 3.0  |
| 12 | 8 | 1 | 2 years ago | [asfigo_sva_verilator](https://github.com/svenka3/asfigo_sva_verilator)/766 | Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.  |
| 12 | 8 | 1 | 5 years ago | [pulpissimo-zcu102](https://github.com/cmcmicrosystems/pulpissimo-zcu102)/767 | Implementation of a 32-bit single core risc-v platfrom  for Xilinx zcu102 board |
| 12 | 1 | 0 | 5 years ago | [wiphy](https://github.com/bwitherspoon/wiphy)/768 | Software-defined radio (SDR) IEEE 802.11 baseband in SystemVerilog |
| 12 | 1 | 1 | a month ago | [processor_ci](https://github.com/LSC-Unicamp/processor_ci)/769 | Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI. |
| 12 | 1 | 0 | 1 year, 4 months ago | [Axi4-lite](https://github.com/arhamhashmi01/Axi4-lite)/770 | This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench. |
| 12 | 7 | 0 | 1 year, 11 months ago | [VerilogPolarCodes](https://github.com/j1s1e1/VerilogPolarCodes)/771 | Polar coding, decoding, and testing |
| 12 | 0 | 0 | 2 years ago | [UART-Design-simulation-us](https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog)/772 | None |
| 12 | 5 | 0 | 2 years ago | [procyon](https://github.com/0ctobyte/procyon)/773 | Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor. |
| 12 | 4 | 0 | 4 years ago | [axi-vip](https://github.com/SymbiFlow/axi-vip)/774 | None |
| 12 | 0 | 0 | 1 year, 6 months ago | [SUSTech_CS202-Organizatio](https://github.com/OctCarp/SUSTech_CS202-Organization_2023s_Project-CPU)/775 | (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof. Jin ZHANG. |
| 12 | 4 | 0 | 6 years ago | [wishbone](https://github.com/semahawk/wishbone)/776 | Trying to learn Wishbone by implementing few master/slave devices |
| 11 | 7 | 0 | 2 years ago | [APB-Protocol-Verification](https://github.com/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM)/777 | APB verification using UVM  |
| 11 | 0 | 0 | 9 months ago | [RPCNIC](https://github.com/RC4ML/RPCNIC)/778 | RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025] |
| 11 | 0 | 0 | a month ago | [AXI_UVM_Verification](https://github.com/prasannaprajapati/AXI_UVM_Verification)/779 | None |
| 11 | 3 | 0 | 6 years ago | [Matrix-MAC-Unit](https://github.com/AleksandarKostovic/Matrix-MAC-Unit)/780 | Matrix Multiply and Accumulate unit written in System Verilog |
| 11 | 2 | 0 | 4 years ago | [Correlator](https://github.com/Jefferson-Lopes/Correlator)/781 | Autocorrelation and cross-correlation signal  |
| 11 | 1 | 0 | 6 months ago | [SystemVerilog_UART](https://github.com/jswtyc/SystemVerilog_UART)/782 | The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock frequency, baud rate, and parity check. |
| 11 | 1 | 0 | 8 years ago | [Ethernet_switch_verificat](https://github.com/rakeshgehalot/Ethernet_switch_verification)/783 | Verification of Ethernet Switch System Verilog |
| 11 | 4 | 0 | 9 years ago | [sva_traces](https://github.com/go2uvm/sva_traces)/784 | Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors |
| 11 | 8 | 0 | 4 years ago | [cpubook-code](https://github.com/amane-uehara/cpubook-code)/785 | Êõ∏Á±ç„Äå‰Ωú„Çç„ÅÜÔºÅCPU„Äç„ÅÆ„Çµ„É≥„Éó„É´„Ç≥„Éº„Éâ |
| 11 | 2 | 0 | 3 years ago | [UVM_RAL_DMA](https://github.com/Nimausfi/UVM_RAL_DMA)/786 | None |
| 11 | 12 | 1 | 1 year, 7 months ago | [memory](https://github.com/RoaLogic/memory)/787 | Generic memory implementations |
| 11 | 0 | 0 | 7 years ago | [VLSI_Lab2](https://github.com/mediaic/VLSI_Lab2)/788 | RTL + Verfication + Synthesis + APR |
| 11 | 1 | 1 | 9 years ago | [nasti-ddrx-mc](https://github.com/diadatp/nasti-ddrx-mc)/789 | NASTI slave compliant DDRx memory controller. |
| 11 | 3 | 0 | 3 years ago | [go.debug](https://github.com/semify-eda/go.debug)/790 | Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster |
| 11 | 1 | 6 | 1 year, 2 months ago | [svjson](https://github.com/esynr3z/svjson)/791 | üáØ JSON encoder and decoder in pure SystemVerilog |
| 11 | 0 | 3 | 1 year, 7 months ago | [mapache64](https://github.com/ucsbieee/mapache64)/792 | Custom 6502 Video Game Console |
| 11 | 1 | 0 | 3 hours ago | [memorysim](https://github.com/AnshKetchum/memorysim)/793 | An RTL-level, Chipyard-compatible DRAM simulator model for the Chisel ecosystem. |
| 11 | 22 | 1 | 7 years ago | [apb_spi_master](https://github.com/pulp-platform/apb_spi_master)/794 | None |
| 11 | 4 | 2 | 4 years ago | [arm_watchdog](https://github.com/kumarrishav14/arm_watchdog)/795 | Verification IP for Watchdog |
| 11 | 4 | 0 | a month ago | [verification-benchmarks](https://github.com/HWSec-UNC/verification-benchmarks)/796 | None |
| 11 | 3 | 0 | 4 years ago | [meduram](https://github.com/dpretet/meduram)/797 | Multi-port BRAM IP for ASIC and FPGA |
| 11 | 0 | 0 | 6 years ago | [configgpgpu](https://github.com/gjlies/configgpgpu)/798 | A configurable general purpose graphics processing unit for  |
| 11 | 0 | 0 | 3 years ago | [SNN-on-FPGA](https://github.com/Minz9/SNN-on-FPGA)/799 | SNN on FPGA |
| 11 | 0 | 0 | 2 years ago | [Vehicle-License-Plate-Rec](https://github.com/DOUDIU/Vehicle-License-Plate-Recognition-on-FPGA)/800 | None |
| 11 | 1 | 0 | 1 year, 5 months ago | [pipelined-rv32i](https://github.com/pietroglyph/pipelined-rv32i)/801 | A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA) |
| 11 | 0 | 3 | 3 years ago | [waveform-generator](https://github.com/semify-eda/waveform-generator)/802 | Waveform Generator |
| 11 | 1 | 0 | 6 years ago | [loac-tirinhas](https://github.com/GustavoDinizMonteiro/loac-tirinhas)/803 | None |
| 11 | 1 | 0 | 5 years ago | [UVM_Python](https://github.com/JoseIuri/UVM_Python)/804 | This repository contains an example of the connection between an UVM Testbench and a Python reference model. |
| 11 | 5 | 2 | 7 months ago | [gpio](https://github.com/pulp-platform/gpio)/805 | Parametric GPIO Peripheral  |
| 11 | 2 | 0 | 3 years ago | [RacingBIKE](https://github.com/Chair-for-Security-Engineering/RacingBIKE)/806 | None |
| 11 | 5 | 0 | 4 years ago | [minimal-risc-v-cpu](https://github.com/Ludini1/minimal-risc-v-cpu)/807 | None |
| 11 | 3 | 0 | 9 years ago | [UVM-Verification-Testbenc](https://github.com/rdou/UVM-Verification-Testbench-For-SimpleBus)/808 | None |
| 11 | 3 | 0 | 1 year, 10 months ago | [apb_uvc_verilator](https://github.com/AsFigo/apb_uvc_verilator)/809 | APB UVC ported to Verilator |
| 11 | 14 | 2 | 2 years ago | [hwpe-mac-engine](https://github.com/pulp-platform/hwpe-mac-engine)/810 | An example Hardware Processing Engine |
| 11 | 6 | 1 | 3 years ago | [FIFO_UVM_Verification](https://github.com/ishfaqahmed29/FIFO_UVM_Verification)/811 | Synchronous FIFO Testbench  |
| 11 | 9 | 1 | a month ago | [cheriot-safe](https://github.com/microsoft/cheriot-safe)/812 | Repo for CHERIoT-SAFE development FPGA platform |
| 11 | 1 | 0 | 4 years ago | [UART_UVM_Project](https://github.com/mehaltalukder/UART_UVM_Project)/813 | Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog |
| 11 | 2 | 5 | 12 years ago | [freecellera-uvm](https://github.com/Freecellera/freecellera-uvm)/814 | Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org) |
| 11 | 2 | 0 | 7 months ago | [uvm_starter](https://github.com/smartfoxdata/uvm_starter)/815 | uvm_starter is a simple template for starting uvm projects |
| 11 | 9 | 1 | 7 years ago | [Tri-Mode-Ethernet-MAC-10-](https://github.com/jomonkjoy/Tri-Mode-Ethernet-MAC-10-100-1000-)/816 | Ethernet-MAC System verilog |
| 11 | 0 | 0 | 2 years ago | [SystolicArray-2D-FP16](https://github.com/SuperLiaoXH/SystolicArray-2D-FP16)/817 | Âü∫‰∫éFP16ÁöÑ‰∫åÁª¥ËÑâÂä®ÈòµÂàóÁîµË∑ØËÆæËÆ° |
| 11 | 0 | 0 | 4 years ago | [HDLBits](https://github.com/HDLForBeginners/HDLBits)/818 | None |
| 10 | 4 | 1 | 6 years ago | [uvmBasics](https://github.com/adibis/uvmBasics)/819 | Basics of UVM via an APB slave |
| 10 | 3 | 0 | 5 years ago | [image-processing](https://github.com/hdl-util/image-processing)/820 | SystemVerilog code for image processing tasks like demosaicing |
| 10 | 0 | 1 | 5 years ago | [leg](https://github.com/Matt8898/leg)/821 | None |
| 10 | 25 | 3 | 4 years ago | [rv_plic](https://github.com/lowRISC/rv_plic)/822 | Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC). DEPRECATED in favour of the OpenTitan PLIC: https://github.com/lowRISC/opentitan/tree/master/hw/ip/rv_plic |
| 10 | 0 | 1 | 7 months ago | [sar6502-sync](https://github.com/CompuSAR/sar6502-sync)/823 | A synchronous bus version of the cycle and bus accurate 6502 |
| 10 | 3 | 0 | 1 year, 6 months ago | [PCIE-Transaction-Layer-Ve](https://github.com/crusader2000/PCIE-Transaction-Layer-Verification)/824 | PCIe System Verilog Verification Environment developed for PCIe course |
| 10 | 1 | 0 | 6 years ago | [ARM-Single-Cycle-Processo](https://github.com/GeorgeSangillo/ARM-Single-Cycle-Processor)/825 | Design and simulate a simplified ARM single-cycle processor using SystemVerilog. |
| 10 | 11 | 54 | 11 days ago | [Simply-V](https://github.com/HiSA-Team/Simply-V)/826 | RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II. |
| 10 | 1 | 0 | 3 years ago | [UVM_example-amplifier](https://github.com/TooyamaYuuouji/UVM_example-amplifier)/827 | A simple UVM project. The DUT(RTL) is a simple amplifier. |
| 10 | 0 | 0 | 5 years ago | [zedboard_cnn](https://github.com/ZivFung/zedboard_cnn)/828 | Vivado project of hardware Implementation of CNN on Xilinx Zedboard.   |
| 10 | 6 | 9 | 11 years ago | [NetEmulation](https://github.com/UCLONG/NetEmulation)/829 | Software Simulation and Hardware Synthesis of Electrical and Optical Interconnection Networks |
| 10 | 2 | 0 | 2 years ago | [e32e](https://github.com/ecilasun/e32e)/830 | Latest in the line of the E32 processors with better/generic cache placement |
| 10 | 1 | 0 | 7 years ago | [dnn-rtl](https://github.com/Csuk0914/dnn-rtl)/831 | Verilog RTL Implementation of DNN |
| 10 | 4 | 1 | 3 years ago | [TerraCresta](https://github.com/va7deo/TerraCresta)/832 | Nichibutsu Terra Cresta for MiSTerFPGA |
| 10 | 3 | 0 | 2 years ago | [Universal_Verification_Me](https://github.com/Psichico/Universal_Verification_Methodology)/833 | None |
| 10 | 6 | 0 | 4 months ago | [pcileech-Fakeconnect](https://github.com/fif5o/pcileech-Fakeconnect)/834 | Wired network card achieves false connection status |
| 10 | 1 | 0 | 6 years ago | [ahb3lite_dma](https://github.com/vfinotti/ahb3lite_dma)/835 | DMA core compatible with AHB3-Lite  |
| 10 | 6 | 1 | 1 year, 11 months ago | [VerilogFarrowFilter](https://github.com/j1s1e1/VerilogFarrowFilter)/836 | Fractional interpolation using a Farrow structure |
| 10 | 0 | 1 | 1 year, 9 months ago | [CS202-CS214-Computer-Orga](https://github.com/IskXCr/CS202-CS214-Computer-Organization-Project)/837 | SUSTech CS202/CS214 Computer Organization Project. Streams Bad Apple. |
| 10 | 3 | 0 | 7 months ago | [axi4lite_gpio](https://github.com/smartfoxdata/axi4lite_gpio)/838 | General purpose IO port with AXI4-Lite interface |
| 10 | 2 | 0 | 5 years ago | [yuu_clock](https://github.com/seabeam/yuu_clock)/839 | UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available |
| 10 | 3 | 8 | 2 years ago | [rvc_asap](https://github.com/amichai-bd/rvc_asap)/840 | riscv-core-as-simple-as-passible |
| 10 | 2 | 0 | 5 months ago | [pcileech-fake-wifi-connec](https://github.com/r0llie/pcileech-fake-wifi-connection)/841 | None |
| 10 | 0 | 0 | 1 year, 9 months ago | [Tiny-TPU](https://github.com/guanrenyang/Tiny-TPU)/842 | None |
| 10 | 1 | 0 | 3 years ago | [tbcm](https://github.com/taichi-ishitani/tbcm)/843 | Basic Common Modules |
| 10 | 15 | 1 | 9 years ago | [core2axi](https://github.com/pulp-platform/core2axi)/844 | Core protocol to AXI bridge |
| 10 | 1 | 0 | 4 years ago | [riscv-processor](https://github.com/hashi0203/riscv-processor)/845 | None |
| 10 | 1 | 0 | 3 years ago | [SE-VGA](https://github.com/techav-homebrew/SE-VGA)/846 | Mirror the Mac SE video over VGA |
| 10 | 2 | 1 | 1 year, 10 months ago | [sv_waveterm](https://github.com/PeterMonsson/sv_waveterm)/847 | None |
| 10 | 3 | 0 | 3 years ago | [JSON.sv](https://github.com/milestone12/JSON.sv)/848 | SystemVerilog package for reading, manipulating, and writing JSON-formatted data |
| 10 | 3 | 0 | 3 months ago | [softex](https://github.com/belanoa/softex)/849 | None |
| 10 | 1 | 0 | 4 years ago | [Ria](https://github.com/UMJI-VE450-21SU/Ria)/850 | UM-SJTU JI VE450 2021 Summer Capstone Design Project |
| 10 | 2 | 0 | 4 months ago | [pztb-core](https://github.com/pezy-computing/pztb-core)/851 | None |
| 10 | 0 | 0 | 10 months ago | [eXpect](https://github.com/axi-security/eXpect)/852 | None |
| 10 | 2 | 0 | 1 year, 9 months ago | [Verilog_TCP](https://github.com/ZiyangYE/Verilog_TCP)/853 | Highly specialized TCP module. Simple and high-performance. No ARP support. |
| 10 | 10 | 2 | 4 years ago | [keccak-verilog](https://github.com/jmoles/keccak-verilog)/854 | A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak. |
| 10 | 4 | 0 | 5 years ago | [vdf-fpga-round1-results](https://github.com/supranational/vdf-fpga-round1-results)/855 | None |
| 10 | 1 | 0 | 1 year, 7 months ago | [boa-risc-v](https://github.com/robotman2412/boa-risc-v)/856 | My second attempt at a RISC-V CPU with learnings form my previous attempt. |
| 10 | 0 | 0 | 7 months ago | [digital-design-suite](https://github.com/talha1200/digital-design-suite)/857 | None |
| 10 | 1 | 0 | 2 years ago | [RV32I](https://github.com/HarieshAnbalagan/RV32I)/858 | Minimalistic RV32I RISC-V Processor in System Verilog |
| 10 | 2 | 0 | 4 years ago | [vga_interface](https://github.com/Rain92/vga_interface)/859 | None |
| 10 | 0 | 0 | 3 months ago | [Pcileech_Via-1394](https://github.com/cosmo0301/Pcileech_Via-1394)/860 | TLP for via1394 |
| 10 | 1 | 1 | 23 days ago | [icdk](https://github.com/Dragon-Git/icdk)/861 | uvm framework generator |
| 10 | 4 | 0 | 8 years ago | [systemverilog](https://github.com/zstechly/systemverilog)/862 | System Verilog Presentation / example code I wrote to use as a template for future test benches |
| 10 | 0 | 0 | 2 years ago | [EE405-Advanced-Digital-Sy](https://github.com/stellagarden/EE405-Advanced-Digital-Systems-Design)/863 | Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator |
| 10 | 1 | 0 | 1 year, 11 months ago | [SV_Examples](https://github.com/jnestor/SV_Examples)/864 | SystemVerilog examples - common building blocks |
| 10 | 4 | 0 | 2 years ago | [advanced-riscv-verificati](https://github.com/openhwgroup/advanced-riscv-verification-methodologies)/865 | Advanced Verification Methodologies for RISC-V and related IP |
| 10 | 2 | 0 | 5 years ago | [Karatsuba_multiplier_HDL](https://github.com/JC-S/Karatsuba_multiplier_HDL)/866 | This is a SystemVerilog HDL implementation of Karatsuba multiplier. |
| 10 | 6 | 0 | a month ago | [heichips25-workshop](https://github.com/FPGA-Research/heichips25-workshop)/867 | HeiChips 2025 LibreLane Workshop |
| 10 | 1 | 0 | 2 months ago | [riscv-cpu-from-scratch](https://github.com/Git-Meghraj/riscv-cpu-from-scratch)/868 | None |
| 10 | 2 | 2 | 4 years ago | [fpga-vr-remap](https://github.com/colinpate/fpga-vr-remap)/869 | None |
| 10 | 0 | 0 | 2 years ago | [ALU-Verification-using-Sy](https://github.com/tonyalfred/ALU-Verification-using-SystemVerilog)/870 | Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was verified using QuestaSim. |
| 10 | 0 | 0 | 1 year, 9 months ago | [SPI_Protocol](https://github.com/Kholoud-Ebrahim/SPI_Protocol)/871 | UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol. |
| 10 | 2 | 0 | 5 years ago | [SV_I2S_RX_CORE](https://github.com/rubinsteina13/SV_I2S_RX_CORE)/872 | Synthesizable SystemVerilog IP-Core of the I2S Receiver |
| 10 | 2 | 0 | 8 years ago | [DualCoreProcessor](https://github.com/ghosh17/DualCoreProcessor)/873 | ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor |
| 10 | 5 | 0 | 6 years ago | [uvm_study](https://github.com/kdurant/uvm_study)/874 | study uvm step by step |
| 10 | 1 | 0 | 5 years ago | [twn_generator](https://github.com/da-steve101/twn_generator)/875 | Generate an FPGA design for a TWN |
| 10 | 5 | 0 | 3 months ago | [Pcileech-Activator-Anti-c](https://github.com/Herooyyy/Pcileech-Activator-Anti-crack)/876 | ÂèçÊøÄÊ¥ªÁ†¥Ëß£ÂÜôÊ≥ï‰ª•ÂèäÊøÄÊ¥ªÂô®ÂÆûÁé∞ |
| 9 | 9 | 1 | 2 days ago | [ECE231-DigitalLogicDesign](https://github.com/RU-ECE/ECE231-DigitalLogicDesign)/877 | None |
| 9 | 4 | 0 | 6 years ago | [Distributed-DecisionTrees](https://github.com/fpgasystems/Distributed-DecisionTrees)/878 | None |
| 9 | 1 | 1 | 5 years ago | [Design-and-Verification-o](https://github.com/gvsrmk/Design-and-Verification-of-DDR3-SDRAM-memory-controller)/879 | Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for setting up the interfaces and writing tasks for various operations. Performed randomized, Constrained, and directed test cases to validate our DUT. |
| 9 | 0 | 0 | 4 months ago | [sec-v](https://github.com/joernhoffmann/sec-v)/880 | Secure RISC-V processor for microcontrollers |
| 9 | 4 | 0 | 3 years ago | [PSMA-benchmark](https://github.com/KULeuven-MICAS/PSMA-benchmark)/881 | Benchmark fo state-of-the-art Precision Scalable MAC Arrays (PSMAs) |
| 9 | 1 | 0 | 8 years ago | [basic_uvmc_oct](https://github.com/nelsoncsc/basic_uvmc_oct)/882 | A simple UVM testbench using UVM Connect and Octave |
| 9 | 4 | 1 | 3 years ago | [tl-ahb-bridge](https://github.com/antmicro/tl-ahb-bridge)/883 | This project contains a SystemVerilog implementation of the TileLink UL (Uncached Lightweight) to AHB bridge. |
| 9 | 2 | 1 | 1 year, 1 month ago | [NeoProf_FPGA](https://github.com/PKUZHOU/NeoProf_FPGA)/884 | None |
| 9 | 2 | 0 | 2 years ago | [FlexRV32](https://github.com/andreili/FlexRV32)/885 | The second implementation of RISC-V architecture, step-by-step. |
| 9 | 6 | 0 | 8 years ago | [ECE745_LC3_Verification](https://github.com/jay16udani/ECE745_LC3_Verification)/886 | North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog |
| 9 | 7 | 0 | 3 months ago | [spi_avip](https://github.com/mbits-mirafra/spi_avip)/887 | None |
| 9 | 9 | 6 | 2 years ago | [ibex_super_system](https://github.com/GregAC/ibex_super_system)/888 | Ibex Super System is DEPRECATED, and has become the Ibex Demo System: https://github.com/lowRISC/ibex-demo-system which is maintained by lowRISC. |
| 9 | 2 | 0 | 2 months ago | [TimeTagger-FPGALink-Refer](https://github.com/swabianinstruments/TimeTagger-FPGALink-Reference)/889 | TimeTagger FPGALink Reference |
| 9 | 4 | 0 | 3 years ago | [wav-d2d-hw](https://github.com/waviousllc/wav-d2d-hw)/890 | Wavious High Speed Die-to-die |
| 9 | 0 | 0 | 2 years ago | [LeNet-Verilog-Simulate-FP](https://github.com/SuperLiaoXH/LeNet-Verilog-Simulate-FP16)/891 | ÁõÆÂâçÂú®ËøõË°åÂç∑ÁßØÁ•ûÁªèÁΩëÁªúÁöÑÁÆóÂ≠êËÆæËÆ°ÔºåËØ•ÁâàÊú¨‰∏∫Âü∫‰∫éLeNetÁΩëÁªúÁöÑÁ∫Ø‰ªøÁúüÁâàÊú¨ |
| 9 | 2 | 1 | 8 months ago | [mmu](https://github.com/bsc-loca/mmu)/892 | None |
| 9 | 0 | 0 | 2 years ago | [simple_loong_cpu](https://github.com/LainChip/simple_loong_cpu)/893 | simple version of Lain Core, loongarch32r cpu core |
| 9 | 2 | 0 | 3 years ago | [G76-Mini](https://github.com/mtabini/G76-Mini)/894 | An inexpensive VGA circuit designed specifically for homebrew 8-bit computers |
| 9 | 1 | 0 | 1 year, 7 months ago | [Songs](https://github.com/ridvancelikcs/Songs)/895 | monophonic songs on the fpga board (BASYS3) |
| 9 | 0 | 0 | 4 years ago | [stBlitter](https://github.com/ijor/stBlitter)/896 | None |
| 9 | 2 | 0 | 3 years ago | [uCodedRiscV](https://github.com/andmiele/uCodedRiscV)/897 | A simple micro-coded (micro-programmed control unit) multi-cycle 32-bit RISC-V CPU written in System Verilog |
| 9 | 1 | 0 | 3 years ago | [8-bit-cpu](https://github.com/Daragh-Crowley/8-bit-cpu)/898 | Project demonstrating the design and testing of an 8 bit CPU in Verilog for EE4023 Digital IC Design module at UCC, 2020/2021 |
| 9 | 0 | 0 | 9 years ago | [stack](https://github.com/drom/stack)/899 | Stack machine blocks. |
| 9 | 2 | 0 | 4 years ago | [manila-ice](https://github.com/joshtyler/manila-ice)/900 | Lattice iCE HX4K Development Board |
| 9 | 0 | 0 | 11 months ago | [benchmarking-precision-sc](https://github.com/vincent-camus/benchmarking-precision-scalable-mac-units)/901 | Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing |
| 9 | 6 | 0 | 6 years ago | [QCM](https://github.com/yeehui1988/QCM)/902 | Quantum Circuit Modelling Using State Vector and Heisenberg Representations |
| 9 | 0 | 0 | 3 years ago | [rv5stage](https://github.com/monkey2000/rv5stage)/903 | My very first attempt on pipelined RV32I processor |
| 9 | 3 | 0 | 1 year, 3 months ago | [Design-and-UVM-Verificati](https://github.com/Youssefmdany/Design-and-UVM-Verification-of-an-ALU)/904 | Design and UVM Verification of an ALU |
| 9 | 0 | 0 | 1 year, 10 months ago | [PocketAlphaMission](https://github.com/RndMnkIII/PocketAlphaMission)/905 | SNK ASO/Alpha Mission gateware IP Core |
| 9 | 1 | 0 | 6 years ago | [RTL4Interview](https://github.com/comestime/RTL4Interview)/906 | RTL Interview Questions |
| 9 | 4 | 0 | 6 years ago | [axi4_aib_bridge](https://github.com/lmco/axi4_aib_bridge)/907 | AXI4/AIB Bridge RTL |
| 9 | 0 | 0 | 1 year, 7 months ago | [MiSTer-Discrete](https://github.com/jopdorp/MiSTer-Discrete)/908 | None |
| 9 | 6 | 0 | 6 years ago | [amba_sys_ip](https://github.com/mballance/amba_sys_ip)/909 | AMBA-protocol system IP |
| 9 | 2 | 0 | 2 years ago | [verilog_UDP](https://github.com/ZiyangYE/verilog_UDP)/910 | None |
| 9 | 3 | 0 | 11 years ago | [aes_decrypt_fpga](https://github.com/freecores/aes_decrypt_fpga)/911 | AES Decryption Core for FPGA |
| 9 | 4 | 2 | 2 years ago | [sigasi_demos](https://github.com/sigasi/sigasi_demos)/912 | None |
| 9 | 1 | 0 | 4 years ago | [SystemVerilog-HDMI-encode](https://github.com/BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator)/913 | SystemVerilog HDMI encoder, serializer & PLL generator.  Tested on Cyclone IV-E, Compatible with Quartus 13.0 through Quartus Prime 20.1. |
| 9 | 2 | 0 | 3 months ago | [abr-sim](https://github.com/ml-dsa/abr-sim)/914 | Adam's Bridge (ML-DSA hardware accelerator) verilator wrapper -- create "toggle" traces from VCD dumps |
| 9 | 2 | 0 | 2 years ago | [fir_basys3](https://github.com/sinandredemption/fir_basys3)/915 | Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2 |
| 9 | 4 | 0 | 7 years ago | [alu_tb](https://github.com/adibis/alu_tb)/916 | Basic ALU testbench written in UVM for experiments |
| 9 | 4 | 0 | 9 years ago | [GNSS-verilog-signal-simul](https://github.com/iDoka/GNSS-verilog-signal-simulator)/917 | GNSS Signal Generator writen on Verilog HDL for SDR platform (currently BladeRF) |
| 9 | 1 | 0 | 4 years ago | [MIPS-CPU](https://github.com/hakula139/MIPS-CPU)/918 | A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog |
| 9 | 3 | 0 | 8 years ago | [FP51_fast_core](https://github.com/PulseRain/FP51_fast_core)/919 | PulseRain FP51-1T MCU core |
| 9 | 1 | 0 | 2 years ago | [RISC-pipelined-processor](https://github.com/SarahElzayat/RISC-pipelined-processor)/920 | 5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and more.. following Harvard architecture. |
| 9 | 0 | 0 | 2 years ago | [ARM-SingleCycle-Instructi](https://github.com/hewertonfl/ARM-SingleCycle-Instructions-Implementation)/921 | None |
| 9 | 5 | 0 | 3 years ago | [pulpino__spi_master__subs](https://github.com/mbits-mirafra/pulpino__spi_master__subsystem_verification)/922 | None |
| 9 | 6 | 0 | 5 months ago | [pcileech-chinese-xhci-bar](https://github.com/AstralityBlade/pcileech-chinese-xhci-bar)/923 | Some shitty chinese sources of xhci bar controller |
| 9 | 3 | 0 | 1 year, 4 months ago | [RISCV-crypto](https://github.com/cggewehr/RISCV-crypto)/924 | Ibex RISC-V core extended with hardware acceleration of cryptography functions  |
| 9 | 2 | 0 | 2 years ago | [vivado_design_space_explo](https://github.com/pConst/vivado_design_space_explorer_template)/925 | Iterative compilation and reporting scripts for AMD / Xilinx Vivado |
| 9 | 1 | 0 | 4 years ago | [MultilevelTLB](https://github.com/NazerkeT/MultilevelTLB)/926 | Multilevel TLB implementation workspace for (CVA6) Ariane Core during summer GSoC'21 |
| 9 | 3 | 7 | 7 months ago | [uvm_tb_templates](https://github.com/bhendi-boi/uvm_tb_templates)/927 | Repository containing generic UVM test environments to give a head start for your next RTL verification project. Includes templates for common verification scenarios, with and without coverage, single and multiple agents, and more. |
| 9 | 4 | 1 | 7 years ago | [CDC_FIFO_Design](https://github.com/jomonkjoy/CDC_FIFO_Design)/928 | Multi-bit Synchronization across Clock Domains |
| 9 | 17 | 1 | 9 years ago | [apb_i2c](https://github.com/pulp-platform/apb_i2c)/929 | None |
| 9 | 1 | 0 | 6 years ago | [SystemVerilog-Assertions](https://github.com/chandanpalai/SystemVerilog-Assertions)/930 | Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas |
| 9 | 3 | 2 | 4 years ago | [vsdfpga](https://github.com/shivanishah269/vsdfpga)/931 | Implementation of Mixed Signal SoC (RISCV based Core + PLL) on FPGA |
| 9 | 2 | 0 | a month ago | [Passe_Passe_Network_Switc](https://github.com/0xArt/Passe_Passe_Network_Switch)/932 | A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data. |
| 9 | 6 | 0 | 2 years ago | [Super_SPI_Master_Verilog](https://github.com/0xArt/Super_SPI_Master_Verilog)/933 | SPI Master Verilog module |
| 9 | 5 | 0 | 3 years ago | [Open-HiPU200](https://github.com/mfkiwl/Open-HiPU200)/934 | HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension. |
| 9 | 1 | 0 | 5 years ago | [NUSADC](https://github.com/USCPOSH/NUSADC)/935 | Repository for ISSCC 2020 paper. |
| 9 | 4 | 1 | 3 months ago | [pulp-c910](https://github.com/pulp-platform/pulp-c910)/936 | PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem with several modifications. |
| 9 | 2 | 0 | 3 months ago | [single_cycle](https://github.com/PalePrime/single_cycle)/937 | None |
| 9 | 1 | 0 | 12 hours ago | [gdb_server_stub_sv](https://github.com/jeras/gdb_server_stub_sv)/938 | GDB server stub implemented in SystemVerilog and DPI-C |
| 9 | 4 | 0 | 9 years ago | [hawkins](https://github.com/advanced-uvm/hawkins)/939 | None |
| 9 | 2 | 0 | 3 years ago | [adsbenchmark](https://github.com/Infineon/adsbenchmark)/940 | Benchmark circuits for analog defect simulation including P2427 standard validation |
| 9 | 0 | 0 | 1 year, 7 months ago | [Computer-Aided-Design-F20](https://github.com/MobinaMhr/Computer-Aided-Design-F2024)/941 | CAD course projects in the Fall semester of the University of Tehran under the supervision of Dr.Modarresi.  |
| 9 | 1 | 0 | 3 years ago | [SystemVerilog_Coursework](https://github.com/zli87/SystemVerilog_Coursework)/942 | These are some coursework related to SystemVerilog Design & Verification in a graduate-level course, Integrated_Circuit_Design_Laboratory_IC_Lab, at NCTU. |
| 9 | 3 | 0 | 5 years ago | [AXI_BFM](https://github.com/C-L-G/AXI_BFM)/943 | AXI ÊÄªÁ∫øÈ™åËØÅ Ê®°Âùó |
| 9 | 3 | 0 | 2 years ago | [simple10GbaseR](https://github.com/theSergeyGusev/simple10GbaseR)/944 | FPGA Low latency 10GBASE-R PCS |
| 9 | 6 | 0 | 1 year, 4 months ago | [universal_jtag_tap](https://github.com/RoaLogic/universal_jtag_tap)/945 | Universal JTAG TAP Controller |
| 9 | 1 | 0 | 2 years ago | [Verilog-Design-Example](https://github.com/feipenghhq/Verilog-Design-Example)/946 | Writing my own Verilog code for the book <Advanced Chip Design Practical Examples in Verilog> |
| 9 | 2 | 0 | 7 years ago | [sv_math](https://github.com/nelsoncsc/sv_math)/947 | Reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog |
| 9 | 1 | 0 | 3 years ago | [axi4_lib](https://github.com/hellgate202/axi4_lib)/948 | AXI4 Interface Library |
| 9 | 0 | 0 | 5 years ago | [gemmm2s](https://github.com/sthornington/gemmm2s)/949 | Verilog module for converting from AXI4 MM of Zynq GEM Ethernet DMA to AXI-Stream with packet boundaries |
| 9 | 3 | 13 | 7 years ago | [hardcloud](https://github.com/omphardcloud/hardcloud)/950 | FPGA as an OpenMP Offloading Device. |
| 9 | 4 | 0 | 9 years ago | [verification-gentleman-bl](https://github.com/tudortimi/verification-gentleman-blog-code)/951 | Example code for Verification Gentleman blog |
| 9 | 3 | 0 | 3 years ago | [hdl_common](https://github.com/joshtyler/hdl_common)/952 | None |
| 9 | 0 | 0 | 4 days ago | [circt-tests](https://github.com/circt/circt-tests)/953 | Collection of larger-scale tests for CIRCT. |
| 9 | 24 | 0 | 3 months ago | [apb_uart](https://github.com/pulp-platform/apb_uart)/954 | None |
| 9 | 0 | 0 | 1 year, 11 days ago | [NSCSCC2024](https://github.com/Jin-zd/NSCSCC2024)/955 | All codes for the NSCSCC in 2024 |
| 9 | 0 | 0 | 3 months ago | [Verification-of-an-Asynch](https://github.com/AbdelrahmanYassien11/Verification-of-an-Asynchronous-FIFO-using-UVM-SVA)/956 | Verification of an Asynchronous FIFO using UVM & SVA |
| 9 | 2 | 1 | 3 years ago | [RISCV_Formal_Verification](https://github.com/shrutiprakashgupta/RISCV_Formal_Verification)/957 | Formal Verification of RISC V IM Processor  |
| 8 | 0 | 0 | 1 year, 3 months ago | [riscv32-cosim-model](https://github.com/ssayin/riscv32-cosim-model)/958 | RISC-V processor co-simulation using SystemVerilog HDL and UVM. |
| 8 | 2 | 0 | 2 years ago | [AMBA-SVA](https://github.com/xiaochuang-lxc/AMBA-SVA)/959 | ARM AMBA 4 AXI4,AXI4-lite,AXI4-stream SVAs (BP063) MiscellaneousBP063 |
| 8 | 3 | 0 | 4 years ago | [router_verification](https://github.com/Mr-southerly/router_verification)/960 | Ë∑ØÁßëÈ™åËØÅV0ÂÆûÈ™åÔºåÂÆåÊàê‰∏Ä‰∏™routerËÆæËÆ°ÁöÑÈ™åËØÅÂ∑•‰Ωú |
| 8 | 1 | 0 | 3 years ago | [mips-cpu](https://github.com/kang-0909/mips-cpu)/961 | MIPS CPU in verilog |
| 8 | 0 | 0 | 7 years ago | [NibblerCPU](https://github.com/bchangip/NibblerCPU)/962 | 4-bit CPU written in SystemVerilog |
| 8 | 0 | 0 | 4 years ago | [pipeline](https://github.com/Menci/pipeline)/963 | Pipelined MIPS processor in Verilog |
| 8 | 2 | 0 | 1 year, 6 months ago | [soc_model_rt_analysis](https://github.com/pulp-platform/soc_model_rt_analysis)/964 | None |
| 8 | 7 | 1 | 7 years ago | [Portable-Stimulus](https://github.com/kariannekk/Portable-Stimulus)/965 | None |
| 8 | 3 | 0 | 4 years ago | [amiq_reg_agt](https://github.com/amiq-consulting/amiq_reg_agt)/966 | Register Agent |
| 8 | 3 | 0 | 5 years ago | [SimpleAdder-UVM](https://github.com/tamannarupani/SimpleAdder-UVM)/967 | A simple adder implementation and verification using UVM 1.2 |
| 8 | 1 | 0 | 6 years ago | [AHB_APB-Bridge](https://github.com/Shivanagender123/AHB_APB-Bridge)/968 | This is normal basic UVM testbench for AMBA Bridge AHB_APB |
| 8 | 0 | 0 | 4 years ago | [ECE385-Tank-World-on-FPGA](https://github.com/TaoHeyi/ECE385-Tank-World-on-FPGA)/969 | Repos for ECE385 final project |
| 8 | 1 | 2 | 3 years ago | [ProcessORC](https://github.com/LTDS-Capo/ProcessORC)/970 | None |
| 8 | 0 | 0 | 3 years ago | [uvm-mcdf_v2](https://github.com/KafCoppelia/uvm-mcdf_v2)/971 | Mirror of william_william/uvm-mcdf_v2 on Gitee |
| 8 | 6 | 0 | 7 months ago | [asyn_fifo_uvm_verify](https://github.com/pzressinno/asyn_fifo_uvm_verify)/972 | None |
| 8 | 0 | 0 | 2 years ago | [SystemVerilog](https://github.com/suisuisi/SystemVerilog)/973 | SystemVerilog of syntax and Practices |
| 8 | 0 | 0 | 10 months ago | [Computer-Architecture-FDU](https://github.com/fduTristin/Computer-Architecture-FDU-24Spring)/974 | None |
| 8 | 2 | 0 | 8 months ago | [arty_mac_test](https://github.com/hdlguy/arty_mac_test)/975 | A test design to see how the Tri-mode Ethernet MAC can be used in a small FPGA design. |
| 8 | 1 | 0 | 3 years ago | [OoO_processor](https://github.com/guanzetong/OoO_processor)/976 | An R10K-style Out-of-Order, Arbitrary-way Superscalar, Simultaneous Multithreading RISC-V Processor in SystemVerilog |
| 8 | 1 | 0 | 2 years ago | [SPI](https://github.com/tom-urkin/SPI)/977 | SPI protocol modules in SystemVerilog |
| 8 | 1 | 0 | 1 year, 8 months ago | [udma_uart_vip](https://github.com/accelr-net/udma_uart_vip)/978 | VIP and simulation scripts for PULP's UDMA UART module |
| 8 | 0 | 0 | 1 year, 3 months ago | [MIPS32-Pipeline](https://github.com/Boreas618/MIPS32-Pipeline)/979 | MIPS32 CPU & Verilator |
| 8 | 3 | 0 | 7 years ago | [NAND-Flash-Controller](https://github.com/jomonkjoy/NAND-Flash-Controller)/980 | 2, 4, 8Gb: x8/x16 Multiplexed NAND Flash Memory |
| 8 | 2 | 0 | 6 years ago | [FPGA_UNDERWAY_SALES_MACHI](https://github.com/scp10086/FPGA_UNDERWAY_SALES_MACHINE)/981 | ËøôÊòØ‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÁßëÂ≠¶‰∏éÂ∑•Á®ãÂ≠¶Èô¢Â§ß‰∏âÁü≠Â≠¶ÊúüÁöÑFPGAÂºÄÂèëÔºåÊàë‰ª¨Ë¶ÅÂÅö‰∏Ä‰∏™Âçó‰∫¨Âú∞ÈìÅÂîÆÁ•®Êú∫ |
| 8 | 5 | 0 | 5 years ago | [uvm-phase-jumping](https://github.com/PedroHSCavalcante/uvm-phase-jumping)/982 | Simple UVM phase jumping |
| 8 | 2 | 0 | 6 years ago | [SystemVerilog](https://github.com/darthsider/SystemVerilog)/983 | SV testbench for simple designs |
| 8 | 2 | 0 | 1 year, 4 months ago | [SoCDC_RTL_2024](https://github.com/MPSU/SoCDC_RTL_2024)/984 | –ó–∞–¥–∞–Ω–∏–µ RTL –∏ RTL Pro —Ç—Ä–µ–∫–æ–≤ —Ö–∞–∫–∞—Ç–æ–Ω–∞ SoC Design Challenge 2024 |
| 8 | 2 | 0 | 8 months ago | [RISCV-SuperScalar--BLAZE-](https://github.com/haydenbeames/RISCV-SuperScalar--BLAZE-CORE)/985 | A completely configurable RISC-V Out of Order Core with a base model geared towards maximizing performance |
| 8 | 0 | 0 | 5 years ago | [fpnew-wrapper](https://github.com/jiegec/fpnew-wrapper)/986 | A chisel3 wrapper for pulp-platform/fpnew |
| 8 | 2 | 0 | 4 years ago | [FIFO_MIG_BASED_AXI](https://github.com/VSHEV92/FIFO_MIG_BASED_AXI)/987 | IP-—è–¥—Ä–æ, —Ä–µ–∞–ª–∏–∑—É—é—â–µ–µ Fifo –Ω–∞ –æ—Å–Ω–æ–≤–µ DDR –ø–∞–º—è—Ç–∏ –∏ MIG c AXI4 Memory Map Interface |
| 8 | 2 | 0 | 5 years ago | [iic_uvm_tb](https://github.com/lookwhoistalkinguvm/iic_uvm_tb)/988 | I2C testbench using the UVM |
| 8 | 3 | 0 | 1 year, 5 months ago | [MP](https://github.com/SEU-MSLab/MP)/989 | The software and hardware implementation of Memory Polynomial algorithm |
| 8 | 1 | 1 | 1 year, 5 months ago | [CNN-FC-accelerator](https://github.com/bautistasch/CNN-FC-accelerator)/990 | Basic convolutional neural network and fully connected layer accelerator |
| 8 | 2 | 0 | 5 years ago | [learning-systemVerilog](https://github.com/yuxiang660/learning-systemVerilog)/991 | learning notes of SystemVerilog‰∏éÂäüËÉΩÈ™åËØÅ |
| 8 | 1 | 0 | 1 year, 4 months ago | [mlp-ondevice-training](https://github.com/souryadey/mlp-ondevice-training)/992 | FPGA on-device training and inference of a MLP neural network |
| 8 | 0 | 0 | 2 years ago | [KF8259](https://github.com/kitune-san/KF8259)/993 | 8259/8259A-like Interrupt Controller written in SystemVerilog |
| 8 | 3 | 1 | 4 days ago | [MAGIA](https://github.com/pulp-platform/MAGIA)/994 | Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators. |
| 8 | 0 | 0 | 8 months ago | [RISCV_5StagePipelined_Pro](https://github.com/VuDuyPhuong19/RISCV_5StagePipelined_Processor)/995 | None |
| 8 | 16 | 0 | 4 years ago | [SVGameBoy](https://github.com/kitsuneh/SVGameBoy)/996 | A systemVerilog implementation of Game Boy on DE1-SoC |
| 8 | 7 | 0 | 3 years ago | [coco-ibex](https://github.com/isec-tugraz/coco-ibex)/997 | None |
| 8 | 2 | 1 | 2 years ago | [RISCV-32I-Single-Cycle-Pr](https://github.com/Ammar-10xe/RISCV-32I-Single-Cycle-Processor)/998 | Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U). |
| 8 | 1 | 0 | 1 year, 8 months ago | [gelato](https://github.com/dolce-project/gelato)/999 | Gelato: General-purpose Lightweight GPU supporting RISC-V ISA with SIMT extension |
| 8 | 2 | 0 | 19 hours ago | [vfa](https://github.com/serge0699/vfa)/1000 | –†–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π –∫–∞–Ω–∞–ª–∞ Verification For All |