# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc /root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/dAlu_r.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --trace -O1 --top-module dAlu_r +define+TOP_TYPE=VdAlu_r +define+PRINTF_COND=!dAlu_r.reset +define+STOP_COND=!dAlu_r.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VdAlu_r -DVL_USER_FINISH -include VdAlu_r.h -Mdir /root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858 --exe /root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/dAlu_r-harness.cpp"
T      5628   609019  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r.cpp"
T      3882   609018  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r.h"
T      2203   609021  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r.mk"
T       579   609015  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r__Syms.cpp"
T       963   609014  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r__Syms.h"
T      1754   609017  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r__Trace.cpp"
T      9072   609016  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r__Trace__Slow.cpp"
T       836   609022  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r__ver.d"
T         0        0  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r__verFiles.dat"
T      1149   609020  1529905854 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/VdAlu_r_classes.mk"
S      4722   608764  1529905853 "/root/ChiselProject/code/test_run_dir/riscv.dAlurTest765001858/dAlu_r.v"
S   3870008   292400  1433741523 "/usr/bin/verilator_bin"
