// Seed: 4020121499
module module_0 (
    output supply1 id_0,
    output wor id_1,
    inout supply0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7
);
  assign id_1 = 1;
  tri1 id_9 = 1, id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    output supply0 id_7,
    input wor id_8
    , id_13,
    output supply0 id_9,
    input supply1 id_10,
    output tri id_11
);
  supply1 id_14;
  assign id_14 = id_8;
  wire id_15, id_16 = id_15;
  wor  id_17;
  tri id_18, id_19, id_20, id_21, id_22 = id_14;
  module_0(
      id_20, id_17, id_20, id_2, id_9, id_2, id_4, id_3
  );
  assign id_17 = id_8;
endmodule
