set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets OV7670_PCLK_IBUF]
set_property IOSTANDARD LVCMOS33 [get_ports OV7670_PCLK]
set_property PACKAGE_PIN A3 [get_ports {vga_red[0]}]
set_property PACKAGE_PIN B4 [get_ports {vga_red[1]}]
set_property PACKAGE_PIN C5 [get_ports {vga_red[2]}]
set_property PACKAGE_PIN A4 [get_ports {vga_red[3]}]
set_property PACKAGE_PIN C6 [get_ports {vga_green[0]}]
set_property PACKAGE_PIN A5 [get_ports {vga_green[1]}]
set_property PACKAGE_PIN B6 [get_ports {vga_green[2]}]
set_property PACKAGE_PIN A6 [get_ports {vga_green[3]}]
set_property PACKAGE_PIN B7 [get_ports {vga_blue[0]}]
set_property PACKAGE_PIN C7 [get_ports {vga_blue[1]}]
set_property PACKAGE_PIN D7 [get_ports {vga_blue[2]}]
set_property PACKAGE_PIN D8 [get_ports {vga_blue[3]}]
set_property PACKAGE_PIN B12 [get_ports vga_vsync]
set_property PACKAGE_PIN B11 [get_ports vga_hsync]
set_property PACKAGE_PIN H4 [get_ports OV7670_SIOC]
set_property PACKAGE_PIN H1 [get_ports OV7670_VSYNC]
set_property PACKAGE_PIN G1 [get_ports OV7670_PCLK]
set_property PACKAGE_PIN G3 [get_ports {OV7670_D[7]}]
set_property PACKAGE_PIN H2 [get_ports {OV7670_D[5]}]
set_property PACKAGE_PIN G4 [get_ports {OV7670_D[3]}]
set_property PACKAGE_PIN G2 [get_ports {OV7670_D[1]}]
set_property PACKAGE_PIN F3 [get_ports OV7670_RESET]
set_property PACKAGE_PIN K1 [get_ports OV7670_SIOD]
set_property PACKAGE_PIN J2 [get_ports OV7670_XCLK]
set_property PACKAGE_PIN F6 [get_ports OV7670_HREF]
set_property PACKAGE_PIN G6 [get_ports {OV7670_D[6]}]
set_property PACKAGE_PIN E7 [get_ports {OV7670_D[4]}]
set_property PACKAGE_PIN J3 [get_ports {OV7670_D[2]}]
set_property PACKAGE_PIN J4 [get_ports {OV7670_D[0]}]
set_property PACKAGE_PIN E6 [get_ports OV7670_PWDN]
set_property PACKAGE_PIN E3 [get_ports clk100]
set_property PACKAGE_PIN M17 [get_ports btn]
set_property PACKAGE_PIN H17 [get_ports {LED[7]}]
set_property PACKAGE_PIN K15 [get_ports {LED[6]}]
set_property PACKAGE_PIN J13 [get_ports {LED[5]}]
set_property PACKAGE_PIN N14 [get_ports {LED[4]}]
set_property PACKAGE_PIN R18 [get_ports {LED[3]}]
set_property PACKAGE_PIN V17 [get_ports {LED[2]}]
set_property PACKAGE_PIN U17 [get_ports {LED[1]}]
set_property PACKAGE_PIN U16 [get_ports {LED[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OV7670_D[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OV7670_D[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OV7670_D[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OV7670_D[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OV7670_D[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OV7670_D[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OV7670_D[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OV7670_D[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_green[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_green[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_green[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_green[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_red[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_red[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_red[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_red[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports btn]
set_property IOSTANDARD LVCMOS33 [get_ports clk100]
set_property IOSTANDARD LVCMOS33 [get_ports OV7670_HREF]
set_property IOSTANDARD LVCMOS33 [get_ports OV7670_PWDN]
set_property IOSTANDARD LVCMOS33 [get_ports OV7670_RESET]
set_property IOSTANDARD LVCMOS33 [get_ports OV7670_SIOC]
set_property IOSTANDARD LVCMOS33 [get_ports OV7670_SIOD]
set_property IOSTANDARD LVCMOS33 [get_ports OV7670_VSYNC]
set_property IOSTANDARD LVCMOS33 [get_ports vga_hsync]
set_property IOSTANDARD LVCMOS33 [get_ports OV7670_XCLK]
set_property IOSTANDARD LVCMOS33 [get_ports vga_vsync]

set_property PACKAGE_PIN J15 [get_ports stop_btn]
set_property IOSTANDARD LVCMOS33 [get_ports stop_btn]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list OV7670_PCLK_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cap1/d_latch[8]} {cap1/d_latch[9]} {cap1/d_latch[10]} {cap1/d_latch[12]} {cap1/d_latch[13]} {cap1/d_latch[14]} {cap1/d_latch[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list OV7670_PCLK_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list OV7670_HREF_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list OV7670_VSYNC_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets OV7670_PCLK_IBUF_BUFG]
