

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23'
================================================================
* Date:           Thu Dec 18 21:18:20 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     2050|     2050|  20.500 us|  20.500 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1_VITIS_LOOP_7_2  |     2048|     2048|         3|          2|          1|  1024|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 7 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.47ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 11 [1/1] (0.47ns)   --->   "%store_ln6 = store i6 0, i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 11 'store' 'store_ln6' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 12 [1/1] (0.47ns)   --->   "%store_ln7 = store i6 0, i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 12 'store' 'store_ln7' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i293"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 14 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.16ns)   --->   "%icmp_ln6 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 15 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.16ns)   --->   "%add_ln6 = add i11 %indvar_flatten6_load, i11 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 16 'add' 'add_ln6' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.inc37.i296, void %for.body4.i327.preheader.exitStub" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 17 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 18 'load' 'x_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 19 'load' 'y_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "%add_ln6_1 = add i6 %y_load, i6 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 20 'add' 'add_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%icmp_ln7 = icmp_eq  i6 %x_load, i6 32" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 21 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.31ns)   --->   "%select_ln6 = select i1 %icmp_ln7, i6 0, i6 %x_load" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 22 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.31ns)   --->   "%select_ln6_1 = select i1 %icmp_ln7, i6 %add_ln6_1, i6 %y_load" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 23 'select' 'select_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i6 %select_ln6_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 24 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i6 %select_ln6" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 25 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln6, i32 1, i32 4" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 26 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i6 %select_ln6" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 27 'trunc' 'trunc_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_1, i1 0" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 28 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i12 %tmp_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 29 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img2_addr = getelementptr i16 %img2, i64 0, i64 %zext_ln9_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 30 'getelementptr' 'img2_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_1, i1 0" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 31 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i12 %tmp_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 32 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img2_addr_1 = getelementptr i16 %img2, i64 0, i64 %zext_ln9_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 33 'getelementptr' 'img2_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.00ns)   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 34 'load' 'img2_load' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%img2_load_1 = load i12 %img2_addr_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 35 'load' 'img2_load_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %trunc_ln7, void %arrayidx365.i290416.case.0, void %arrayidx365.i290416.case.1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 36 'br' 'br_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%add_ln7 = add i6 %select_ln6, i6 1" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 37 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.47ns)   --->   "%store_ln6 = store i11 %add_ln6, i11 %indvar_flatten6" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 38 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.47>
ST_1 : Operation 39 [1/1] (0.47ns)   --->   "%store_ln6 = store i6 %select_ln6_1, i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 39 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.47>
ST_1 : Operation 40 [1/1] (0.47ns)   --->   "%store_ln7 = store i6 %add_ln7, i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 40 'store' 'store_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.47>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body4.i293" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 41 'br' 'br_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln6)> <Delay = 0.47>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 42 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 42 'load' 'img2_load' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i16 %img2_load" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 43 'sext' 'sext_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 44 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load_1 = load i12 %img2_addr_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 44 'load' 'img2_load_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i16 %img2_load_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 45 'sext' 'sext_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.26ns)   --->   "%add_ln9 = add i17 %sext_ln9_1, i17 %sext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 46 'add' 'add_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_1, i1 1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 47 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i12 %tmp_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 48 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%img2_addr_2 = getelementptr i16 %img2, i64 0, i64 %zext_ln9_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 49 'getelementptr' 'img2_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_1, i1 1" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 50 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i12 %tmp_4" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 51 'zext' 'zext_ln10' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%img2_addr_3 = getelementptr i16 %img2, i64 0, i64 %zext_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 52 'getelementptr' 'img2_addr_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (0.00ns)   --->   "%img2_load_2 = load i12 %img2_addr_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 53 'load' 'img2_load_2' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 54 [2/2] (0.00ns)   --->   "%img2_load_3 = load i12 %img2_addr_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 54 'load' 'img2_load_3' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.21>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_6_1_VITIS_LOOP_7_2_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:8->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 57 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln9, i4 %lshr_ln7" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i9 %tmp_s" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 59 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i64 0, i64 %zext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 60 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i64 0, i64 %zext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 61 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i17 %add_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 62 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load_2 = load i12 %img2_addr_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 63 'load' 'img2_load_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln9_3 = sext i16 %img2_load_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 64 'sext' 'sext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_1 = add i18 %sext_ln9_2, i18 %sext_ln9_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 65 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load_3 = load i12 %img2_addr_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 66 'load' 'img2_load_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %img2_load_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 67 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln10 = add i18 %add_ln9_1, i18 %sext_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 68 'add' 'add_ln10' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln10, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 69 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.28ns)   --->   "%sub_ln10 = sub i18 0, i18 %add_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 70 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln10_4 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln10, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 71 'partselect' 'trunc_ln10_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.26ns)   --->   "%sub_ln10_1 = sub i16 0, i16 %trunc_ln10_4" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 72 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln10_5 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln10, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 73 'partselect' 'trunc_ln10_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.35ns)   --->   "%select_ln10 = select i1 %tmp, i16 %sub_ln10_1, i16 %trunc_ln10_5" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 74 'select' 'select_ln10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 75 'store' 'store_ln9' <Predicate = (!trunc_ln7)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i290416.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 76 'br' 'br_ln9' <Predicate = (!trunc_ln7)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 77 'store' 'store_ln9' <Predicate = (trunc_ln7)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i290416.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29]   --->   Operation 78 'br' 'br_ln9' <Predicate = (trunc_ln7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation ('store_ln7', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29) of constant 0 6 bit on local variable 'x', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29 [10]  (0.478 ns)
	'load' operation 6 bit ('x_load', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29) on local variable 'x', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln7', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29) [23]  (0.975 ns)
	'select' operation 6 bit ('select_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:29) [24]  (0.313 ns)
	'add' operation 6 bit ('add_ln7', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29) [73]  (0.975 ns)
	'store' operation ('store_ln7', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29) of variable 'add_ln7', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29 6 bit on local variable 'x', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:29 [76]  (0.478 ns)

 <State 2>: 1.260ns
The critical path consists of the following:
	'load' operation 16 bit ('img2_load', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29) on array 'img2' [41]  (0.000 ns)
	'add' operation 17 bit ('add_ln9', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29) [45]  (1.260 ns)

 <State 3>: 5.212ns
The critical path consists of the following:
	'add' operation 18 bit ('add_ln9_1', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29) [55]  (0.000 ns)
	'add' operation 18 bit ('add_ln10', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29) [58]  (0.882 ns)
	'sub' operation 18 bit ('sub_ln10', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29) [60]  (1.286 ns)
	'sub' operation 16 bit ('sub_ln10_1', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29) [62]  (1.260 ns)
	'select' operation 16 bit ('select_ln10', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29) [64]  (0.355 ns)
	'store' operation ('store_ln9', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29) of variable 'select_ln10', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29 16 bit on array 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1' [67]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
