#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 25 18:30:38 2021
# Process ID: 6372
# Current directory: D:/Vivado/WorkSpace/CPU_test4fromcsdn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14076 D:\Vivado\WorkSpace\CPU_test4fromcsdn\CPU_test4fromcsdn.xpr
# Log file: D:/Vivado/WorkSpace/CPU_test4fromcsdn/vivado.log
# Journal file: D:/Vivado/WorkSpace/CPU_test4fromcsdn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 718.188 ; gain = 123.590
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/ALUoutDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DFileFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_2to1_sa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_sa
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_2to1_sa.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/InstructionMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2458] undeclared symbol ALUSrcA, assumed default net type wire [D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/Main.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/OutputFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/PCAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/PCAddImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddImm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/SignExtend.v:15]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/SignExtend.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim'
"xelab -wto 089daefb52a94c4da4b04556ae6ccd5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 089daefb52a94c4da4b04556ae6ccd5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/SignExtend.v:15]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/SignExtend.v:17]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_2to1_sa.v:11]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.InstructionMEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.PCJump
Compiling module xil_defaultlib.DataSelector_3to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.DataSelector_2to1_sa
Compiling module xil_defaultlib.DataSelector_2to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.PCAddImm
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunc
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim/xsim.dir/cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim/xsim.dir/cpu_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 25 18:31:24 2021. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 79.832 ; gain = 11.285
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 25 18:31:24 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 726.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/WorkSpace/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 754.938 ; gain = 28.977
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 756.699 ; gain = 1.762
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 25 18:31:54 2021...
