/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  reg [13:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [20:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [23:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  reg [14:0] celloutsig_1_1z;
  wire [30:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~((celloutsig_1_2z[15] | celloutsig_1_1z[5]) & celloutsig_1_2z[12]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_1z[0] | celloutsig_0_0z) & celloutsig_0_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_7z) & in_data[51]);
  assign celloutsig_0_11z = ~((celloutsig_0_4z[11] | celloutsig_0_8z) & celloutsig_0_4z[12]);
  assign celloutsig_0_12z = ~((celloutsig_0_6z | celloutsig_0_3z) & celloutsig_0_0z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[16]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z[5] ^ celloutsig_1_4z[8]);
  assign celloutsig_0_15z = ~(celloutsig_0_9z[2] ^ celloutsig_0_0z);
  assign celloutsig_1_2z = { in_data[115:103], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } & { in_data[134:106], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_1z[10:7] & in_data[147:144];
  assign celloutsig_1_0z = in_data[144:142] >= in_data[129:127];
  assign celloutsig_1_9z = celloutsig_1_2z[26:22] > celloutsig_1_1z[13:9];
  assign celloutsig_0_5z = in_data[77:71] > { in_data[91:89], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_1z[3:2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } > { in_data[89:87], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_7z = { celloutsig_0_4z[3:2], celloutsig_0_2z } > { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_19z[9:1] > { celloutsig_0_17z[7:1], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_29z = { celloutsig_0_9z[5:2], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_6z } > { celloutsig_0_4z[16:5], celloutsig_0_10z };
  assign celloutsig_1_18z = ! celloutsig_1_2z[14:12];
  assign celloutsig_0_14z = ! { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[34:32] || in_data[39:37];
  assign celloutsig_0_3z = { in_data[45:43], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } < { in_data[32], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_17z = { in_data[53:51], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_1z } >> { celloutsig_0_4z[10:6], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_1_8z = { celloutsig_1_4z[2:1], celloutsig_1_0z } <<< { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[156:136], celloutsig_1_8z } <<< { celloutsig_1_2z[11:7], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_4z[9:5], celloutsig_1_5z } <<< { celloutsig_1_10z[12:10], celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_6z <<< celloutsig_1_12z[3:0];
  assign celloutsig_0_9z = { celloutsig_0_1z[0], celloutsig_0_1z, celloutsig_0_5z } <<< celloutsig_0_4z[23:18];
  assign celloutsig_0_4z = { in_data[89:68], celloutsig_0_0z, celloutsig_0_0z } - { in_data[95:74], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[54:51] - in_data[84:81];
  assign celloutsig_0_28z = { celloutsig_0_4z[17:0], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_14z } - celloutsig_0_4z[22:2];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_4z = { celloutsig_1_1z[12:4], celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_19z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_19z = { in_data[39:33], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_1_1z = in_data[171:157];
  assign { out_data[128], out_data[99:96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
