;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit TOP : 
  module Instruction_Memory : 
    input clock : Clock
    input reset : Reset
    output io : {flip memory_address : UInt<32>, memory_instruction : UInt<32>}
    
    cmem mem : UInt<32>[1024] @[Instruction-Memory.scala 15:16]
    node _io_memory_instruction_T = bits(io.memory_address, 9, 0) @[Instruction-Memory.scala 18:29]
    infer mport io_memory_instruction_MPORT = mem[_io_memory_instruction_T], clock @[Instruction-Memory.scala 18:29]
    io.memory_instruction <= io_memory_instruction_MPORT @[Instruction-Memory.scala 18:24]
    
  module Control_Unit : 
    input clock : Clock
    input reset : Reset
    output io : {flip CU_Opcode : UInt<7>, CU_MemWrite : UInt<1>, CU_Branch : UInt<1>, CU_MemRead : UInt<1>, CU_RegWrite : UInt<1>, CU_MemToReg : UInt<1>, CU_ALU_op : UInt<3>, CU_InA : UInt<2>, CU_InB : UInt<1>, CU_Extend_sel : UInt<2>, CU_Next_PC : UInt<2>}
    
    node _T = eq(io.CU_Opcode, UInt<2>("h03")) @[Control-Unit.scala 20:23]
    when _T : @[Control-Unit.scala 20:40]
      io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 21:24]
      io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 22:22]
      io.CU_MemRead <= UInt<1>("h01") @[Control-Unit.scala 23:23]
      io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 24:24]
      io.CU_MemToReg <= UInt<1>("h01") @[Control-Unit.scala 25:24]
      io.CU_ALU_op <= UInt<3>("h04") @[Control-Unit.scala 26:22]
      io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 27:19]
      io.CU_InB <= UInt<1>("h01") @[Control-Unit.scala 28:19]
      io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 29:26]
      io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 30:23]
      skip @[Control-Unit.scala 20:40]
    else : @[Control-Unit.scala 32:187]
      node _T_1 = eq(io.CU_Opcode, UInt<4>("h0f")) @[Control-Unit.scala 32:29]
      node _T_2 = eq(io.CU_Opcode, UInt<5>("h017")) @[Control-Unit.scala 32:64]
      node _T_3 = or(_T_1, _T_2) @[Control-Unit.scala 32:47]
      node _T_4 = eq(io.CU_Opcode, UInt<5>("h01b")) @[Control-Unit.scala 32:99]
      node _T_5 = or(_T_3, _T_4) @[Control-Unit.scala 32:82]
      node _T_6 = eq(io.CU_Opcode, UInt<6>("h03b")) @[Control-Unit.scala 32:134]
      node _T_7 = or(_T_5, _T_6) @[Control-Unit.scala 32:117]
      node _T_8 = eq(io.CU_Opcode, UInt<7>("h073")) @[Control-Unit.scala 32:169]
      node _T_9 = or(_T_7, _T_8) @[Control-Unit.scala 32:152]
      when _T_9 : @[Control-Unit.scala 32:187]
        io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 33:24]
        io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 34:22]
        io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 35:23]
        io.CU_RegWrite <= UInt<1>("h00") @[Control-Unit.scala 36:24]
        io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 37:24]
        io.CU_ALU_op <= UInt<3>("h07") @[Control-Unit.scala 38:22]
        io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 39:19]
        io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 40:19]
        io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 41:26]
        io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 42:23]
        skip @[Control-Unit.scala 32:187]
      else : @[Control-Unit.scala 45:45]
        node _T_10 = eq(io.CU_Opcode, UInt<5>("h013")) @[Control-Unit.scala 45:28]
        when _T_10 : @[Control-Unit.scala 45:45]
          io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 46:24]
          io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 47:22]
          io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 48:23]
          io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 49:24]
          io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 50:24]
          io.CU_ALU_op <= UInt<1>("h01") @[Control-Unit.scala 51:22]
          io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 52:19]
          io.CU_InB <= UInt<1>("h01") @[Control-Unit.scala 53:19]
          io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 54:26]
          io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 55:23]
          skip @[Control-Unit.scala 45:45]
        else : @[Control-Unit.scala 57:45]
          node _T_11 = eq(io.CU_Opcode, UInt<6>("h023")) @[Control-Unit.scala 57:28]
          when _T_11 : @[Control-Unit.scala 57:45]
            io.CU_MemWrite <= UInt<1>("h01") @[Control-Unit.scala 58:24]
            io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 59:22]
            io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 60:23]
            io.CU_RegWrite <= UInt<1>("h00") @[Control-Unit.scala 61:24]
            io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 62:24]
            io.CU_ALU_op <= UInt<3>("h05") @[Control-Unit.scala 63:22]
            io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 64:19]
            io.CU_InB <= UInt<1>("h01") @[Control-Unit.scala 65:19]
            io.CU_Extend_sel <= UInt<2>("h02") @[Control-Unit.scala 66:26]
            io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 67:23]
            skip @[Control-Unit.scala 57:45]
          else : @[Control-Unit.scala 69:45]
            node _T_12 = eq(io.CU_Opcode, UInt<6>("h033")) @[Control-Unit.scala 69:28]
            when _T_12 : @[Control-Unit.scala 69:45]
              io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 70:24]
              io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 71:22]
              io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 72:23]
              io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 73:24]
              io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 74:24]
              io.CU_ALU_op <= UInt<1>("h00") @[Control-Unit.scala 75:22]
              io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 76:19]
              io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 77:19]
              io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 78:26]
              io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 79:23]
              skip @[Control-Unit.scala 69:45]
            else : @[Control-Unit.scala 81:45]
              node _T_13 = eq(io.CU_Opcode, UInt<6>("h037")) @[Control-Unit.scala 81:28]
              when _T_13 : @[Control-Unit.scala 81:45]
                io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 82:24]
                io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 83:22]
                io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 85:23]
                io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 86:24]
                io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 87:24]
                io.CU_ALU_op <= UInt<3>("h06") @[Control-Unit.scala 88:22]
                io.CU_InA <= UInt<2>("h03") @[Control-Unit.scala 89:19]
                io.CU_InB <= UInt<1>("h01") @[Control-Unit.scala 90:19]
                io.CU_Extend_sel <= UInt<1>("h01") @[Control-Unit.scala 92:26]
                io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 94:23]
                skip @[Control-Unit.scala 81:45]
              else : @[Control-Unit.scala 96:45]
                node _T_14 = eq(io.CU_Opcode, UInt<7>("h063")) @[Control-Unit.scala 96:28]
                when _T_14 : @[Control-Unit.scala 96:45]
                  io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 97:24]
                  io.CU_Branch <= UInt<1>("h01") @[Control-Unit.scala 98:22]
                  io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 99:23]
                  io.CU_RegWrite <= UInt<1>("h00") @[Control-Unit.scala 100:24]
                  io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 101:24]
                  io.CU_ALU_op <= UInt<2>("h02") @[Control-Unit.scala 102:22]
                  io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 103:19]
                  io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 104:19]
                  io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 105:26]
                  io.CU_Next_PC <= UInt<1>("h01") @[Control-Unit.scala 106:23]
                  skip @[Control-Unit.scala 96:45]
                else : @[Control-Unit.scala 108:45]
                  node _T_15 = eq(io.CU_Opcode, UInt<7>("h067")) @[Control-Unit.scala 108:28]
                  when _T_15 : @[Control-Unit.scala 108:45]
                    io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 109:24]
                    io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 110:22]
                    io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 111:23]
                    io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 112:24]
                    io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 113:24]
                    io.CU_ALU_op <= UInt<2>("h03") @[Control-Unit.scala 114:22]
                    io.CU_InA <= UInt<2>("h02") @[Control-Unit.scala 115:19]
                    io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 116:19]
                    io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 117:26]
                    io.CU_Next_PC <= UInt<2>("h03") @[Control-Unit.scala 118:23]
                    skip @[Control-Unit.scala 108:45]
                  else : @[Control-Unit.scala 120:45]
                    node _T_16 = eq(io.CU_Opcode, UInt<7>("h06f")) @[Control-Unit.scala 120:28]
                    when _T_16 : @[Control-Unit.scala 120:45]
                      io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 121:24]
                      io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 122:22]
                      io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 123:23]
                      io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 124:24]
                      io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 125:24]
                      io.CU_ALU_op <= UInt<2>("h03") @[Control-Unit.scala 126:22]
                      io.CU_InA <= UInt<2>("h02") @[Control-Unit.scala 127:19]
                      io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 128:19]
                      io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 129:26]
                      io.CU_Next_PC <= UInt<2>("h02") @[Control-Unit.scala 130:23]
                      skip @[Control-Unit.scala 120:45]
                    else : @[Control-Unit.scala 132:15]
                      io.CU_MemWrite is invalid @[Control-Unit.scala 133:24]
                      io.CU_Branch is invalid @[Control-Unit.scala 134:22]
                      io.CU_MemRead is invalid @[Control-Unit.scala 135:23]
                      io.CU_RegWrite is invalid @[Control-Unit.scala 136:24]
                      io.CU_MemToReg is invalid @[Control-Unit.scala 137:24]
                      io.CU_ALU_op is invalid @[Control-Unit.scala 138:22]
                      io.CU_InA is invalid @[Control-Unit.scala 139:19]
                      io.CU_InB is invalid @[Control-Unit.scala 140:19]
                      io.CU_Extend_sel is invalid @[Control-Unit.scala 141:26]
                      io.CU_Next_PC is invalid @[Control-Unit.scala 142:23]
                      skip @[Control-Unit.scala 132:15]
    
  module ALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : UInt<32>, flip in_B : UInt<32>, flip func3 : UInt<32>, flip alu_Op : UInt<4>, out : UInt<32>, sum : UInt<32>, CU_Branch_taken : UInt<1>}
    
    node _sum_T = add(io.in_A, io.in_B) @[ALU.scala 56:23]
    node sum = tail(_sum_T, 1) @[ALU.scala 56:23]
    node _cmp_T = bits(io.in_A, 31, 31) @[ALU.scala 57:26]
    node _cmp_T_1 = bits(io.in_B, 31, 31) @[ALU.scala 57:46]
    node _cmp_T_2 = eq(_cmp_T, _cmp_T_1) @[ALU.scala 57:35]
    node _cmp_T_3 = bits(sum, 31, 31) @[ALU.scala 57:59]
    node _cmp_T_4 = bits(io.alu_Op, 1, 1) @[ALU.scala 58:30]
    node _cmp_T_5 = bits(io.in_B, 31, 31) @[ALU.scala 58:42]
    node _cmp_T_6 = bits(io.in_A, 31, 31) @[ALU.scala 58:59]
    node _cmp_T_7 = mux(_cmp_T_4, _cmp_T_5, _cmp_T_6) @[ALU.scala 58:20]
    node cmp = mux(_cmp_T_2, _cmp_T_3, _cmp_T_7) @[ALU.scala 57:18]
    node shamt = bits(io.in_B, 4, 0) @[ALU.scala 60:24]
    node _shin_T = bits(io.alu_Op, 3, 3) @[ALU.scala 61:29]
    node _shin_T_1 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47]
    node _shin_T_2 = xor(UInt<32>("h0ffffffff"), _shin_T_1) @[Bitwise.scala 102:21]
    node _shin_T_3 = shr(io.in_A, 16) @[Bitwise.scala 103:21]
    node _shin_T_4 = and(_shin_T_3, _shin_T_2) @[Bitwise.scala 103:31]
    node _shin_T_5 = bits(io.in_A, 15, 0) @[Bitwise.scala 103:46]
    node _shin_T_6 = shl(_shin_T_5, 16) @[Bitwise.scala 103:65]
    node _shin_T_7 = not(_shin_T_2) @[Bitwise.scala 103:77]
    node _shin_T_8 = and(_shin_T_6, _shin_T_7) @[Bitwise.scala 103:75]
    node _shin_T_9 = or(_shin_T_4, _shin_T_8) @[Bitwise.scala 103:39]
    node _shin_T_10 = bits(_shin_T_2, 23, 0) @[Bitwise.scala 102:28]
    node _shin_T_11 = shl(_shin_T_10, 8) @[Bitwise.scala 102:47]
    node _shin_T_12 = xor(_shin_T_2, _shin_T_11) @[Bitwise.scala 102:21]
    node _shin_T_13 = shr(_shin_T_9, 8) @[Bitwise.scala 103:21]
    node _shin_T_14 = and(_shin_T_13, _shin_T_12) @[Bitwise.scala 103:31]
    node _shin_T_15 = bits(_shin_T_9, 23, 0) @[Bitwise.scala 103:46]
    node _shin_T_16 = shl(_shin_T_15, 8) @[Bitwise.scala 103:65]
    node _shin_T_17 = not(_shin_T_12) @[Bitwise.scala 103:77]
    node _shin_T_18 = and(_shin_T_16, _shin_T_17) @[Bitwise.scala 103:75]
    node _shin_T_19 = or(_shin_T_14, _shin_T_18) @[Bitwise.scala 103:39]
    node _shin_T_20 = bits(_shin_T_12, 27, 0) @[Bitwise.scala 102:28]
    node _shin_T_21 = shl(_shin_T_20, 4) @[Bitwise.scala 102:47]
    node _shin_T_22 = xor(_shin_T_12, _shin_T_21) @[Bitwise.scala 102:21]
    node _shin_T_23 = shr(_shin_T_19, 4) @[Bitwise.scala 103:21]
    node _shin_T_24 = and(_shin_T_23, _shin_T_22) @[Bitwise.scala 103:31]
    node _shin_T_25 = bits(_shin_T_19, 27, 0) @[Bitwise.scala 103:46]
    node _shin_T_26 = shl(_shin_T_25, 4) @[Bitwise.scala 103:65]
    node _shin_T_27 = not(_shin_T_22) @[Bitwise.scala 103:77]
    node _shin_T_28 = and(_shin_T_26, _shin_T_27) @[Bitwise.scala 103:75]
    node _shin_T_29 = or(_shin_T_24, _shin_T_28) @[Bitwise.scala 103:39]
    node _shin_T_30 = bits(_shin_T_22, 29, 0) @[Bitwise.scala 102:28]
    node _shin_T_31 = shl(_shin_T_30, 2) @[Bitwise.scala 102:47]
    node _shin_T_32 = xor(_shin_T_22, _shin_T_31) @[Bitwise.scala 102:21]
    node _shin_T_33 = shr(_shin_T_29, 2) @[Bitwise.scala 103:21]
    node _shin_T_34 = and(_shin_T_33, _shin_T_32) @[Bitwise.scala 103:31]
    node _shin_T_35 = bits(_shin_T_29, 29, 0) @[Bitwise.scala 103:46]
    node _shin_T_36 = shl(_shin_T_35, 2) @[Bitwise.scala 103:65]
    node _shin_T_37 = not(_shin_T_32) @[Bitwise.scala 103:77]
    node _shin_T_38 = and(_shin_T_36, _shin_T_37) @[Bitwise.scala 103:75]
    node _shin_T_39 = or(_shin_T_34, _shin_T_38) @[Bitwise.scala 103:39]
    node _shin_T_40 = bits(_shin_T_32, 30, 0) @[Bitwise.scala 102:28]
    node _shin_T_41 = shl(_shin_T_40, 1) @[Bitwise.scala 102:47]
    node _shin_T_42 = xor(_shin_T_32, _shin_T_41) @[Bitwise.scala 102:21]
    node _shin_T_43 = shr(_shin_T_39, 1) @[Bitwise.scala 103:21]
    node _shin_T_44 = and(_shin_T_43, _shin_T_42) @[Bitwise.scala 103:31]
    node _shin_T_45 = bits(_shin_T_39, 30, 0) @[Bitwise.scala 103:46]
    node _shin_T_46 = shl(_shin_T_45, 1) @[Bitwise.scala 103:65]
    node _shin_T_47 = not(_shin_T_42) @[Bitwise.scala 103:77]
    node _shin_T_48 = and(_shin_T_46, _shin_T_47) @[Bitwise.scala 103:75]
    node _shin_T_49 = or(_shin_T_44, _shin_T_48) @[Bitwise.scala 103:39]
    node shin = mux(_shin_T, io.in_A, _shin_T_49) @[ALU.scala 61:19]
    node _shiftr_T = bits(io.alu_Op, 0, 0) @[ALU.scala 62:32]
    node _shiftr_T_1 = bits(shin, 31, 31) @[ALU.scala 62:43]
    node shiftr_hi = and(_shiftr_T, _shiftr_T_1) @[ALU.scala 62:36]
    node _shiftr_T_2 = cat(shiftr_hi, shin) @[Cat.scala 30:58]
    node _shiftr_T_3 = asSInt(_shiftr_T_2) @[ALU.scala 62:59]
    node _shiftr_T_4 = dshr(_shiftr_T_3, shamt) @[ALU.scala 62:66]
    node shiftr = bits(_shiftr_T_4, 31, 0) @[ALU.scala 62:75]
    node _shitfl_T = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47]
    node _shitfl_T_1 = xor(UInt<32>("h0ffffffff"), _shitfl_T) @[Bitwise.scala 102:21]
    node _shitfl_T_2 = shr(shiftr, 16) @[Bitwise.scala 103:21]
    node _shitfl_T_3 = and(_shitfl_T_2, _shitfl_T_1) @[Bitwise.scala 103:31]
    node _shitfl_T_4 = bits(shiftr, 15, 0) @[Bitwise.scala 103:46]
    node _shitfl_T_5 = shl(_shitfl_T_4, 16) @[Bitwise.scala 103:65]
    node _shitfl_T_6 = not(_shitfl_T_1) @[Bitwise.scala 103:77]
    node _shitfl_T_7 = and(_shitfl_T_5, _shitfl_T_6) @[Bitwise.scala 103:75]
    node _shitfl_T_8 = or(_shitfl_T_3, _shitfl_T_7) @[Bitwise.scala 103:39]
    node _shitfl_T_9 = bits(_shitfl_T_1, 23, 0) @[Bitwise.scala 102:28]
    node _shitfl_T_10 = shl(_shitfl_T_9, 8) @[Bitwise.scala 102:47]
    node _shitfl_T_11 = xor(_shitfl_T_1, _shitfl_T_10) @[Bitwise.scala 102:21]
    node _shitfl_T_12 = shr(_shitfl_T_8, 8) @[Bitwise.scala 103:21]
    node _shitfl_T_13 = and(_shitfl_T_12, _shitfl_T_11) @[Bitwise.scala 103:31]
    node _shitfl_T_14 = bits(_shitfl_T_8, 23, 0) @[Bitwise.scala 103:46]
    node _shitfl_T_15 = shl(_shitfl_T_14, 8) @[Bitwise.scala 103:65]
    node _shitfl_T_16 = not(_shitfl_T_11) @[Bitwise.scala 103:77]
    node _shitfl_T_17 = and(_shitfl_T_15, _shitfl_T_16) @[Bitwise.scala 103:75]
    node _shitfl_T_18 = or(_shitfl_T_13, _shitfl_T_17) @[Bitwise.scala 103:39]
    node _shitfl_T_19 = bits(_shitfl_T_11, 27, 0) @[Bitwise.scala 102:28]
    node _shitfl_T_20 = shl(_shitfl_T_19, 4) @[Bitwise.scala 102:47]
    node _shitfl_T_21 = xor(_shitfl_T_11, _shitfl_T_20) @[Bitwise.scala 102:21]
    node _shitfl_T_22 = shr(_shitfl_T_18, 4) @[Bitwise.scala 103:21]
    node _shitfl_T_23 = and(_shitfl_T_22, _shitfl_T_21) @[Bitwise.scala 103:31]
    node _shitfl_T_24 = bits(_shitfl_T_18, 27, 0) @[Bitwise.scala 103:46]
    node _shitfl_T_25 = shl(_shitfl_T_24, 4) @[Bitwise.scala 103:65]
    node _shitfl_T_26 = not(_shitfl_T_21) @[Bitwise.scala 103:77]
    node _shitfl_T_27 = and(_shitfl_T_25, _shitfl_T_26) @[Bitwise.scala 103:75]
    node _shitfl_T_28 = or(_shitfl_T_23, _shitfl_T_27) @[Bitwise.scala 103:39]
    node _shitfl_T_29 = bits(_shitfl_T_21, 29, 0) @[Bitwise.scala 102:28]
    node _shitfl_T_30 = shl(_shitfl_T_29, 2) @[Bitwise.scala 102:47]
    node _shitfl_T_31 = xor(_shitfl_T_21, _shitfl_T_30) @[Bitwise.scala 102:21]
    node _shitfl_T_32 = shr(_shitfl_T_28, 2) @[Bitwise.scala 103:21]
    node _shitfl_T_33 = and(_shitfl_T_32, _shitfl_T_31) @[Bitwise.scala 103:31]
    node _shitfl_T_34 = bits(_shitfl_T_28, 29, 0) @[Bitwise.scala 103:46]
    node _shitfl_T_35 = shl(_shitfl_T_34, 2) @[Bitwise.scala 103:65]
    node _shitfl_T_36 = not(_shitfl_T_31) @[Bitwise.scala 103:77]
    node _shitfl_T_37 = and(_shitfl_T_35, _shitfl_T_36) @[Bitwise.scala 103:75]
    node _shitfl_T_38 = or(_shitfl_T_33, _shitfl_T_37) @[Bitwise.scala 103:39]
    node _shitfl_T_39 = bits(_shitfl_T_31, 30, 0) @[Bitwise.scala 102:28]
    node _shitfl_T_40 = shl(_shitfl_T_39, 1) @[Bitwise.scala 102:47]
    node _shitfl_T_41 = xor(_shitfl_T_31, _shitfl_T_40) @[Bitwise.scala 102:21]
    node _shitfl_T_42 = shr(_shitfl_T_38, 1) @[Bitwise.scala 103:21]
    node _shitfl_T_43 = and(_shitfl_T_42, _shitfl_T_41) @[Bitwise.scala 103:31]
    node _shitfl_T_44 = bits(_shitfl_T_38, 30, 0) @[Bitwise.scala 103:46]
    node _shitfl_T_45 = shl(_shitfl_T_44, 1) @[Bitwise.scala 103:65]
    node _shitfl_T_46 = not(_shitfl_T_41) @[Bitwise.scala 103:77]
    node _shitfl_T_47 = and(_shitfl_T_45, _shitfl_T_46) @[Bitwise.scala 103:75]
    node shitfl = or(_shitfl_T_43, _shitfl_T_47) @[Bitwise.scala 103:39]
    node _out_T = eq(io.alu_Op, UInt<4>("h00")) @[ALU.scala 65:19]
    node _out_T_1 = eq(io.alu_Op, UInt<4>("h01")) @[ALU.scala 65:44]
    node _out_T_2 = or(_out_T, _out_T_1) @[ALU.scala 65:31]
    node _out_T_3 = eq(io.alu_Op, UInt<4>("h05")) @[ALU.scala 66:19]
    node _out_T_4 = eq(io.alu_Op, UInt<4>("h07")) @[ALU.scala 66:44]
    node _out_T_5 = or(_out_T_3, _out_T_4) @[ALU.scala 66:31]
    node _out_T_6 = eq(io.alu_Op, UInt<4>("h09")) @[ALU.scala 67:19]
    node _out_T_7 = eq(io.alu_Op, UInt<4>("h08")) @[ALU.scala 67:44]
    node _out_T_8 = or(_out_T_6, _out_T_7) @[ALU.scala 67:31]
    node _out_T_9 = eq(io.alu_Op, UInt<4>("h06")) @[ALU.scala 68:19]
    node _out_T_10 = eq(io.alu_Op, UInt<4>("h02")) @[ALU.scala 69:19]
    node _out_T_11 = and(io.in_A, io.in_B) @[ALU.scala 69:41]
    node _out_T_12 = eq(io.alu_Op, UInt<4>("h03")) @[ALU.scala 70:19]
    node _out_T_13 = or(io.in_A, io.in_B) @[ALU.scala 70:40]
    node _out_T_14 = eq(io.alu_Op, UInt<4>("h04")) @[ALU.scala 71:19]
    node _out_T_15 = xor(io.in_A, io.in_B) @[ALU.scala 71:41]
    node _out_T_16 = eq(io.alu_Op, UInt<4>("h0a")) @[ALU.scala 72:19]
    node _out_T_17 = eq(io.alu_Op, UInt<4>("h0b")) @[ALU.scala 73:19]
    node _out_T_18 = mux(_out_T_17, io.in_B, UInt<1>("h00")) @[ALU.scala 73:8]
    node _out_T_19 = mux(_out_T_16, io.in_A, _out_T_18) @[ALU.scala 72:8]
    node _out_T_20 = mux(_out_T_14, _out_T_15, _out_T_19) @[ALU.scala 71:8]
    node _out_T_21 = mux(_out_T_12, _out_T_13, _out_T_20) @[ALU.scala 70:8]
    node _out_T_22 = mux(_out_T_10, _out_T_11, _out_T_21) @[ALU.scala 69:8]
    node _out_T_23 = mux(_out_T_9, shitfl, _out_T_22) @[ALU.scala 68:8]
    node _out_T_24 = mux(_out_T_8, shiftr, _out_T_23) @[ALU.scala 67:8]
    node _out_T_25 = mux(_out_T_5, cmp, _out_T_24) @[ALU.scala 66:8]
    node out = mux(_out_T_2, sum, _out_T_25) @[ALU.scala 65:8]
    io.out <= out @[ALU.scala 76:12]
    io.sum <= sum @[ALU.scala 77:12]
    io.CU_Branch_taken <= UInt<1>("h00") @[ALU.scala 79:22]
    io.CU_Branch_taken <= UInt<1>("h00") @[ALU.scala 118:22]
    
  module Data_Memory : 
    input clock : Clock
    input reset : Reset
    output io : {flip Data_Mem_address : UInt<32>, flip Data_Mem_data : SInt<32>, flip Data_Mem_write : UInt<1>, flip Data_Mem_read : UInt<1>, Data_Mem_output : SInt<32>}
    
    cmem Memory : SInt<32>[1024] @[Data-Memory.scala 15:21]
    when io.Data_Mem_write : @[Data-Memory.scala 17:28]
      node _T = bits(io.Data_Mem_address, 9, 0)
      write mport MPORT = Memory[_T], clock
      MPORT <= io.Data_Mem_data
      skip @[Data-Memory.scala 17:28]
    when io.Data_Mem_read : @[Data-Memory.scala 20:27]
      node _io_Data_Mem_output_T = bits(io.Data_Mem_address, 9, 0) @[Data-Memory.scala 21:42]
      read mport io_Data_Mem_output_MPORT = Memory[_io_Data_Mem_output_T], clock @[Data-Memory.scala 21:42]
      io.Data_Mem_output <= io_Data_Mem_output_MPORT @[Data-Memory.scala 21:28]
      skip @[Data-Memory.scala 20:27]
    else : @[Data-Memory.scala 24:15]
      io.Data_Mem_output is invalid @[Data-Memory.scala 25:28]
      skip @[Data-Memory.scala 24:15]
    
  module ImmdValGen : 
    input clock : Clock
    input reset : Reset
    output io : {flip Imm_pc : SInt<32>, flip Imm_instr : SInt<32>, immd_se_I : SInt<32>, immd_se_U : SInt<32>, immd_se_UJ : SInt<32>, immd_se_S : SInt<32>, immd_se_SB : SInt<32>}
    
    node _T = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 21:18]
    node _T_1 = eq(_T, UInt<5>("h01b")) @[Immediate_Generation.scala 21:24]
    node _T_2 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 22:18]
    node _T_3 = eq(_T_2, UInt<2>("h03")) @[Immediate_Generation.scala 22:24]
    node _T_4 = or(_T_1, _T_3) @[Immediate_Generation.scala 21:42]
    node _T_5 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 23:18]
    node _T_6 = eq(_T_5, UInt<4>("h0f")) @[Immediate_Generation.scala 23:24]
    node _T_7 = or(_T_4, _T_6) @[Immediate_Generation.scala 22:42]
    node _T_8 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 24:18]
    node _T_9 = eq(_T_8, UInt<5>("h01b")) @[Immediate_Generation.scala 24:24]
    node _T_10 = or(_T_7, _T_9) @[Immediate_Generation.scala 23:42]
    node _T_11 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 25:18]
    node _T_12 = eq(_T_11, UInt<7>("h067")) @[Immediate_Generation.scala 25:24]
    node _T_13 = or(_T_10, _T_12) @[Immediate_Generation.scala 24:42]
    node _T_14 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 26:18]
    node _T_15 = eq(_T_14, UInt<7>("h073")) @[Immediate_Generation.scala 26:24]
    node _T_16 = or(_T_13, _T_15) @[Immediate_Generation.scala 25:42]
    when _T_16 : @[Immediate_Generation.scala 29:3]
      node _io_immd_se_I_T = bits(io.Imm_instr, 31, 20) @[Immediate_Generation.scala 30:38]
      node _io_immd_se_I_T_1 = asSInt(_io_immd_se_I_T) @[Immediate_Generation.scala 30:52]
      node _io_immd_se_I_T_2 = or(asSInt(UInt<1>("h00")), _io_immd_se_I_T_1) @[Immediate_Generation.scala 30:24]
      node _io_immd_se_I_T_3 = asSInt(_io_immd_se_I_T_2) @[Immediate_Generation.scala 30:24]
      io.immd_se_I <= _io_immd_se_I_T_3 @[Immediate_Generation.scala 30:17]
      io.immd_se_U is invalid @[Immediate_Generation.scala 31:17]
      io.immd_se_UJ is invalid @[Immediate_Generation.scala 32:18]
      io.immd_se_S is invalid @[Immediate_Generation.scala 33:17]
      io.immd_se_SB is invalid @[Immediate_Generation.scala 34:18]
      skip @[Immediate_Generation.scala 29:3]
    else : @[Immediate_Generation.scala 41:3]
      node _T_17 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 37:18]
      node _T_18 = eq(_T_17, UInt<5>("h017")) @[Immediate_Generation.scala 37:24]
      node _T_19 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 38:18]
      node _T_20 = eq(_T_19, UInt<6>("h037")) @[Immediate_Generation.scala 38:24]
      node _T_21 = or(_T_18, _T_20) @[Immediate_Generation.scala 37:42]
      when _T_21 : @[Immediate_Generation.scala 41:3]
        node _io_immd_se_U_T = bits(io.Imm_instr, 31, 12) @[Immediate_Generation.scala 42:37]
        node _io_immd_se_U_T_1 = asSInt(_io_immd_se_U_T) @[Immediate_Generation.scala 42:51]
        node _io_immd_se_U_T_2 = or(asSInt(UInt<1>("h00")), _io_immd_se_U_T_1) @[Immediate_Generation.scala 42:23]
        node _io_immd_se_U_T_3 = asSInt(_io_immd_se_U_T_2) @[Immediate_Generation.scala 42:23]
        io.immd_se_U <= _io_immd_se_U_T_3 @[Immediate_Generation.scala 42:17]
        io.immd_se_I is invalid @[Immediate_Generation.scala 43:17]
        io.immd_se_UJ is invalid @[Immediate_Generation.scala 44:18]
        io.immd_se_S is invalid @[Immediate_Generation.scala 45:17]
        io.immd_se_SB is invalid @[Immediate_Generation.scala 46:18]
        skip @[Immediate_Generation.scala 41:3]
      else : @[Immediate_Generation.scala 52:3]
        node _T_22 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 49:18]
        node _T_23 = eq(_T_22, UInt<7>("h06f")) @[Immediate_Generation.scala 49:24]
        when _T_23 : @[Immediate_Generation.scala 52:3]
          node io_immd_se_UJ_hi_hi_hi = bits(io.Imm_instr, 31, 31) @[Immediate_Generation.scala 53:40]
          node io_immd_se_UJ_hi_hi_lo = bits(io.Imm_instr, 19, 12) @[Immediate_Generation.scala 53:58]
          node io_immd_se_UJ_hi_lo = bits(io.Imm_instr, 20, 20) @[Immediate_Generation.scala 53:80]
          node io_immd_se_UJ_lo_hi = bits(io.Imm_instr, 30, 21) @[Immediate_Generation.scala 53:98]
          node io_immd_se_UJ_lo = cat(io_immd_se_UJ_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
          node io_immd_se_UJ_hi_hi = cat(io_immd_se_UJ_hi_hi_hi, io_immd_se_UJ_hi_hi_lo) @[Cat.scala 30:58]
          node io_immd_se_UJ_hi = cat(io_immd_se_UJ_hi_hi, io_immd_se_UJ_hi_lo) @[Cat.scala 30:58]
          node _io_immd_se_UJ_T = cat(io_immd_se_UJ_hi, io_immd_se_UJ_lo) @[Cat.scala 30:58]
          node _io_immd_se_UJ_T_1 = asSInt(_io_immd_se_UJ_T) @[Immediate_Generation.scala 53:118]
          node _io_immd_se_UJ_T_2 = sub(asSInt(UInt<1>("h00")), _io_immd_se_UJ_T_1) @[Immediate_Generation.scala 53:22]
          node _io_immd_se_UJ_T_3 = tail(_io_immd_se_UJ_T_2, 1) @[Immediate_Generation.scala 53:22]
          node _io_immd_se_UJ_T_4 = asSInt(_io_immd_se_UJ_T_3) @[Immediate_Generation.scala 53:22]
          io.immd_se_UJ <= _io_immd_se_UJ_T_4 @[Immediate_Generation.scala 53:19]
          io.immd_se_U is invalid @[Immediate_Generation.scala 54:17]
          io.immd_se_I is invalid @[Immediate_Generation.scala 55:17]
          io.immd_se_S is invalid @[Immediate_Generation.scala 56:17]
          io.immd_se_SB is invalid @[Immediate_Generation.scala 57:18]
          skip @[Immediate_Generation.scala 52:3]
        else : @[Immediate_Generation.scala 66:3]
          node _T_24 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 62:18]
          node _T_25 = eq(_T_24, UInt<6>("h023")) @[Immediate_Generation.scala 62:24]
          node _T_26 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 63:18]
          node _T_27 = eq(_T_26, UInt<7>("h063")) @[Immediate_Generation.scala 63:24]
          node _T_28 = or(_T_25, _T_27) @[Immediate_Generation.scala 62:42]
          when _T_28 : @[Immediate_Generation.scala 66:3]
            node _io_immd_se_S_T = bits(io.Imm_instr, 31, 22) @[Immediate_Generation.scala 67:37]
            node _io_immd_se_S_T_1 = asSInt(_io_immd_se_S_T) @[Immediate_Generation.scala 67:51]
            node _io_immd_se_S_T_2 = or(asSInt(UInt<1>("h00")), _io_immd_se_S_T_1) @[Immediate_Generation.scala 67:23]
            node _io_immd_se_S_T_3 = asSInt(_io_immd_se_S_T_2) @[Immediate_Generation.scala 67:23]
            io.immd_se_S <= _io_immd_se_S_T_3 @[Immediate_Generation.scala 67:17]
            io.immd_se_U is invalid @[Immediate_Generation.scala 68:17]
            io.immd_se_UJ is invalid @[Immediate_Generation.scala 69:18]
            io.immd_se_I is invalid @[Immediate_Generation.scala 70:17]
            io.immd_se_SB is invalid @[Immediate_Generation.scala 71:18]
            skip @[Immediate_Generation.scala 66:3]
          else : @[Immediate_Generation.scala 78:3]
            node _T_29 = bits(io.Imm_instr, 6, 0) @[Immediate_Generation.scala 75:18]
            node _T_30 = eq(_T_29, UInt<7>("h063")) @[Immediate_Generation.scala 75:24]
            when _T_30 : @[Immediate_Generation.scala 78:3]
              node _io_immd_se_SB_T = bits(io.Imm_instr, 31, 22) @[Immediate_Generation.scala 79:38]
              node _io_immd_se_SB_T_1 = asSInt(_io_immd_se_SB_T) @[Immediate_Generation.scala 79:52]
              node _io_immd_se_SB_T_2 = or(asSInt(UInt<1>("h00")), _io_immd_se_SB_T_1) @[Immediate_Generation.scala 79:24]
              node _io_immd_se_SB_T_3 = asSInt(_io_immd_se_SB_T_2) @[Immediate_Generation.scala 79:24]
              io.immd_se_SB <= _io_immd_se_SB_T_3 @[Immediate_Generation.scala 79:18]
              io.immd_se_U is invalid @[Immediate_Generation.scala 80:17]
              io.immd_se_UJ is invalid @[Immediate_Generation.scala 81:18]
              io.immd_se_S is invalid @[Immediate_Generation.scala 82:17]
              io.immd_se_I is invalid @[Immediate_Generation.scala 83:17]
              skip @[Immediate_Generation.scala 78:3]
            else : @[Immediate_Generation.scala 86:13]
              io.immd_se_I is invalid @[Immediate_Generation.scala 87:19]
              io.immd_se_U is invalid @[Immediate_Generation.scala 88:19]
              io.immd_se_UJ is invalid @[Immediate_Generation.scala 89:20]
              io.immd_se_S is invalid @[Immediate_Generation.scala 90:19]
              io.immd_se_SB is invalid @[Immediate_Generation.scala 91:20]
              skip @[Immediate_Generation.scala 86:13]
    
  module PC : 
    input clock : Clock
    input reset : Reset
    output io : {flip pc : SInt<32>, pc1 : SInt<32>, pc4 : SInt<32>}
    
    reg pc_reg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Program-Counter.scala 17:25]
    pc_reg <= io.pc @[Program-Counter.scala 18:12]
    io.pc1 <= pc_reg @[Program-Counter.scala 20:12]
    node _io_pc4_T = add(pc_reg, asSInt(UInt<4>("h04"))) @[Program-Counter.scala 21:22]
    node _io_pc4_T_1 = tail(_io_pc4_T, 1) @[Program-Counter.scala 21:22]
    node _io_pc4_T_2 = asSInt(_io_pc4_T_1) @[Program-Counter.scala 21:22]
    io.pc4 <= _io_pc4_T_2 @[Program-Counter.scala 21:12]
    
  module Jalr : 
    input clock : Clock
    input reset : Reset
    output io : {flip rd : SInt<32>, flip rs1 : SInt<32>, imm : SInt<32>}
    
    node _io_imm_T = add(io.rd, io.rs1) @[Jalr.scala 13:19]
    node _io_imm_T_1 = tail(_io_imm_T, 1) @[Jalr.scala 13:19]
    node _io_imm_T_2 = asSInt(_io_imm_T_1) @[Jalr.scala 13:19]
    node _io_imm_T_3 = and(_io_imm_T_2, asSInt(UInt<37>("h0ffffffffe"))) @[Jalr.scala 13:28]
    node _io_imm_T_4 = asSInt(_io_imm_T_3) @[Jalr.scala 13:28]
    io.imm <= _io_imm_T_4 @[Jalr.scala 13:10]
    
  module Register_File : 
    input clock : Clock
    input reset : Reset
    output io : {flip ReadReg1 : UInt<5>, flip ReadReg2 : UInt<5>, flip RegWrite : UInt<1>, flip WriteReg : UInt<5>, flip WriteData : SInt<32>, ReadData1 : SInt<32>, ReadData2 : SInt<32>}
    
    wire _Reg_File_WIRE : SInt<32>[32] @[Register-File.scala 16:35]
    _Reg_File_WIRE[0] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[1] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[2] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[3] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[4] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[5] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[6] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[7] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[8] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[9] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[10] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[11] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[12] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[13] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[14] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[15] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[16] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[17] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[18] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[19] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[20] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[21] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[22] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[23] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[24] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[25] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[26] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[27] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[28] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[29] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[30] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    _Reg_File_WIRE[31] <= asSInt(UInt<32>("h00")) @[Register-File.scala 16:35]
    reg Reg_File : SInt<32>[32], clock with : (reset => (reset, _Reg_File_WIRE)) @[Register-File.scala 16:27]
    io.ReadData1 <= Reg_File[io.ReadReg1] @[Register-File.scala 19:18]
    io.ReadData2 <= Reg_File[io.ReadReg2] @[Register-File.scala 20:18]
    when io.RegWrite : @[Register-File.scala 22:22]
      Reg_File[io.WriteReg] <= io.WriteData @[Register-File.scala 23:31]
      skip @[Register-File.scala 22:22]
    Reg_File[0] <= asSInt(UInt<1>("h00")) @[Register-File.scala 25:17]
    
  module ALU_Branch_Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip fnct3 : UInt<3>, flip CU_Branch : UInt<1>, flip CU_Branch_alu_inx : UInt<32>, flip CU_Branch_alu_iny : UInt<32>, CU_Branch_taken : UInt<1>}
    
    io.CU_Branch_taken <= UInt<1>("h00") @[ALU_Branch_Control.scala 32:22]
    when io.CU_Branch : @[ALU_Branch_Control.scala 34:22]
      node _T = eq(UInt<3>("h00"), io.fnct3) @[Conditional.scala 37:30]
      when _T : @[Conditional.scala 40:58]
        node _io_CU_Branch_taken_T = eq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU_Branch_Control.scala 37:52]
        io.CU_Branch_taken <= _io_CU_Branch_taken_T @[ALU_Branch_Control.scala 37:28]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_1 = eq(UInt<3>("h01"), io.fnct3) @[Conditional.scala 37:30]
        when _T_1 : @[Conditional.scala 39:67]
          node _io_CU_Branch_taken_T_1 = neq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU_Branch_Control.scala 40:52]
          io.CU_Branch_taken <= _io_CU_Branch_taken_T_1 @[ALU_Branch_Control.scala 40:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_2 = eq(UInt<3>("h04"), io.fnct3) @[Conditional.scala 37:30]
          when _T_2 : @[Conditional.scala 39:67]
            node _io_CU_Branch_taken_T_2 = lt(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU_Branch_Control.scala 43:52]
            io.CU_Branch_taken <= _io_CU_Branch_taken_T_2 @[ALU_Branch_Control.scala 43:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_3 = eq(UInt<3>("h05"), io.fnct3) @[Conditional.scala 37:30]
            when _T_3 : @[Conditional.scala 39:67]
              node _io_CU_Branch_taken_T_3 = geq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU_Branch_Control.scala 46:52]
              io.CU_Branch_taken <= _io_CU_Branch_taken_T_3 @[ALU_Branch_Control.scala 46:28]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_4 = eq(UInt<3>("h06"), io.fnct3) @[Conditional.scala 37:30]
              when _T_4 : @[Conditional.scala 39:67]
                node _io_CU_Branch_taken_T_4 = leq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU_Branch_Control.scala 49:52]
                io.CU_Branch_taken <= _io_CU_Branch_taken_T_4 @[ALU_Branch_Control.scala 49:28]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_5 = eq(UInt<3>("h07"), io.fnct3) @[Conditional.scala 37:30]
                when _T_5 : @[Conditional.scala 39:67]
                  node _io_CU_Branch_taken_T_5 = gt(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU_Branch_Control.scala 52:52]
                  io.CU_Branch_taken <= _io_CU_Branch_taken_T_5 @[ALU_Branch_Control.scala 52:28]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_6 = eq(UInt<3>("h02"), io.fnct3) @[Conditional.scala 37:30]
                  when _T_6 : @[Conditional.scala 39:67]
                    node _io_CU_Branch_taken_T_6 = leq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU_Branch_Control.scala 55:52]
                    io.CU_Branch_taken <= _io_CU_Branch_taken_T_6 @[ALU_Branch_Control.scala 55:28]
                    skip @[Conditional.scala 39:67]
      skip @[ALU_Branch_Control.scala 34:22]
    
  module IF_ID : 
    input clock : Clock
    input reset : Reset
    output io : {flip pc_in : SInt<32>, pc_out : SInt<32>, flip pc_in4 : SInt<32>, pc_out4 : SInt<32>, flip instr_in : UInt<32>, instr_out : UInt<32>}
    
    reg RegPC : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[IF_ID.scala 19:24]
    reg RegPC4 : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[IF_ID.scala 20:25]
    reg RegINSTR : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[IF_ID.scala 21:27]
    RegPC <= io.pc_in @[IF_ID.scala 24:11]
    RegPC4 <= io.pc_in4 @[IF_ID.scala 25:12]
    RegINSTR <= io.instr_in @[IF_ID.scala 26:14]
    io.pc_out <= RegPC @[IF_ID.scala 29:15]
    io.pc_out4 <= RegPC4 @[IF_ID.scala 30:16]
    io.instr_out <= RegINSTR @[IF_ID.scala 31:18]
    
  module ID_EX : 
    input clock : Clock
    input reset : Reset
    output io : {flip IF_ID_pc : SInt<32>, pc_out : SInt<32>, flip rs1_sel_in : UInt<5>, rs1_sel_out : UInt<5>, flip rs2_sel_in : UInt<5>, rs2_sel_out : UInt<5>, flip rs1_in : UInt<32>, rs1_out : UInt<32>, flip rs2_in : UInt<32>, rs2_out : UInt<32>, flip imm : UInt<32>, imm_out : UInt<32>, flip rd_sel_in : UInt<5>, rd_sel_out : UInt<5>, flip func3_in : UInt<3>, func3_out : UInt<3>, flip func7_in : UInt<7>, func7_out : UInt<7>, flip ctrl_MemWr_in : UInt<1>, ctrl_MemWr_out : UInt<1>, flip ctrl_MemRd_in : UInt<1>, ctrl_MemRd_out : UInt<1>, flip ctrl_Branch_in : UInt<1>, ctrl_Branch_out : UInt<1>, flip ctrl_RegWr_in : UInt<1>, ctrl_RegWr_out : UInt<1>, flip ctrl_MemtoReg_in : UInt<1>, ctrl_MemtoReg_out : UInt<1>, flip ctrl_ALUOP_in : UInt<4>, ctrl_ALUOP_out : UInt<4>, flip ctrl_OpA_sel_in : UInt<1>, ctrl_OpA_sel_out : UInt<1>, flip ctrl_OpB_sel_in : UInt<1>, ctrl_OpB_sel_out : UInt<1>, flip ctrl_nextPc_sel_in : UInt<2>, ctrl_nextPc_sel_out : UInt<2>}
    
    reg RegID_EX_PC : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[ID_EX.scala 66:28]
    reg Regrs1_sel : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[ID_EX.scala 67:27]
    reg Regrs2_sel : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[ID_EX.scala 68:27]
    reg Regrs1 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[ID_EX.scala 69:23]
    reg Regrs2 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[ID_EX.scala 70:23]
    reg Regimm : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[ID_EX.scala 71:23]
    reg Regrd_sel : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[ID_EX.scala 72:26]
    reg Regfunc3 : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[ID_EX.scala 73:25]
    reg Regfunc7 : UInt<7>, clock with : (reset => (reset, UInt<7>("h00"))) @[ID_EX.scala 74:25]
    reg Reg_Ctrl_MemWr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID_EX.scala 75:31]
    reg Reg_Ctrl_MemRd : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID_EX.scala 76:31]
    reg Reg_Ctrl_Branch : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID_EX.scala 77:32]
    reg Reg_Ctrl_RegWr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID_EX.scala 78:31]
    reg Reg_Ctrl_MemtoReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID_EX.scala 79:34]
    reg Reg_Ctrl_AluOp : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ID_EX.scala 80:31]
    reg Reg_Ctrl_OpA : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID_EX.scala 81:29]
    reg Reg_Ctrl_OpB : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID_EX.scala 82:29]
    reg Reg_Ctrl_nextPc : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[ID_EX.scala 83:32]
    RegID_EX_PC <= io.IF_ID_pc @[ID_EX.scala 86:15]
    Regrs1_sel <= io.rs1_sel_in @[ID_EX.scala 87:14]
    Regrs2_sel <= io.rs2_sel_in @[ID_EX.scala 88:14]
    Regrs1 <= io.rs1_in @[ID_EX.scala 89:10]
    Regrs2 <= io.rs2_in @[ID_EX.scala 90:10]
    Regimm <= io.imm @[ID_EX.scala 91:10]
    Regrd_sel <= io.rd_sel_in @[ID_EX.scala 92:13]
    Regfunc3 <= io.func3_in @[ID_EX.scala 93:12]
    Regfunc7 <= io.func7_in @[ID_EX.scala 94:12]
    Reg_Ctrl_MemWr <= io.ctrl_MemWr_in @[ID_EX.scala 95:18]
    Reg_Ctrl_MemRd <= io.ctrl_MemRd_in @[ID_EX.scala 96:18]
    Reg_Ctrl_Branch <= io.ctrl_Branch_in @[ID_EX.scala 97:19]
    Reg_Ctrl_RegWr <= io.ctrl_RegWr_in @[ID_EX.scala 98:18]
    Reg_Ctrl_MemtoReg <= io.ctrl_MemtoReg_in @[ID_EX.scala 99:21]
    Reg_Ctrl_AluOp <= io.ctrl_ALUOP_in @[ID_EX.scala 100:18]
    Reg_Ctrl_OpA <= io.ctrl_OpA_sel_in @[ID_EX.scala 101:16]
    Reg_Ctrl_OpB <= io.ctrl_OpB_sel_in @[ID_EX.scala 102:16]
    Reg_Ctrl_nextPc <= io.ctrl_nextPc_sel_in @[ID_EX.scala 103:19]
    io.pc_out <= RegID_EX_PC @[ID_EX.scala 106:13]
    io.rs1_sel_out <= Regrs1_sel @[ID_EX.scala 107:18]
    io.rs2_sel_out <= Regrs2_sel @[ID_EX.scala 108:18]
    io.rs1_out <= Regrs1 @[ID_EX.scala 109:14]
    io.rs2_out <= Regrs2 @[ID_EX.scala 110:14]
    io.imm_out <= Regimm @[ID_EX.scala 111:14]
    io.rd_sel_out <= Regrd_sel @[ID_EX.scala 112:17]
    io.func3_out <= Regfunc3 @[ID_EX.scala 113:16]
    io.func7_out <= Regfunc7 @[ID_EX.scala 114:16]
    io.ctrl_MemWr_out <= Reg_Ctrl_MemWr @[ID_EX.scala 115:21]
    io.ctrl_MemRd_out <= Reg_Ctrl_MemRd @[ID_EX.scala 116:21]
    io.ctrl_Branch_out <= Reg_Ctrl_Branch @[ID_EX.scala 117:22]
    io.ctrl_RegWr_out <= Reg_Ctrl_RegWr @[ID_EX.scala 118:21]
    io.ctrl_MemtoReg_out <= Reg_Ctrl_MemtoReg @[ID_EX.scala 119:24]
    io.ctrl_ALUOP_out <= Reg_Ctrl_AluOp @[ID_EX.scala 120:21]
    io.ctrl_OpA_sel_out <= Reg_Ctrl_OpA @[ID_EX.scala 121:23]
    io.ctrl_OpB_sel_out <= Reg_Ctrl_OpB @[ID_EX.scala 122:23]
    io.ctrl_nextPc_sel_out <= Reg_Ctrl_nextPc @[ID_EX.scala 123:26]
    
  module EX_MEM : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_ex_memWr : UInt<1>, flip id_ex_memRd : UInt<1>, flip id_ex_memToReg : UInt<1>, flip id_ex_rs2 : UInt<32>, flip id_ex_rdSel : UInt<5>, flip id_ex_rs2Sel : UInt<5>, flip alu_output : UInt<32>, flip id_ex_regWr : UInt<1>, ex_mem_memWr_out : UInt<1>, ex_mem_memRd_out : UInt<1>, ex_mem_memToReg_out : UInt<1>, ex_mem_rs2_output : UInt<32>, ex_mem_rdSel_output : UInt<5>, ex_mem_rs2Sel_output : UInt<5>, ex_mem_alu_output : UInt<32>, ex_mem_regWr_out : UInt<1>}
    
    reg regMemWr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[EX_MEM.scala 32:25]
    reg regMemRd : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[EX_MEM.scala 33:25]
    reg regMemToReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[EX_MEM.scala 34:28]
    reg regRs2 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[EX_MEM.scala 35:23]
    reg regRdSel : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[EX_MEM.scala 36:25]
    reg regRs2Sel : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[EX_MEM.scala 37:26]
    reg regAluOutput : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[EX_MEM.scala 38:29]
    reg regRegWr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[EX_MEM.scala 39:25]
    regMemWr <= io.id_ex_memWr @[EX_MEM.scala 42:12]
    regMemRd <= io.id_ex_memRd @[EX_MEM.scala 43:12]
    regMemToReg <= io.id_ex_memToReg @[EX_MEM.scala 44:15]
    regRs2 <= io.id_ex_rs2 @[EX_MEM.scala 45:10]
    regRdSel <= io.id_ex_rdSel @[EX_MEM.scala 46:12]
    regRs2Sel <= io.id_ex_rs2Sel @[EX_MEM.scala 47:13]
    regAluOutput <= io.alu_output @[EX_MEM.scala 48:16]
    regRegWr <= io.id_ex_regWr @[EX_MEM.scala 49:12]
    io.ex_mem_memWr_out <= regMemWr @[EX_MEM.scala 52:23]
    io.ex_mem_memRd_out <= regMemRd @[EX_MEM.scala 53:23]
    io.ex_mem_memToReg_out <= regMemToReg @[EX_MEM.scala 54:26]
    io.ex_mem_rs2_output <= regRs2 @[EX_MEM.scala 55:24]
    io.ex_mem_rdSel_output <= regRdSel @[EX_MEM.scala 56:26]
    io.ex_mem_rs2Sel_output <= regRs2Sel @[EX_MEM.scala 57:27]
    io.ex_mem_alu_output <= regAluOutput @[EX_MEM.scala 58:24]
    io.ex_mem_regWr_out <= regRegWr @[EX_MEM.scala 59:23]
    
  module MEM_WB : 
    input clock : Clock
    input reset : Reset
    output io : {flip EX_MEM_REGWR : UInt<1>, flip EX_MEM_MEMTOREG : UInt<1>, flip EX_MEM_RDSEL : UInt<5>, flip EX_MEM_MEMRD : UInt<1>, flip in_dataMem_data : UInt<32>, flip in_alu_output : UInt<32>, mem_wb_regWr_output : UInt<1>, mem_wb_memToReg_output : UInt<1>, mem_wb_rdSel_output : UInt<5>, mem_wb_memRd_output : UInt<1>, mem_wb_dataMem_data : UInt<32>, mem_wb_alu_output : UInt<32>}
    
    reg Reg_MEM_WB_REGWR : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[MEM_WB.scala 26:33]
    reg Reg_MEM_WB_MEMTOREG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[MEM_WB.scala 27:36]
    reg Reg_MEM_WB_RDSEL : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[MEM_WB.scala 28:33]
    reg Reg_MEM_WB_MEMRD : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[MEM_WB.scala 29:33]
    reg Reg_dataMem_data : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[MEM_WB.scala 30:33]
    reg Reg_alu_output : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[MEM_WB.scala 31:31]
    Reg_MEM_WB_REGWR <= io.EX_MEM_REGWR @[MEM_WB.scala 34:20]
    Reg_MEM_WB_MEMTOREG <= io.EX_MEM_MEMTOREG @[MEM_WB.scala 35:23]
    Reg_MEM_WB_RDSEL <= io.EX_MEM_RDSEL @[MEM_WB.scala 36:20]
    Reg_MEM_WB_MEMRD <= io.EX_MEM_MEMRD @[MEM_WB.scala 37:20]
    Reg_dataMem_data <= io.in_dataMem_data @[MEM_WB.scala 38:20]
    Reg_alu_output <= io.in_alu_output @[MEM_WB.scala 39:18]
    io.mem_wb_regWr_output <= Reg_MEM_WB_REGWR @[MEM_WB.scala 42:26]
    io.mem_wb_memToReg_output <= Reg_MEM_WB_MEMTOREG @[MEM_WB.scala 43:29]
    io.mem_wb_rdSel_output <= Reg_MEM_WB_RDSEL @[MEM_WB.scala 44:26]
    io.mem_wb_memRd_output <= Reg_MEM_WB_MEMRD @[MEM_WB.scala 45:26]
    io.mem_wb_dataMem_data <= Reg_dataMem_data @[MEM_WB.scala 46:26]
    io.mem_wb_alu_output <= Reg_alu_output @[MEM_WB.scala 47:24]
    
  module ForwardingUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip exMemRegWrite : UInt<1>, flip memWbRegWrite : UInt<1>, flip memWbRdAddr : UInt<5>, flip exMemRdAddr : UInt<5>, flip idExRs1Addr : UInt<5>, flip idExRs2Addr : UInt<5>, forwardA : UInt<2>, forwardB : UInt<2>}
    
    io.forwardA <= UInt<1>("h00") @[Forwardin_Unit.scala 17:17]
    io.forwardB <= UInt<1>("h00") @[Forwardin_Unit.scala 18:17]
    node _T = neq(io.exMemRdAddr, UInt<1>("h00")) @[Forwardin_Unit.scala 21:45]
    node _T_1 = and(io.exMemRegWrite, _T) @[Forwardin_Unit.scala 21:27]
    when _T_1 : @[Forwardin_Unit.scala 21:54]
      node _T_2 = eq(io.exMemRdAddr, io.idExRs1Addr) @[Forwardin_Unit.scala 22:29]
      when _T_2 : @[Forwardin_Unit.scala 22:49]
        io.forwardA <= UInt<1>("h01") @[Forwardin_Unit.scala 23:25]
        skip @[Forwardin_Unit.scala 22:49]
      node _T_3 = eq(io.exMemRdAddr, io.idExRs2Addr) @[Forwardin_Unit.scala 25:29]
      when _T_3 : @[Forwardin_Unit.scala 25:49]
        io.forwardB <= UInt<1>("h01") @[Forwardin_Unit.scala 26:25]
        skip @[Forwardin_Unit.scala 25:49]
      skip @[Forwardin_Unit.scala 21:54]
    node _T_4 = neq(io.memWbRdAddr, UInt<1>("h00")) @[Forwardin_Unit.scala 31:45]
    node _T_5 = and(io.memWbRegWrite, _T_4) @[Forwardin_Unit.scala 31:27]
    when _T_5 : @[Forwardin_Unit.scala 31:54]
      node _T_6 = eq(io.memWbRdAddr, io.idExRs1Addr) @[Forwardin_Unit.scala 32:29]
      node _T_7 = eq(io.exMemRdAddr, io.idExRs1Addr) @[Forwardin_Unit.scala 32:88]
      node _T_8 = and(io.exMemRegWrite, _T_7) @[Forwardin_Unit.scala 32:70]
      node _T_9 = eq(_T_8, UInt<1>("h00")) @[Forwardin_Unit.scala 32:51]
      node _T_10 = and(_T_6, _T_9) @[Forwardin_Unit.scala 32:48]
      when _T_10 : @[Forwardin_Unit.scala 32:109]
        io.forwardA <= UInt<2>("h02") @[Forwardin_Unit.scala 33:25]
        skip @[Forwardin_Unit.scala 32:109]
      node _T_11 = eq(io.memWbRdAddr, io.idExRs2Addr) @[Forwardin_Unit.scala 35:29]
      node _T_12 = eq(io.exMemRdAddr, io.idExRs2Addr) @[Forwardin_Unit.scala 35:88]
      node _T_13 = and(io.exMemRegWrite, _T_12) @[Forwardin_Unit.scala 35:70]
      node _T_14 = eq(_T_13, UInt<1>("h00")) @[Forwardin_Unit.scala 35:51]
      node _T_15 = and(_T_11, _T_14) @[Forwardin_Unit.scala 35:48]
      when _T_15 : @[Forwardin_Unit.scala 35:109]
        io.forwardB <= UInt<2>("h02") @[Forwardin_Unit.scala 36:25]
        skip @[Forwardin_Unit.scala 35:109]
      skip @[Forwardin_Unit.scala 31:54]
    
  module HazardDetection : 
    input clock : Clock
    input reset : Reset
    output io : {flip IF_ID_INST : UInt<32>, flip ID_EX_MEMREAD : UInt<1>, flip ID_EX_REGRD : UInt<5>, flip pc_in : SInt<32>, flip in_pc4 : SInt<32>, inst_forward : UInt<1>, pc_forward : UInt<1>, ctrl_forward : UInt<1>, inst_out : UInt<32>, pc_out : SInt<32>, pc4_out : SInt<32>}
    
    node rs1 = bits(io.IF_ID_INST, 19, 15) @[Hazard_Detection.scala 25:26]
    node rs2 = bits(io.IF_ID_INST, 24, 20) @[Hazard_Detection.scala 26:26]
    io.inst_forward <= UInt<1>("h00") @[Hazard_Detection.scala 28:19]
    io.pc_forward <= UInt<1>("h00") @[Hazard_Detection.scala 29:17]
    io.ctrl_forward <= UInt<1>("h00") @[Hazard_Detection.scala 30:19]
    io.inst_out <= io.IF_ID_INST @[Hazard_Detection.scala 32:15]
    io.pc_out <= io.pc_in @[Hazard_Detection.scala 33:13]
    io.pc4_out <= io.pc_in @[Hazard_Detection.scala 34:14]
    node _T = eq(io.ID_EX_REGRD, rs1) @[Hazard_Detection.scala 37:45]
    node _T_1 = eq(io.ID_EX_REGRD, rs2) @[Hazard_Detection.scala 37:73]
    node _T_2 = or(_T, _T_1) @[Hazard_Detection.scala 37:54]
    node _T_3 = and(io.ID_EX_MEMREAD, _T_2) @[Hazard_Detection.scala 37:25]
    when _T_3 : @[Hazard_Detection.scala 37:84]
      io.inst_forward <= UInt<1>("h01") @[Hazard_Detection.scala 39:21]
      io.pc_forward <= UInt<1>("h01") @[Hazard_Detection.scala 40:19]
      io.ctrl_forward <= UInt<1>("h01") @[Hazard_Detection.scala 41:21]
      io.inst_out <= io.IF_ID_INST @[Hazard_Detection.scala 42:17]
      io.pc_out <= io.pc4_out @[Hazard_Detection.scala 43:15]
      io.pc4_out <= io.pc_in @[Hazard_Detection.scala 44:16]
      skip @[Hazard_Detection.scala 37:84]
    
  module TOP : 
    input clock : Clock
    input reset : UInt<1>
    output io : {out : UInt<32>}
    
    inst Instr_Mod of Instruction_Memory @[TOP.scala 15:27]
    Instr_Mod.clock <= clock
    Instr_Mod.reset <= reset
    inst CU_Mod of Control_Unit @[TOP.scala 16:24]
    CU_Mod.clock <= clock
    CU_Mod.reset <= reset
    inst ALU_Mod of ALU @[TOP.scala 17:25]
    ALU_Mod.clock <= clock
    ALU_Mod.reset <= reset
    inst Data_Memory_Mod of Data_Memory @[TOP.scala 18:33]
    Data_Memory_Mod.clock <= clock
    Data_Memory_Mod.reset <= reset
    inst Immediate_Gen_Mod of ImmdValGen @[TOP.scala 19:35]
    Immediate_Gen_Mod.clock <= clock
    Immediate_Gen_Mod.reset <= reset
    inst PC_Mod of PC @[TOP.scala 20:24]
    PC_Mod.clock <= clock
    PC_Mod.reset <= reset
    inst Jalr_Mod of Jalr @[TOP.scala 21:26]
    Jalr_Mod.clock <= clock
    Jalr_Mod.reset <= reset
    inst Reg_Mod of Register_File @[TOP.scala 22:25]
    Reg_Mod.clock <= clock
    Reg_Mod.reset <= reset
    inst ALU_Branch of ALU_Branch_Control @[TOP.scala 23:28]
    ALU_Branch.clock <= clock
    ALU_Branch.reset <= reset
    inst ifId of IF_ID @[TOP.scala 26:22]
    ifId.clock <= clock
    ifId.reset <= reset
    inst idEx of ID_EX @[TOP.scala 27:22]
    idEx.clock <= clock
    idEx.reset <= reset
    inst ExMem of EX_MEM @[TOP.scala 28:23]
    ExMem.clock <= clock
    ExMem.reset <= reset
    inst MemWb of MEM_WB @[TOP.scala 29:23]
    MemWb.clock <= clock
    MemWb.reset <= reset
    inst FwdUnit of ForwardingUnit @[TOP.scala 30:25]
    FwdUnit.clock <= clock
    FwdUnit.reset <= reset
    inst HazardDetect of HazardDetection @[TOP.scala 31:30]
    HazardDetect.clock <= clock
    HazardDetect.reset <= reset
    ALU_Branch.io.CU_Branch_alu_inx <= UInt<1>("h00") @[TOP.scala 49:36]
    ALU_Branch.io.CU_Branch_alu_iny <= UInt<1>("h00") @[TOP.scala 50:36]
    ALU_Branch.io.fnct3 <= UInt<1>("h00") @[TOP.scala 51:26]
    ALU_Branch.io.CU_Branch <= UInt<1>("h00") @[TOP.scala 52:30]
    node Main_ALU_Mux = mux(ALU_Mod.io.CU_Branch_taken, ALU_Mod.io.in_A, ALU_Mod.io.in_B) @[TOP.scala 55:27]
    node br = and(ALU_Mod.io.CU_Branch_taken, CU_Mod.io.CU_Branch) @[TOP.scala 58:41]
    node Br_Mux = mux(br, Immediate_Gen_Mod.io.immd_se_SB, PC_Mod.io.pc4) @[TOP.scala 59:21]
    node _pc_input_T = eq(UInt<1>("h01"), CU_Mod.io.CU_Next_PC) @[Mux.scala 80:60]
    node _pc_input_T_1 = mux(_pc_input_T, Br_Mux, PC_Mod.io.pc4) @[Mux.scala 80:57]
    node _pc_input_T_2 = eq(UInt<2>("h02"), CU_Mod.io.CU_Next_PC) @[Mux.scala 80:60]
    node _pc_input_T_3 = mux(_pc_input_T_2, Immediate_Gen_Mod.io.immd_se_UJ, _pc_input_T_1) @[Mux.scala 80:57]
    node _pc_input_T_4 = eq(UInt<2>("h03"), CU_Mod.io.CU_Next_PC) @[Mux.scala 80:60]
    node pc_input = mux(_pc_input_T_4, Jalr_Mod.io.imm, _pc_input_T_3) @[Mux.scala 80:57]
    PC_Mod.io.pc <= pc_input @[TOP.scala 69:18]
    node _Instr_Mod_io_memory_address_T = bits(PC_Mod.io.pc1, 21, 2) @[TOP.scala 72:49]
    Instr_Mod.io.memory_address <= _Instr_Mod_io_memory_address_T @[TOP.scala 72:33]
    ifId.io.pc_in <= PC_Mod.io.pc @[TOP.scala 75:19]
    ifId.io.pc_in4 <= PC_Mod.io.pc4 @[TOP.scala 76:20]
    ifId.io.instr_in <= Instr_Mod.io.memory_instruction @[TOP.scala 77:22]
    node _CU_Mod_io_CU_Opcode_T = bits(Instr_Mod.io.memory_instruction, 6, 0) @[TOP.scala 80:59]
    CU_Mod.io.CU_Opcode <= _CU_Mod_io_CU_Opcode_T @[TOP.scala 80:25]
    node _Reg_Mod_io_ReadReg1_T = bits(Instr_Mod.io.memory_instruction, 19, 15) @[TOP.scala 83:59]
    Reg_Mod.io.ReadReg1 <= _Reg_Mod_io_ReadReg1_T @[TOP.scala 83:25]
    node _Reg_Mod_io_ReadReg2_T = bits(Instr_Mod.io.memory_instruction, 24, 20) @[TOP.scala 84:59]
    Reg_Mod.io.ReadReg2 <= _Reg_Mod_io_ReadReg2_T @[TOP.scala 84:25]
    node _Reg_Mod_io_WriteReg_T = bits(Instr_Mod.io.memory_instruction, 11, 7) @[TOP.scala 85:60]
    Reg_Mod.io.WriteReg <= _Reg_Mod_io_WriteReg_T @[TOP.scala 85:26]
    Reg_Mod.io.RegWrite <= CU_Mod.io.CU_RegWrite @[TOP.scala 86:25]
    node _Reg_Mod_io_WriteData_T = asSInt(ALU_Mod.io.out) @[TOP.scala 87:113]
    node _Reg_Mod_io_WriteData_T_1 = mux(CU_Mod.io.CU_MemToReg, Data_Memory_Mod.io.Data_Mem_output, _Reg_Mod_io_WriteData_T) @[TOP.scala 87:32]
    Reg_Mod.io.WriteData <= _Reg_Mod_io_WriteData_T_1 @[TOP.scala 87:26]
    node _Immediate_Gen_Mod_io_Imm_instr_T = asSInt(Instr_Mod.io.memory_instruction) @[TOP.scala 90:77]
    Immediate_Gen_Mod.io.Imm_instr <= _Immediate_Gen_Mod_io_Imm_instr_T @[TOP.scala 90:36]
    Immediate_Gen_Mod.io.Imm_pc <= ifId.io.pc_out @[TOP.scala 91:33]
    node _Data_Memory_Mod_io_Data_Mem_address_T = bits(ExMem.io.alu_output, 11, 2) @[TOP.scala 94:63]
    Data_Memory_Mod.io.Data_Mem_address <= _Data_Memory_Mod_io_Data_Mem_address_T @[TOP.scala 94:41]
    node _Data_Memory_Mod_io_Data_Mem_data_T = asSInt(ExMem.io.ex_mem_rs2_output) @[TOP.scala 95:74]
    Data_Memory_Mod.io.Data_Mem_data <= _Data_Memory_Mod_io_Data_Mem_data_T @[TOP.scala 95:38]
    Data_Memory_Mod.io.Data_Mem_write <= ExMem.io.ex_mem_memWr_out @[TOP.scala 96:39]
    Data_Memory_Mod.io.Data_Mem_read <= ExMem.io.ex_mem_memWr_out @[TOP.scala 97:38]
    idEx.io.IF_ID_pc <= ifId.io.pc_out @[TOP.scala 100:22]
    idEx.io.rs1_sel_in <= Reg_Mod.io.ReadReg1 @[TOP.scala 101:24]
    idEx.io.rs2_sel_in <= Reg_Mod.io.ReadReg2 @[TOP.scala 102:24]
    node _idEx_io_rs1_in_T = asUInt(Reg_Mod.io.ReadData1) @[TOP.scala 103:44]
    idEx.io.rs1_in <= _idEx_io_rs1_in_T @[TOP.scala 103:20]
    node _idEx_io_rs2_in_T = asUInt(Reg_Mod.io.ReadData2) @[TOP.scala 104:44]
    idEx.io.rs2_in <= _idEx_io_rs2_in_T @[TOP.scala 104:20]
    node _idEx_io_imm_T = asUInt(ifId.io.pc_in) @[TOP.scala 105:40]
    idEx.io.imm <= _idEx_io_imm_T @[TOP.scala 105:17]
    node _idEx_io_rd_sel_in_T = bits(ifId.io.instr_out, 11, 7) @[TOP.scala 106:43]
    idEx.io.rd_sel_in <= _idEx_io_rd_sel_in_T @[TOP.scala 106:23]
    node _idEx_io_func3_in_T = bits(ifId.io.instr_out, 14, 12) @[TOP.scala 107:42]
    idEx.io.func3_in <= _idEx_io_func3_in_T @[TOP.scala 107:22]
    node _idEx_io_func7_in_T = bits(ifId.io.instr_out, 31, 25) @[TOP.scala 108:42]
    idEx.io.func7_in <= _idEx_io_func7_in_T @[TOP.scala 108:22]
    idEx.io.ctrl_nextPc_sel_in <= CU_Mod.io.CU_Next_PC @[TOP.scala 109:32]
    wire ALU_Mux_1 : SInt @[TOP.scala 112:25]
    node _ALU_Mux_1_T = eq(UInt<1>("h01"), CU_Mod.io.CU_InA) @[Mux.scala 80:60]
    node _ALU_Mux_1_T_1 = mux(_ALU_Mux_1_T, PC_Mod.io.pc1, Reg_Mod.io.ReadData1) @[Mux.scala 80:57]
    node _ALU_Mux_1_T_2 = eq(UInt<2>("h02"), CU_Mod.io.CU_InA) @[Mux.scala 80:60]
    node _ALU_Mux_1_T_3 = mux(_ALU_Mux_1_T_2, PC_Mod.io.pc4, _ALU_Mux_1_T_1) @[Mux.scala 80:57]
    node _ALU_Mux_1_T_4 = eq(UInt<2>("h03"), CU_Mod.io.CU_InA) @[Mux.scala 80:60]
    node _ALU_Mux_1_T_5 = mux(_ALU_Mux_1_T_4, Reg_Mod.io.ReadData1, _ALU_Mux_1_T_3) @[Mux.scala 80:57]
    ALU_Mux_1 <= _ALU_Mux_1_T_5 @[TOP.scala 113:15]
    ExMem.io.id_ex_memWr <= idEx.io.ctrl_MemWr_out @[TOP.scala 121:26]
    ExMem.io.id_ex_memRd <= idEx.io.ctrl_MemRd_out @[TOP.scala 122:26]
    ExMem.io.id_ex_memToReg <= idEx.io.ctrl_MemtoReg_out @[TOP.scala 123:29]
    ExMem.io.alu_output <= ALU_Mod.io.out @[TOP.scala 124:25]
    ExMem.io.id_ex_rdSel <= idEx.io.rd_sel_out @[TOP.scala 125:26]
    ExMem.io.id_ex_rs2Sel <= idEx.io.rs2_sel_out @[TOP.scala 126:27]
    ExMem.io.id_ex_regWr <= idEx.io.ctrl_RegWr_out @[TOP.scala 127:26]
    node _ExMem_io_id_ex_rs2_T = asUInt(ALU_Mux_1) @[TOP.scala 128:42]
    ExMem.io.id_ex_rs2 <= _ExMem_io_id_ex_rs2_T @[TOP.scala 128:23]
    MemWb.io.EX_MEM_MEMTOREG <= ExMem.io.ex_mem_memToReg_out @[TOP.scala 131:30]
    node _MemWb_io_in_dataMem_data_T = asUInt(Data_Memory_Mod.io.Data_Mem_output) @[TOP.scala 132:74]
    MemWb.io.in_dataMem_data <= _MemWb_io_in_dataMem_data_T @[TOP.scala 132:30]
    MemWb.io.in_alu_output <= ExMem.io.alu_output @[TOP.scala 133:28]
    MemWb.io.EX_MEM_RDSEL <= ExMem.io.ex_mem_rdSel_output @[TOP.scala 134:27]
    MemWb.io.EX_MEM_MEMRD <= ExMem.io.ex_mem_memRd_out @[TOP.scala 135:27]
    MemWb.io.EX_MEM_REGWR <= ExMem.io.ex_mem_memToReg_out @[TOP.scala 136:27]
    FwdUnit.io.exMemRdAddr <= ExMem.io.ex_mem_memWr_out @[TOP.scala 139:28]
    FwdUnit.io.exMemRegWrite <= MemWb.io.EX_MEM_REGWR @[TOP.scala 140:30]
    FwdUnit.io.memWbRdAddr <= ExMem.io.ex_mem_rdSel_output @[TOP.scala 141:28]
    FwdUnit.io.memWbRegWrite <= MemWb.io.EX_MEM_RDSEL @[TOP.scala 142:30]
    FwdUnit.io.idExRs1Addr <= idEx.io.rs1_sel_out @[TOP.scala 143:28]
    FwdUnit.io.idExRs2Addr <= idEx.io.rs2_sel_out @[TOP.scala 144:28]
    node _T = eq(idEx.io.ctrl_OpA_sel_out, UInt<2>("h02")) @[TOP.scala 147:35]
    when _T : @[TOP.scala 147:48]
      node _ALU_Mod_io_in_A_T = asUInt(idEx.io.pc_out) @[TOP.scala 148:49]
      ALU_Mod.io.in_A <= _ALU_Mod_io_in_A_T @[TOP.scala 148:25]
      skip @[TOP.scala 147:48]
    else : @[TOP.scala 149:17]
      node _ALU_Mod_io_in_A_T_1 = eq(FwdUnit.io.forwardA, UInt<1>("h01")) @[TOP.scala 151:34]
      node _ALU_Mod_io_in_A_T_2 = eq(FwdUnit.io.forwardA, UInt<2>("h02")) @[TOP.scala 152:34]
      node _ALU_Mod_io_in_A_T_3 = asUInt(Reg_Mod.io.WriteData) @[TOP.scala 152:77]
      node _ALU_Mod_io_in_A_T_4 = eq(FwdUnit.io.forwardA, UInt<1>("h00")) @[TOP.scala 153:34]
      node _ALU_Mod_io_in_A_T_5 = mux(_ALU_Mod_io_in_A_T_4, idEx.io.rs1_out, idEx.io.rs1_out) @[Mux.scala 98:16]
      node _ALU_Mod_io_in_A_T_6 = mux(_ALU_Mod_io_in_A_T_2, _ALU_Mod_io_in_A_T_3, _ALU_Mod_io_in_A_T_5) @[Mux.scala 98:16]
      node _ALU_Mod_io_in_A_T_7 = mux(_ALU_Mod_io_in_A_T_1, ExMem.io.ex_mem_alu_output, _ALU_Mod_io_in_A_T_6) @[Mux.scala 98:16]
      ALU_Mod.io.in_A <= _ALU_Mod_io_in_A_T_7 @[TOP.scala 150:25]
      skip @[TOP.scala 149:17]
    node _T_1 = eq(idEx.io.ctrl_OpB_sel_out, UInt<1>("h01")) @[TOP.scala 157:35]
    when _T_1 : @[TOP.scala 157:47]
      ALU_Mod.io.in_B <= idEx.io.imm_out @[TOP.scala 158:25]
      node _ExMem_io_id_ex_rs2_T_1 = eq(FwdUnit.io.forwardB, UInt<1>("h01")) @[TOP.scala 160:34]
      node _ExMem_io_id_ex_rs2_T_2 = eq(FwdUnit.io.forwardB, UInt<2>("h02")) @[TOP.scala 161:34]
      node _ExMem_io_id_ex_rs2_T_3 = asUInt(Reg_Mod.io.WriteData) @[TOP.scala 161:77]
      node _ExMem_io_id_ex_rs2_T_4 = eq(FwdUnit.io.forwardB, UInt<1>("h00")) @[TOP.scala 162:34]
      node _ExMem_io_id_ex_rs2_T_5 = mux(_ExMem_io_id_ex_rs2_T_4, idEx.io.rs2_out, idEx.io.rs2_out) @[Mux.scala 98:16]
      node _ExMem_io_id_ex_rs2_T_6 = mux(_ExMem_io_id_ex_rs2_T_2, _ExMem_io_id_ex_rs2_T_3, _ExMem_io_id_ex_rs2_T_5) @[Mux.scala 98:16]
      node _ExMem_io_id_ex_rs2_T_7 = mux(_ExMem_io_id_ex_rs2_T_1, ExMem.io.alu_output, _ExMem_io_id_ex_rs2_T_6) @[Mux.scala 98:16]
      ExMem.io.id_ex_rs2 <= _ExMem_io_id_ex_rs2_T_7 @[TOP.scala 159:28]
      skip @[TOP.scala 157:47]
    else : @[TOP.scala 164:17]
      node _ALU_Mod_io_in_B_T = eq(FwdUnit.io.forwardB, UInt<1>("h01")) @[TOP.scala 166:34]
      node _ALU_Mod_io_in_B_T_1 = eq(FwdUnit.io.forwardB, UInt<2>("h02")) @[TOP.scala 167:34]
      node _ALU_Mod_io_in_B_T_2 = asUInt(Reg_Mod.io.WriteData) @[TOP.scala 167:77]
      node _ALU_Mod_io_in_B_T_3 = eq(FwdUnit.io.forwardB, UInt<1>("h00")) @[TOP.scala 168:34]
      node _ALU_Mod_io_in_B_T_4 = mux(_ALU_Mod_io_in_B_T_3, idEx.io.rs2_out, idEx.io.rs2_out) @[Mux.scala 98:16]
      node _ALU_Mod_io_in_B_T_5 = mux(_ALU_Mod_io_in_B_T_1, _ALU_Mod_io_in_B_T_2, _ALU_Mod_io_in_B_T_4) @[Mux.scala 98:16]
      node _ALU_Mod_io_in_B_T_6 = mux(_ALU_Mod_io_in_B_T, ExMem.io.alu_output, _ALU_Mod_io_in_B_T_5) @[Mux.scala 98:16]
      ALU_Mod.io.in_B <= _ALU_Mod_io_in_B_T_6 @[TOP.scala 165:25]
      ExMem.io.id_ex_rs2 <= ALU_Mod.io.in_B @[TOP.scala 170:28]
      skip @[TOP.scala 164:17]
    wire Imm_Mux_Output : SInt @[TOP.scala 174:30]
    node _Imm_Mux_Output_T = eq(UInt<1>("h00"), CU_Mod.io.CU_Extend_sel) @[Mux.scala 80:60]
    node _Imm_Mux_Output_T_1 = mux(_Imm_Mux_Output_T, Immediate_Gen_Mod.io.immd_se_I, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _Imm_Mux_Output_T_2 = eq(UInt<1>("h01"), CU_Mod.io.CU_Extend_sel) @[Mux.scala 80:60]
    node _Imm_Mux_Output_T_3 = mux(_Imm_Mux_Output_T_2, Immediate_Gen_Mod.io.immd_se_S, _Imm_Mux_Output_T_1) @[Mux.scala 80:57]
    node _Imm_Mux_Output_T_4 = eq(UInt<2>("h02"), CU_Mod.io.CU_Extend_sel) @[Mux.scala 80:60]
    node _Imm_Mux_Output_T_5 = mux(_Imm_Mux_Output_T_4, Immediate_Gen_Mod.io.immd_se_U, _Imm_Mux_Output_T_3) @[Mux.scala 80:57]
    Imm_Mux_Output <= _Imm_Mux_Output_T_5 @[TOP.scala 175:20]
    Jalr_Mod.io.rd <= Reg_Mod.io.ReadData1 @[TOP.scala 182:20]
    Jalr_Mod.io.rs1 <= Imm_Mux_Output @[TOP.scala 183:21]
    when HazardDetect.io.inst_forward : @[TOP.scala 187:40]
      ifId.io.instr_in <= HazardDetect.io.inst_out @[TOP.scala 188:24]
      ifId.io.pc_in <= HazardDetect.io.pc_out @[TOP.scala 189:21]
      skip @[TOP.scala 187:40]
    else : @[TOP.scala 190:17]
      ifId.io.instr_in <= Instr_Mod.io.memory_instruction @[TOP.scala 191:24]
      skip @[TOP.scala 190:17]
    HazardDetect.io.ID_EX_MEMREAD <= idEx.io.ctrl_MemRd_out @[TOP.scala 195:35]
    HazardDetect.io.ID_EX_REGRD <= idEx.io.rd_sel_out @[TOP.scala 196:33]
    HazardDetect.io.IF_ID_INST <= ifId.io.instr_out @[TOP.scala 197:32]
    HazardDetect.io.pc_in <= ifId.io.pc_out @[TOP.scala 198:27]
    HazardDetect.io.in_pc4 <= ifId.io.pc_out4 @[TOP.scala 199:28]
    when HazardDetect.io.pc_forward : @[TOP.scala 202:38]
      PC_Mod.io.pc <= HazardDetect.io.pc_out @[TOP.scala 203:20]
      skip @[TOP.scala 202:38]
    else : @[TOP.scala 204:17]
      node _T_2 = eq(CU_Mod.io.CU_Next_PC, UInt<1>("h01")) @[TOP.scala 205:33]
      when _T_2 : @[TOP.scala 205:46]
        node _T_3 = eq(ALU_Branch.io.CU_Branch_taken, UInt<1>("h01")) @[TOP.scala 206:44]
        node _T_4 = eq(CU_Mod.io.CU_Branch, UInt<1>("h01")) @[TOP.scala 206:75]
        node _T_5 = and(_T_3, _T_4) @[TOP.scala 206:52]
        when _T_5 : @[TOP.scala 206:84]
          PC_Mod.io.pc <= Immediate_Gen_Mod.io.immd_se_SB @[TOP.scala 207:24]
          ifId.io.pc_in <= asSInt(UInt<1>("h00")) @[TOP.scala 208:25]
          ifId.io.instr_in <= UInt<1>("h00") @[TOP.scala 209:28]
          skip @[TOP.scala 206:84]
        else : @[TOP.scala 210:21]
          PC_Mod.io.pc <= PC_Mod.io.pc4 @[TOP.scala 211:24]
          skip @[TOP.scala 210:21]
        skip @[TOP.scala 205:46]
      else : @[TOP.scala 213:52]
        node _T_6 = eq(CU_Mod.io.CU_Next_PC, UInt<2>("h02")) @[TOP.scala 213:39]
        when _T_6 : @[TOP.scala 213:52]
          PC_Mod.io.pc <= Immediate_Gen_Mod.io.immd_se_UJ @[TOP.scala 214:22]
          ifId.io.pc_in4 <= asSInt(UInt<1>("h00")) @[TOP.scala 215:24]
          ifId.io.instr_in <= UInt<1>("h00") @[TOP.scala 216:26]
          skip @[TOP.scala 213:52]
        else : @[TOP.scala 217:19]
          PC_Mod.io.pc <= PC_Mod.io.pc4 @[TOP.scala 218:22]
          skip @[TOP.scala 217:19]
      skip @[TOP.scala 204:17]
    when HazardDetect.io.ctrl_forward : @[TOP.scala 223:40]
      idEx.io.ctrl_MemWr_in <= UInt<1>("h00") @[TOP.scala 224:29]
      idEx.io.ctrl_MemRd_in <= UInt<1>("h00") @[TOP.scala 225:29]
      idEx.io.ctrl_Branch_in <= UInt<1>("h00") @[TOP.scala 226:30]
      idEx.io.ctrl_RegWr_in <= UInt<1>("h00") @[TOP.scala 227:29]
      idEx.io.ctrl_MemtoReg_in <= UInt<1>("h00") @[TOP.scala 228:32]
      idEx.io.ctrl_ALUOP_in <= UInt<1>("h00") @[TOP.scala 229:29]
      idEx.io.ctrl_OpA_sel_in <= UInt<1>("h00") @[TOP.scala 230:31]
      idEx.io.ctrl_OpB_sel_in <= UInt<1>("h00") @[TOP.scala 231:31]
      idEx.io.ctrl_nextPc_sel_in <= UInt<1>("h00") @[TOP.scala 232:34]
      skip @[TOP.scala 223:40]
    else : @[TOP.scala 233:17]
      idEx.io.ctrl_MemWr_in <= CU_Mod.io.CU_MemWrite @[TOP.scala 234:29]
      idEx.io.ctrl_MemRd_in <= CU_Mod.io.CU_MemRead @[TOP.scala 235:29]
      idEx.io.ctrl_Branch_in <= CU_Mod.io.CU_Branch @[TOP.scala 236:30]
      idEx.io.ctrl_RegWr_in <= CU_Mod.io.CU_RegWrite @[TOP.scala 237:29]
      idEx.io.ctrl_MemtoReg_in <= CU_Mod.io.CU_MemRead @[TOP.scala 238:32]
      idEx.io.ctrl_ALUOP_in <= CU_Mod.io.CU_ALU_op @[TOP.scala 239:29]
      idEx.io.ctrl_OpA_sel_in <= CU_Mod.io.CU_InA @[TOP.scala 240:31]
      idEx.io.ctrl_OpB_sel_in <= CU_Mod.io.CU_InB @[TOP.scala 241:31]
      idEx.io.ctrl_nextPc_sel_in <= CU_Mod.io.CU_Next_PC @[TOP.scala 242:34]
      skip @[TOP.scala 233:17]
    node ALU_Mux_2 = mux(CU_Mod.io.CU_InB, Imm_Mux_Output, Reg_Mod.io.ReadData2) @[TOP.scala 246:24]
    node Func3 = bits(Instr_Mod.io.memory_instruction, 14, 12) @[TOP.scala 249:48]
    node Func7 = bits(Instr_Mod.io.memory_instruction, 30, 30) @[TOP.scala 250:48]
    ALU_Mod.io.alu_Op <= CU_Mod.io.CU_ALU_op @[TOP.scala 252:23]
    node _ALU_Mod_io_in_A_T_8 = asUInt(ALU_Mux_1) @[TOP.scala 255:40]
    ALU_Mod.io.in_A <= _ALU_Mod_io_in_A_T_8 @[TOP.scala 255:21]
    node _ALU_Mod_io_in_B_T_7 = asUInt(ALU_Mux_2) @[TOP.scala 256:40]
    ALU_Mod.io.in_B <= _ALU_Mod_io_in_B_T_7 @[TOP.scala 256:21]
    ALU_Mod.io.func3 <= CU_Mod.io.CU_Opcode @[TOP.scala 259:22]
    io.out <= CU_Mod.io.CU_MemWrite @[TOP.scala 264:8]
    
