
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
Options:	
Date:		Sun May 28 17:33:30 2023
Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./enc.tcl
<CMD> alias fs set top_design fifo1_sram
<CMD> alias f set top_design fifo1
<CMD> alias o set top_design ORCA_TOP
<CMD> alias e set top_design ExampleRocketSystem
<CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
**WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
<CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> o
### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ORCA_TOP
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {1000 800}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> set search_path {}
<CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32nm_lvt_1p9m.lef}
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_design_netlisttype Verilog
<CMD> set init_verilog ../../syn/outputs/ORCA_TOP.genus_phys.vg
<CMD> set init_top_cell ORCA_TOP
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=05/28 17:34:20, mem=482.9M)
#% End Load MMMC data ... (date=05/28 17:34:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=483.1M, current mem=483.1M)
cmin cmax

Loading LEF file ../../cadence_cap_tech/tech.lef ...

Loading LEF file saed32sram.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

viaInitial starts at Sun May 28 17:34:22 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Sun May 28 17:34:22 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226658 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226659 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
Read 35 cells in library 'saed32sram_ss0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
Read 35 cells in library 'saed32sram_ff1p16vn40c' 
*** End library_loading (cpu=0.20min, real=0.18min, mem=66.4M, fe_cpu=0.60min, fe_real=1.05min, fe_mem=854.8M) ***
#% Begin Load netlist data ... (date=05/28 17:34:33, mem=555.3M)
*** Begin netlist parsing (mem=854.8M) ***
Created 1025 new cells from 44 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/ORCA_TOP.genus_phys.vg'

*** Memory Usage v#1 (Current mem = 865.844M, initial mem = 289.684M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=865.8M) ***
#% End Load netlist data ... (date=05/28 17:34:33, total cpu=0:00:00.4, real=0:00:00.0, peak res=608.0M, current mem=608.0M)
Set top cell to ORCA_TOP.
Hooked 4138 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ORCA_TOP ...
*** Netlist is unique.
** info: there are 4263 modules.
** info: there are 45560 stdCell insts.
** info: there are 40 macros.
** info: there are 35 multi-height stdCell insts (7 stdCells)

*** Memory Usage v#1 (Current mem = 995.270M, initial mem = 289.684M) ***
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: test_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
Current (total cpu=0:00:38.8, real=0:01:06, peak res=950.6M, current mem=922.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=945.3M, current mem=945.3M)
Current (total cpu=0:00:39.0, real=0:01:06, peak res=950.6M, current mem=945.3M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
Current (total cpu=0:00:39.1, real=0:01:06, peak res=950.6M, current mem=945.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=968.1M, current mem=968.1M)
Current (total cpu=0:00:39.2, real=0:01:06, peak res=968.1M, current mem=968.1M)
Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
Current (total cpu=0:00:39.2, real=0:01:06, peak res=968.1M, current mem=968.1M)
**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).

INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=968.6M, current mem=968.6M)
Current (total cpu=0:00:39.3, real=0:01:06, peak res=968.6M, current mem=968.6M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
Current (total cpu=0:00:39.3, real=0:01:06, peak res=968.6M, current mem=968.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=969.1M, current mem=969.1M)
Current (total cpu=0:00:39.4, real=0:01:06, peak res=969.1M, current mem=969.1M)
Total number of combinational cells: 402
Total number of sequential cells: 396
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
ERROR     DMMMC-271            9  The software does not currently support ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
*** Message Summary: 334 warning(s), 9 error(s)

<CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.def
Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.def', current time is Sun May 28 17:34:37 2023 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (820040 770032)
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
defIn read 50000 lines...
defIn read 60000 lines...
DEF file '../outputs/ORCA_TOP.floorplan.innovus.def' is parsed, current time is Sun May 28 17:34:37 2023.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Updating the floorplan ...
<CMD> add_tracks -honor_pitch
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> defIn ../../syn/outputs/ORCA_TOP.genus.scan.def
Reading DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def', current time is Sun May 28 17:34:37 2023 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def' is parsed, current time is Sun May 28 17:34:37 2023.
<CMD> read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
Reading power intent file ../../syn/outputs/ORCA_TOP.genus.upf ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.01 real=0:00:00.00
Setting boundaryports(3) from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
<CMD> commit_power_intent
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.20 real=0:00:01.00
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
worst_corner best_corner
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
INFO: restore power domain PD_RISC_CORE fence = 400.216 18.392 740.216 335.792
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.28 real=0:00:00.00
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.06 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
worst_corner best_corner
worst_corner best_corner
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.08 real=0:00:00.00
Current (total cpu=0:00:41.3, real=0:01:08, peak res=1043.8M, current mem=1033.0M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1049.3M, current mem=1049.3M)
Current (total cpu=0:00:41.5, real=0:01:09, peak res=1049.3M, current mem=1049.3M)
Current (total cpu=0:00:41.6, real=0:01:09, peak res=1049.3M, current mem=1049.3M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1051.7M, current mem=1051.7M)
Current (total cpu=0:00:41.6, real=0:01:09, peak res=1051.7M, current mem=1051.7M)
Current (total cpu=0:00:41.7, real=0:01:09, peak res=1051.7M, current mem=1051.7M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1052.1M, current mem=1052.1M)
Current (total cpu=0:00:41.8, real=0:01:09, peak res=1052.1M, current mem=1052.1M)
Current (total cpu=0:00:41.8, real=0:01:09, peak res=1052.1M, current mem=1052.1M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1052.4M, current mem=1052.4M)
Current (total cpu=0:00:41.9, real=0:01:09, peak res=1052.4M, current mem=1052.4M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.75 real=0:00:01.00
Cell 'LSUPX8_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX1_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX8_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX4_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX2_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX4_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX2_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.30 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
INFO: level_shifter strategy ls_out: added 0 level_shifter insts
INFO: level_shifter strategy ls_in: added 1 level_shifter insts
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.02 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.01 real=0:00:00.00
Total number of combinational cells: 384
Total number of sequential cells: 204
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 30
Total number of retention cells: 180
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> modifyPowerDomainAttr PD_RISC_CORE -box 580 0 1000 400
**WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Power Domain 'PD_RISC_CORE'.
	  Boundary = 399.9120 0.0000 819.9120 400.0000
	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 0
	   rowSpacing = 0.0000
	   rowFlip = first
	   site = unit
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> setNanoRouteMode -drouteEndIteration 10
<CMD> set_ccopt_property target_max_trans 0.3ns
<CMD> setNanoRouteMode -drouteEndIteration 5
<CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
<CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> editPin -edge 3 -pin {sdram_clk sys_2x_clk shutdown test_mode test_si[5] test_si[4] test_si[3] test_si[2] test_si[1] test_si[0] test_so[5] test_so[4] test_so[3] test_so[2] test_so[1] test_so[0] scan_enable ate_clk occ_bypass occ_reset pclk prst_n pidsel pgnt_n pad_in[31] pad_in[30] pad_in[29] pad_in[28] pad_in[27] pad_in[26] pad_in[25] pad_in[24] pad_in[23] pad_in[22] pad_in[21] pad_in[20] pad_in[19] pad_in[18] pad_in[17] pad_in[16] pad_in[15] pad_in[14] pad_in[13] pad_in[12] pad_in[11] pad_in[10] pad_in[9] pad_in[8] pad_in[7] pad_in[6] pad_in[5] pad_in[4] pad_in[3] pad_in[2] pad_in[1] pad_in[0] pad_out[31] pad_out[30] pad_out[29] pad_out[28] pad_out[27] pad_out[26] pad_out[25] pad_out[24] pad_out[23] pad_out[22] pad_out[21] pad_out[20] pad_out[19] pad_out[18] pad_out[17] pad_out[16] pad_out[15] pad_out[14] pad_out[13] pad_out[12] pad_out[11] pad_out[10] pad_out[9] pad_out[8] pad_out[7] pad_out[6] pad_out[5] pad_out[4] pad_out[3] pad_out[2] pad_out[1] pad_out[0] pad_en ppar_in ppar_out ppar_en pc_be_in[3] pc_be_in[2] pc_be_in[1] pc_be_in[0] pc_be_out[3] pc_be_out[2] pc_be_out[1] pc_be_out[0] pc_be_en pframe_n_in pframe_n_out pframe_n_en ptrdy_n_in ptrdy_n_out ptrdy_n_en pirdy_n_in pirdy_n_out pirdy_n_en pdevsel_n_in pdevsel_n_out pdevsel_n_en pstop_n_in pstop_n_out pstop_n_en pperr_n_in pperr_n_out pperr_n_en pserr_n_in pserr_n_out} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1
Successfully spread [121] pins.
editPin : finished (cpu = 0:00:04.2 real = 0:00:03.0, mem = 1395.9M).
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> editPin -edge 3 -pin {pserr_n_en preq_n pack_n pm66en sd_A[9] sd_A[8] sd_A[7] sd_A[6] sd_A[5] sd_A[4] sd_A[3] sd_A[2] sd_A[1] sd_A[0] sd_CK sd_CKn sd_LD sd_RW sd_BWS[1] sd_BWS[0] sd_DQ_in[31] sd_DQ_in[30] sd_DQ_in[29] sd_DQ_in[28] sd_DQ_in[27] sd_DQ_in[26] sd_DQ_in[25] sd_DQ_in[24] sd_DQ_in[23] sd_DQ_in[22] sd_DQ_in[21] sd_DQ_in[20] sd_DQ_in[19] sd_DQ_in[18] sd_DQ_in[17] sd_DQ_in[16] sd_DQ_in[15] sd_DQ_in[14] sd_DQ_in[13] sd_DQ_in[12] sd_DQ_in[11] sd_DQ_in[10] sd_DQ_in[9] sd_DQ_in[8] sd_DQ_in[7] sd_DQ_in[6] sd_DQ_in[5] sd_DQ_in[4] sd_DQ_in[3] sd_DQ_in[2] sd_DQ_in[1] sd_DQ_in[0] sd_DQ_out[31] sd_DQ_out[30] sd_DQ_out[29] sd_DQ_out[28] sd_DQ_out[27] sd_DQ_out[26] sd_DQ_out[25] sd_DQ_out[24] sd_DQ_out[23] sd_DQ_out[22] sd_DQ_out[21] sd_DQ_out[20] sd_DQ_out[19] sd_DQ_out[18] sd_DQ_out[17] sd_DQ_out[16] sd_DQ_out[15] sd_DQ_out[14] sd_DQ_out[13] sd_DQ_out[12] sd_DQ_out[11] sd_DQ_out[10] sd_DQ_out[9] sd_DQ_out[8] sd_DQ_out[7] sd_DQ_out[6] sd_DQ_out[5] sd_DQ_out[4] sd_DQ_out[3] sd_DQ_out[2] sd_DQ_out[1] sd_DQ_out[0] sd_DQ_en[31] sd_DQ_en[30] sd_DQ_en[29] sd_DQ_en[28] sd_DQ_en[27] sd_DQ_en[26] sd_DQ_en[25] sd_DQ_en[24] sd_DQ_en[23] sd_DQ_en[22] sd_DQ_en[21] sd_DQ_en[20] sd_DQ_en[19] sd_DQ_en[18] sd_DQ_en[17] sd_DQ_en[16] sd_DQ_en[15] sd_DQ_en[14] sd_DQ_en[13] sd_DQ_en[12] sd_DQ_en[11] sd_DQ_en[10] sd_DQ_en[9] sd_DQ_en[8] sd_DQ_en[7] sd_DQ_en[6] sd_DQ_en[5] sd_DQ_en[4] sd_DQ_en[3] sd_DQ_en[2] sd_DQ_en[1] sd_DQ_en[0] pll_bypass pll_reset test_si7 test_so7} -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1
Successfully spread [120] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1395.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> all_constraint_modes -active
func_best_mode test_best_mode func_worst_mode test_worst_mode
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
<CMD> setDontUse *DELLN* true
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
Created reg2cgate path group
Effort level <high> specified for reg2cgate path_group
<CMD> saveDesign ORCA_TOP_floorplan.innovus
#% Begin save design ... (date=05/28 17:34:45, mem=1221.9M)
% Begin Save ccopt configuration ... (date=05/28 17:34:45, mem=1224.9M)
% End Save ccopt configuration ... (date=05/28 17:34:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1226.5M, current mem=1226.5M)
% Begin Save netlist data ... (date=05/28 17:34:45, mem=1226.5M)
Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 17:34:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=1229.1M, current mem=1226.6M)
Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 17:34:46, mem=1227.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 17:34:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.4M, current mem=1227.4M)
% Begin Save clock tree data ... (date=05/28 17:34:48, mem=1227.9M)
% End Save clock tree data ... (date=05/28 17:34:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.9M, current mem=1227.9M)
Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 17:34:48, mem=1227.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 17:34:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=1228.0M, current mem=1228.0M)
Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1435.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/28 17:34:49, mem=1228.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/28 17:34:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.2M, current mem=1228.2M)
% Begin Save routing data ... (date=05/28 17:34:49, mem=1228.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1435.9M) ***
% End Save routing data ... (date=05/28 17:34:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1229.6M, current mem=1228.1M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1632.9M) ***
Saving power intent database ...
% Begin Save power constraints data ... (date=05/28 17:34:50, mem=1232.4M)
% End Save power constraints data ... (date=05/28 17:34:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1232.4M, current mem=1232.4M)
cmin cmax
Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
#% End save design ... (date=05/28 17:34:53, total cpu=0:00:04.4, real=0:00:08.0, peak res=1237.1M, current mem=1237.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          41  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 41 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
# if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
<CMD> create_library_set -name worst_libs_vddh -timing {
<CMD> update_delay_corner -name worst_corner -power_domain PD_RISC_CORE -library_set worst_libs_vddh
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_0_clk', cell 'LSUPX1_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_0_clk', cell 'LSUPX1_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
<CMD> setEcoMode -batchMode true
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
**WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
<CMD> ecoChangeCell -inst Xecutng_Instrn_0__UPF_LS -cell LSDNSSX8_LVT
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.104 um

#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE DB initialization (MEM=1640.49 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1640.49 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1640.49 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1640.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] There are 48198 nets connecting to unplaced instances which will not be routed.
[NR-eGR] Read numTotalNets=48198  numIgnoredNets=48198
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] No Net to Route
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] No Net to Route
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M2  (2V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M3  (3H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 0.000000e+00um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 1651.03 MB )
Extraction called for design 'ORCA_TOP' of instances=45601 and nets=49127 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1651.031M)
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1673.8)
Total number of fetched objects 53369
End delay calculation. (MEM=1844.48 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1779.25 CPU=0:00:11.9 REAL=0:00:12.0)
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:      341
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    48108
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:       90
 +--------------------------------------------------------------
**INFO: Less than half the nets are routed, this design is not in postRoute stage
Resize Xecutng_Instrn_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_1__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_2__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_3__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_3__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_4__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_4__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_5__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_6__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_7__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_8__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_9__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_10__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_11__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_12__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_14__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_15__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_16__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_16__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_17__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_17__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_18__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_18__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_19__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_19__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_20__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_20__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_21__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_21__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_22__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_22__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_23__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_23__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_24__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_24__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_25__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_25__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_26__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_26__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_27__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_27__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_28__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_28__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_30__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_30__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_31__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_31__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst PSW_2__UPF_LS -cell LSDNSSX8_LVT
Resize PSW_2__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst PSW_3__UPF_LS -cell LSDNSSX2_LVT
Resize PSW_3__UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst PSW_4__UPF_LS -cell LSDNSSX8_LVT
Resize PSW_4__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst PSW_6__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_6__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_8__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_8__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_9__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_9__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_10__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_10__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_0__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_1__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_2__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_3__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_3__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_4__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_4__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_5__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_6__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_7__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_8__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_9__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_10__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_11__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_12__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_13__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_14__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_15__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst EndOfInstrn_UPF_LS -cell LSDNSSX2_LVT
Resize EndOfInstrn_UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst OUT_VALID_UPF_LS -cell LSDNSSX4_LVT
Resize OUT_VALID_UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_7__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_7__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_13__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_29__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_29__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst STACK_FULL_UPF_LS -cell LSDNSSX2_LVT
Resize STACK_FULL_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst Rd_Instr_UPF_LS -cell LSDNSSX2_LVT
Resize Rd_Instr_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst PSW_5__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_5__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> setEcoMode -batchMode false

*** Starting refinePlace (0:01:14 mem=1779.2M) ***
Total net bbox length = 7.729e+05 (3.902e+05 3.827e+05) (ext = 9.894e+04)
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Total net bbox length = 7.729e+05 (3.902e+05 3.827e+05) (ext = 9.894e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1779.2MB
*** Finished refinePlace (0:01:14 mem=1779.2M) ***
### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
setOptMode -usefulSkew false -usefulSkewCCOpt none -usefulSkewPostRoute false -usefulSkewPreCTS false

-place_design_floorplan_mode false         # bool, default=false
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Turning on -handlePartition option for MSV flow
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 3296 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:04.9) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 26052 (57.8%) nets
3		: 9498 (21.1%) nets
4     -	14	: 8838 (19.6%) nets
15    -	39	: 621 (1.4%) nets
40    -	79	: 10 (0.0%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 18 (0.0%) nets
640   -	1279	: 5 (0.0%) nets
1280  -	2559	: 6 (0.0%) nets
2560  -	5119	: 3 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
#std cell=42417 (0 fixed + 42417 movable) #buf cell=32 #inv cell=3967 #block=40 (0 floating + 40 preplaced)
#ioInst=0 #net=44717 #term=167037 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=199, #floatPin=0
stdCell: 42381 single + 36 double + 0 multi
Total standard cell length = 84.0821 (mm), area = 0.1408 (mm^2)




Average module density = 0.546.
Density for module 'PD_RISC_CORE' = 0.052.
       = stdcell_area 22532 sites (5726 um^2) / alloc_area 432380 sites (109887 um^2).
Density for the rest of the design = 0.567.
       = stdcell_area 531348 sites (135039 um^2) / alloc_area 936783 sites (238078 um^2).
Density for the design = 0.405.
       = stdcell_area 553880 sites (140765 um^2) / alloc_area 1369163 sites (347965 um^2).
Pin Density = 0.07084.
            = total # of pins 167037 / total area 2357824.


Identified 426 spare or floating instances, with no clusters.

=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.589e+05 (2.67e+05 2.92e+05)
              Est.  stn bbox = 6.078e+05 (2.91e+05 3.16e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1825.5M
Iteration  2: Total net bbox = 5.589e+05 (2.67e+05 2.92e+05)
              Est.  stn bbox = 6.078e+05 (2.91e+05 3.16e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1825.5M
*** Finished SKP initialization (cpu=0:00:20.7, real=0:00:20.0)***

Active views After View pruning: 
func_worst_scenario
Iteration  3: Total net bbox = 4.665e+05 (2.19e+05 2.48e+05)
              Est.  stn bbox = 5.600e+05 (2.64e+05 2.96e+05)
              cpu = 0:00:28.0 real = 0:00:28.0 mem = 2150.8M
Iteration  4: Total net bbox = 4.798e+05 (2.38e+05 2.42e+05)
              Est.  stn bbox = 5.790e+05 (2.87e+05 2.92e+05)
              cpu = 0:00:37.0 real = 0:00:37.0 mem = 2253.2M
Iteration  5: Total net bbox = 4.798e+05 (2.38e+05 2.42e+05)
              Est.  stn bbox = 5.790e+05 (2.87e+05 2.92e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2253.2M
Iteration  6: Total net bbox = 6.077e+05 (3.05e+05 3.03e+05)
              Est.  stn bbox = 7.353e+05 (3.68e+05 3.67e+05)
              cpu = 0:00:38.7 real = 0:00:39.0 mem = 2134.7M
Iteration  7: Total net bbox = 6.144e+05 (3.10e+05 3.04e+05)
              Est.  stn bbox = 7.420e+05 (3.73e+05 3.69e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2134.7M
Iteration  8: Total net bbox = 6.144e+05 (3.10e+05 3.04e+05)
              Est.  stn bbox = 7.420e+05 (3.73e+05 3.69e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2134.7M
Iteration  9: Total net bbox = 6.669e+05 (3.30e+05 3.37e+05)
              Est.  stn bbox = 8.082e+05 (3.99e+05 4.09e+05)
              cpu = 0:00:41.7 real = 0:00:42.0 mem = 2102.3M
Iteration 10: Total net bbox = 6.669e+05 (3.30e+05 3.37e+05)
              Est.  stn bbox = 8.082e+05 (3.99e+05 4.09e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2102.3M
Iteration 11: Total net bbox = 6.885e+05 (3.40e+05 3.49e+05)
              Est.  stn bbox = 8.345e+05 (4.10e+05 4.25e+05)
              cpu = 0:00:35.5 real = 0:00:36.0 mem = 2101.2M
Iteration 12: Total net bbox = 6.885e+05 (3.40e+05 3.49e+05)
              Est.  stn bbox = 8.345e+05 (4.10e+05 4.25e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2101.2M
Iteration 13: Total net bbox = 7.253e+05 (3.59e+05 3.66e+05)
              Est.  stn bbox = 8.732e+05 (4.30e+05 4.44e+05)
              cpu = 0:00:32.9 real = 0:00:33.0 mem = 2083.6M
Iteration 14: Total net bbox = 7.253e+05 (3.59e+05 3.66e+05)
              Est.  stn bbox = 8.732e+05 (4.30e+05 4.44e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2083.6M
Iteration 15: Total net bbox = 7.581e+05 (3.75e+05 3.83e+05)
              Est.  stn bbox = 9.053e+05 (4.45e+05 4.61e+05)
              cpu = 0:00:38.3 real = 0:00:38.0 mem = 2100.0M
Iteration 16: Total net bbox = 7.581e+05 (3.75e+05 3.83e+05)
              Est.  stn bbox = 9.053e+05 (4.45e+05 4.61e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2100.0M
Iteration 17: Total net bbox = 7.581e+05 (3.75e+05 3.83e+05)
              Est.  stn bbox = 9.053e+05 (4.45e+05 4.61e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2100.0M
Finished Global Placement (cpu=0:04:16, real=0:04:17, mem=2100.0M)
0 delay mode for cte disabled.
Info: 20 clock gating cells identified, 19 (on average) moved 158/8
net ignore based on current view = 0
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
*** Scan Skip Mode Summary:
Begin flexRegrouping ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: running scan reGrouping ...
SC-INFO: saving current scan group ...
Regrouping fail in 0 partitions (total 5 partitions).
ReGrouping: total 5 chains and success 5 chains
INFO: finish scan reGrouping 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:00.0
Successfully reordered 5 scan chains.
Initial total scan wire length:   186925.623 (floating:   177752.694)
Final   total scan wire length:    50354.433 (floating:    41181.504)
Improvement:   136571.190   percent 73.06 (floating improvement:   136571.190   percent 76.83)
Current max long connection 525.136
Base max long connection 525.136
Base total floating scan len 41181.504
*** End of ScanReorder (cpu=0:00:00.8, real=0:00:01.0, mem=2280.3M) ***
Total net length = 7.633e+05 (3.770e+05 3.863e+05) (ext = 8.073e+04)
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: running scan reGrouping ...
SC-INFO: saving current scan group ...
Regrouping fail in 0 partitions (total 5 partitions).
ReGrouping: total 5 chains and success 5 chains
INFO: finish scan reGrouping 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:01.0
Successfully reordered 5 scan chains.
Initial total scan wire length:    49845.483 (floating:    40672.554)
Final   total scan wire length:    50197.447 (floating:    41024.518)
Improvement:     -351.964   percent -0.71 (floating improvement:     -351.964   percent -0.87)
Current max long connection 516.849
From the base to this iteration, long connection reduced  1.58%, total floating scan length reduced  0.38%
The best result is iteration 1
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.4 , real: 0:00:00.0
Successfully reordered 5 scan chains.
Final   total scan wire length:    49728.827 (floating:    40555.898)
Current max long connection 511.389
*info: starting wep ...
........heap done
INFO: Finished netlist update for 5 scan groups.
  ........
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:01.9 , real: 0:00:02.0
Successfully reordered 5 scan chains.
Final   total scan wire length:    49465.627 (floating:    40292.698)
Current max long connection 480.479
Input  to flexRegrouping total scan wire length:   186925.623 (floating:   177752.694)
Output of flexRegrouping total scan wire length:    49465.627 (floating:    40292.698)
Improvement:   137459.996   percent 73.54 (floating improvement:   137459.996   percent 77.33)
Input  to flexRegrouping max long connection:      856.733
Output of flexRegrouping max long connection:      480.479
Improvement:      376.254   percent 43.92
*info: wep done.
*** End of ScanReorder (cpu=0:00:03.2, real=0:00:03.0, mem=2280.3M) ***
Total net length = 7.636e+05 (3.771e+05 3.865e+05) (ext = 8.073e+04)
Finished flexRegrouping

*** Starting refinePlace (0:05:47 mem=2292.0M) ***
Total net bbox length = 7.838e+05 (3.893e+05 3.945e+05) (ext = 7.280e+04)
97 shifters have been successfully placed.
96 shifters were given a new location.
Move report: Detail placement moves 42319 insts, mean move: 1.16 um, max move: 104.23 um
	Max move on inst (I_SDRAM_TOP/icc_clock102): (502.59, 184.95) --> (399.00, 185.59)
	Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 2292.0MB
Summary Report:
Instances move: 42416 (out of 42417 movable)
Instances flipped: 0
Mean displacement: 1.33 um
Max displacement: 248.25 um (Instance: I_RISC_CORE/scan_enable_UPF_LS) (457.281, 197.247) -> (519.992, 11.704)
	Length: 15 sites, height: 2 rows, site name: unit, cell type: LSUPX2_HVT, constraint:Fence
Total net bbox length = 7.644e+05 (3.647e+05 3.997e+05) (ext = 7.268e+04)
Runtime: CPU: 0:00:08.9 REAL: 0:00:08.0 MEM: 2292.0MB
*** Finished refinePlace (0:05:56 mem=2292.0M) ***
*** Finished Initial Placement (cpu=0:04:36, real=0:04:37, mem=2280.3M) ***

powerDomain PD_ORCA_TOP: bins with density > 0.750 = 41.25 % ( 891 / 2160 )
powerDomain PD_RISC_CORE: bins with density > 0.750 = 24.83 % ( 149 / 600 )

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
SKP will enable view:
  func_worst_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2280.34 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2280.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[NR-eGR] There are 90 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45054 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.29% H + 0.05% V. EstWL: 9.176655e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       222( 0.16%)        77( 0.05%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)      1631( 1.14%)        18( 0.01%)         0( 0.00%)   ( 1.15%) 
[NR-eGR]      M4  (4)        48( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       516( 0.36%)         0( 0.00%)         0( 0.00%)   ( 0.36%) 
[NR-eGR]      M6  (6)       104( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M7  (7)       198( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M8  (8)        47( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2770( 0.19%)        95( 0.01%)         1( 0.00%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.17% H + 0.02% V
Early Global Route congestion estimation runtime: 1.42 seconds, mem = 1895.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 1.31 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[NR-eGR]     M2  (2V) length: 2.597810e+05um, number of vias: 233677
[NR-eGR]     M3  (3H) length: 2.891350e+05um, number of vias: 70464
[NR-eGR]     M4  (4V) length: 1.496681e+05um, number of vias: 16906
[NR-eGR]     M5  (5H) length: 1.000525e+05um, number of vias: 5197
[NR-eGR]     M6  (6V) length: 9.249266e+04um, number of vias: 2452
[NR-eGR]     M7  (7H) length: 5.380794e+04um, number of vias: 425
[NR-eGR]     M8  (8V) length: 1.219435e+04um, number of vias: 219
[NR-eGR]     M9  (9H) length: 9.192181e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 9.663237e+05um, number of vias: 501316
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.995804e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.24 seconds, mem = 1889.3M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.7, real=0:00:03.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 4:45, real = 0: 4:46, mem = 1879.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1549.5M, totSessionCpu=0:06:00 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
GigaOpt running with 1 threads.

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1482.8M, totSessionCpu=0:06:03 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1827.80 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1853.17 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1853.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[NR-eGR] There are 90 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45054 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.33% H + 0.04% V. EstWL: 9.271574e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       217( 0.15%)        80( 0.06%)         3( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)      1574( 1.10%)         6( 0.00%)         0( 0.00%)   ( 1.10%) 
[NR-eGR]      M4  (4)        66( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)       525( 0.37%)         0( 0.00%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]      M6  (6)       107( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M7  (7)       263( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2761( 0.19%)        86( 0.01%)         3( 0.00%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.19% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.22% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[NR-eGR]     M2  (2V) length: 2.668216e+05um, number of vias: 235072
[NR-eGR]     M3  (3H) length: 2.937725e+05um, number of vias: 69655
[NR-eGR]     M4  (4V) length: 1.488829e+05um, number of vias: 17240
[NR-eGR]     M5  (5H) length: 9.850726e+04um, number of vias: 5298
[NR-eGR]     M6  (6V) length: 8.877815e+04um, number of vias: 2607
[NR-eGR]     M7  (7H) length: 5.623143e+04um, number of vias: 481
[NR-eGR]     M8  (8V) length: 1.401148e+04um, number of vias: 227
[NR-eGR]     M9  (9H) length: 9.704261e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 9.767096e+05um, number of vias: 502556
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.124024e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.98 sec, Real: 2.97 sec, Curr Mem: 1843.49 MB )
Extraction called for design 'ORCA_TOP' of instances=42457 and nets=46058 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1829.492M)

Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1857.71)
Total number of fetched objects 50225
End delay calculation. (MEM=1925.02 CPU=0:00:11.8 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=1925.02 CPU=0:00:15.8 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:20.1 real=0:00:20.0 totSessionCpu=0:06:28 mem=1925.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.748 |
|           TNS (ns):|-12417.1 |
|    Violating Paths:|  2022   |
|          All Paths:|  14192  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1393 (1393)    |   -6.160   |   1438 (1438)    |
|   max_tran     |   3961 (15434)   |  -22.788   |   3962 (15487)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 38.969%
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1581.0M, totSessionCpu=0:06:31 **
** INFO : this run is activating medium effort placeOptDesign flow


*** Starting optimizing excluded clock nets MEM= 1888.0M) ***
*info: Found 2 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	occ_int2/n5	 Setup Violation(slack=-0.531ns)
	ate_clk	 DRVs and setup Violation(slack=-0.531ns)
*** Starting optFanout (1908.1M)
*info: 2 nets specified in /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/innovFj8w2O selected
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 974 no-driver nets excluded.
*** Starting multi-driver net buffering ***


*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=1908.1M) ***
Initializing placement sections/sites ...
Density before buffering = 0.390192

Footprint cell information for insertRepeater
*info: There are 18 candidate always on buffer/inverter cells
*info: There are 23 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

Start fixing timing ... (0:00:00.6 1909.1M)

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate always on buffer/inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

*info: Buffered 0 large fanout net (> 100 terms)
Finished fixing timing (0:00:03.5 2079.4M)

Start fixing design rules ... (0:00:03.5 2079.4M)
Finished fixing design rule (0:00:04.2 2079.4M)

Summary:
2 buffers added on 1 net (with 0 driver resized)

Density after buffering = 0.390243
*** Completed optFanout (0:00:05.0 2079.4M)

*** Finished optimizing excluded clock nets (CPU Time= 0:00:07.0  MEM= 2068.3M) ***
*** Starting optimizing excluded clock nets MEM= 2068.3M) ***
*info: Found 4 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	occ_int2/n5	 Setup Violation(slack=-0.314ns)
	FE_OFN152_ate_clk	 Setup Violation(slack=-0.314ns)
	FE_OFN153_ate_clk	 Setup Violation(slack=-0.314ns)
	ate_clk	 Setup Violation(slack=-0.314ns)
*** Starting optFanout (2087.4M)
*info: 4 nets specified in /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/innovfGbwP0 selected
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 974 no-driver nets excluded.
*** Starting multi-driver net buffering ***


*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=2087.4M) ***

Footprint cell information for insertRepeater
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

Start fixing timing ... (0:00:00.6 2087.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Finished fixing timing (0:00:01.8 2087.4M)

Start fixing design rules ... (0:00:01.8 2087.4M)
Finished fixing design rule (0:00:02.5 2087.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.390243
*** Completed optFanout (0:00:03.2 2087.4M)

*** Finished optimizing excluded clock nets (CPU Time= 0:00:03.8  MEM= 2068.3M) ***
The useful skew maximum allowed delay is: 0.3
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:44.5/0:07:12.5 (0.9), mem = 2068.3M


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 97 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:06:48.7/0:07:16.7 (0.9), mem = 2068.3M
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt high fanout net optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:51.0/0:07:19.0 (0.9), mem = 1985.3M

+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    39.02%|        -| -18.748|-12419.636|   0:00:00.0| 2004.4M|
|    40.21%|     2085| -18.748| -9953.116|   0:00:12.0| 2109.6M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:11.8 real=0:00:12.0 mem=2109.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt [finish] : cpu/real = 0:00:17.2/0:00:17.2 (1.0), totSession cpu/real = 0:07:08.2/0:07:36.2 (0.9), mem = 2090.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:08.4/0:07:36.4 (0.9), mem = 2090.6M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  5496| 16431|   -22.88|  2008|  4016|    -0.59|     0|     0|     0|     0|   -18.75| -9953.12|       0|       0|       0|  40.21|          |         |
|    71|    71|    -0.08|    29|    58|    -0.06|     0|     0|     0|     0|    -2.93|  -372.24|    1627|     418|     779|  41.95| 0:00:30.0|  2128.7M|
|     1|     1|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.93|  -372.20|      44|       0|      54|  42.00| 0:00:01.0|  2128.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:33.1 real=0:00:33.0 mem=2128.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:37.2/0:00:37.2 (1.0), totSession cpu/real = 0:07:45.5/0:08:13.5 (0.9), mem = 2109.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:46, real = 0:01:46, mem = 1734.2M, totSessionCpu=0:07:46 **

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9085
  Dominating TNS: -370.175

 test_worst_scenario
  Dominating endpoints: 2761
  Dominating TNS: -2.030

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:48.0/0:08:16.0 (0.9), mem = 2047.6M

*info: 92 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1019 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.930  TNS Slack -372.205 
+--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -2.930|-372.205|    42.00%|   0:00:00.0| 2082.7M|test_worst_scenario|  default| I_BLENDER_0/R_716/D                                |
|  -2.031|-250.863|    42.21%|   0:00:20.0| 2152.7M|func_worst_scenario|  default| I_BLENDER_1/s4_op2_reg_19_/D                       |
|  -2.031|-250.469|    42.21%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_1/s4_op2_reg_19_/D                       |
|  -2.031|-250.469|    42.21%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_1/s4_op2_reg_19_/D                       |
|  -1.555| -82.109|    42.26%|   0:00:09.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.459| -75.184|    42.30%|   0:00:08.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.459| -76.018|    42.30%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.459| -76.018|    42.30%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.428| -69.996|    42.31%|   0:00:03.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -68.790|    42.32%|   0:00:03.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -68.790|    42.32%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -68.790|    42.32%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -66.768|    42.33%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -66.541|    42.34%|   0:00:03.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -66.514|    42.34%|   0:00:00.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -66.514|    42.34%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.813|    42.35%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.702|    42.36%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.702|    42.36%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.702|    42.36%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.332|    42.37%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.332|    42.37%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.332|    42.37%|   0:00:00.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.332|    42.37%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.328|    42.37%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.394| -65.328|    42.37%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
+--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2155.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2155.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.394  TNS Slack -65.328 
*** SetupOpt [finish] : cpu/real = 0:01:16.1/0:01:16.0 (1.0), totSession cpu/real = 0:09:04.1/0:09:32.0 (1.0), mem = 2120.5M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.394
*** Check timing (0:00:00.0)
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:06.6/0:09:34.6 (1.0), mem = 2109.6M
Reclaim Optimization WNS Slack -1.394  TNS Slack -65.328 Density 42.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    42.37%|        -|  -1.394| -65.328|   0:00:00.0| 2109.6M|
|    42.37%|        9|  -1.394| -65.326|   0:00:04.0| 2147.7M|
|    42.37%|        3|  -1.394| -65.326|   0:00:00.0| 2147.7M|
|    42.37%|        0|  -1.394| -65.326|   0:00:00.0| 2147.7M|
|    42.23%|      223|  -1.394| -64.644|   0:00:07.0| 2147.7M|
|    41.85%|     2776|  -1.391| -63.478|   0:00:21.0| 2147.7M|
|    41.85%|       36|  -1.391| -63.474|   0:00:01.0| 2147.7M|
|    41.85%|        0|  -1.391| -63.474|   0:00:01.0| 2147.7M|
|    41.85%|        0|  -1.391| -63.474|   0:00:00.0| 2147.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.391  TNS Slack -63.474 Density 41.85
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:36.2) (real = 0:00:36.0) **
*** AreaOpt [finish] : cpu/real = 0:00:35.6/0:00:35.5 (1.0), totSession cpu/real = 0:09:42.2/0:10:10.1 (1.0), mem = 2147.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:36, mem=2074.63M, totSessionCpu=0:09:42).


*** Start incrementalPlace ***
Collecting buffer chain nets ...
SKP will enable view:
  func_worst_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2100.01 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2100.01 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49415  numIgnoredNets=0
[NR-eGR] There are 92 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49415 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49415 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.30% H + 0.08% V. EstWL: 9.481711e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       231( 0.16%)        70( 0.05%)         4( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)      1672( 1.17%)        23( 0.02%)         0( 0.00%)   ( 1.18%) 
[NR-eGR]      M4  (4)        55( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M5  (5)       552( 0.38%)         0( 0.00%)         0( 0.00%)   ( 0.38%) 
[NR-eGR]      M6  (6)        96( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)       281( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M8  (8)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2898( 0.20%)        93( 0.01%)         4( 0.00%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.19% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.22% H + 0.02% V
Early Global Route congestion estimation runtime: 1.47 seconds, mem = 2123.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 1.57 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===


Identified 426 spare or floating instances, with no clusters.

*** Finished SKP initialization (cpu=0:00:10.8, real=0:00:11.0)***
Iteration  8: Total net bbox = 8.663e+05 (4.39e+05 4.27e+05)
              Est.  stn bbox = 1.019e+06 (5.19e+05 5.00e+05)
              cpu = 0:00:59.3 real = 0:00:59.0 mem = 2309.3M
Iteration  9: Total net bbox = 8.570e+05 (4.31e+05 4.26e+05)
              Est.  stn bbox = 1.005e+06 (5.06e+05 4.99e+05)
              cpu = 0:00:45.7 real = 0:00:46.0 mem = 2304.7M
Iteration 10: Total net bbox = 8.593e+05 (4.31e+05 4.28e+05)
              Est.  stn bbox = 1.008e+06 (5.06e+05 5.01e+05)
              cpu = 0:00:17.7 real = 0:00:18.0 mem = 2304.1M
Iteration 11: Total net bbox = 8.819e+05 (4.41e+05 4.40e+05)
              Est.  stn bbox = 1.031e+06 (5.17e+05 5.14e+05)
              cpu = 0:00:16.4 real = 0:00:16.0 mem = 2310.1M
Iteration 12: Total net bbox = 8.908e+05 (4.45e+05 4.46e+05)
              Est.  stn bbox = 1.039e+06 (5.20e+05 5.19e+05)
              cpu = 0:00:14.6 real = 0:00:14.0 mem = 2314.2M
Move report: Timing Driven Placement moves 46256 insts, mean move: 25.18 um, max move: 458.69 um
	Max move on inst (occ_int2/U2): (271.47, 421.34) --> (397.39, 88.57)

Finished Incremental Placement (cpu=0:03:05, real=0:03:05, mem=2302.5M)
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_23_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:01.8 , real: 0:00:01.0
Successfully reordered 5 scan chains.
Initial total scan wire length:    52734.632 (floating:    41725.389)
Final   total scan wire length:    48134.544 (floating:    37125.301)
Improvement:     4600.088   percent  8.72 (floating improvement:     4600.088   percent 11.02)
Current max long connection 501.612
*** End of ScanReorder (cpu=0:00:01.9, real=0:00:01.0, mem=2494.5M) ***
Total net length = 2.089e+06 (1.035e+06 1.054e+06) (ext = 4.103e+04)

*** Starting refinePlace (0:12:52 mem=2506.2M) ***
Total net bbox length = 9.014e+05 (4.546e+05 4.467e+05) (ext = 3.780e+04)
97 shifters were already placed.
97 shifters have been successfully placed.
Move report: Detail placement moves 46270 insts, mean move: 0.83 um, max move: 47.27 um
	Max move on inst (occ_int2/U1): (335.43, 122.09) --> (381.06, 123.73)
	Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 2506.2MB
Summary Report:
Instances move: 46270 (out of 46778 movable)
Instances flipped: 62
Mean displacement: 0.83 um
Max displacement: 47.27 um (Instance: occ_int2/U1) (335.434, 122.086) -> (381.064, 123.728)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: AO21X1_HVT
Total net bbox length = 8.775e+05 (4.254e+05 4.522e+05) (ext = 3.775e+04)
Runtime: CPU: 0:00:07.5 REAL: 0:00:07.0 MEM: 2506.2MB
*** Finished refinePlace (0:13:00 mem=2506.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2506.20 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2506.20 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49415  numIgnoredNets=0
[NR-eGR] There are 92 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49415 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49415 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 9.812533e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       159( 0.11%)        78( 0.05%)        56( 0.04%)         3( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)      1152( 0.80%)        68( 0.05%)        18( 0.01%)         0( 0.00%)   ( 0.87%) 
[NR-eGR]      M4  (4)        25( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)       407( 0.28%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]      M6  (6)        78( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)       211( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2033( 0.14%)       148( 0.01%)        74( 0.01%)         3( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.00% V
Early Global Route congestion estimation runtime: 1.48 seconds, mem = 2506.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 180635
[NR-eGR]     M2  (2V) length: 2.796919e+05um, number of vias: 245514
[NR-eGR]     M3  (3H) length: 3.150916e+05um, number of vias: 77009
[NR-eGR]     M4  (4V) length: 1.618263e+05um, number of vias: 18916
[NR-eGR]     M5  (5H) length: 1.103474e+05um, number of vias: 5994
[NR-eGR]     M6  (6V) length: 9.448047e+04um, number of vias: 2835
[NR-eGR]     M7  (7H) length: 5.535546e+04um, number of vias: 441
[NR-eGR]     M8  (8V) length: 1.017044e+04um, number of vias: 190
[NR-eGR]     M9  (9H) length: 6.005355e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.032969e+06um, number of vias: 531534
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.980637e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.43 seconds, mem = 2244.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:03:19, real=0:03:20)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2235.0M)
Extraction called for design 'ORCA_TOP' of instances=46818 and nets=50465 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2235.016M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:07:06, real = 0:07:06, mem = 1694.1M, totSessionCpu=0:13:06 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2116.21)
Total number of fetched objects 54586
End delay calculation. (MEM=2175.52 CPU=0:00:10.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2175.52 CPU=0:00:15.2 REAL=0:00:16.0)
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:29.5/0:13:57.1 (1.0), mem = 2175.5M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   370|   370|    -0.17|  1133|  2266|    -0.04|     0|     0|     0|     0|    -1.13|   -49.71|       0|       0|       0|  41.85|          |         |
|     3|     3|    -0.01|     5|    10|    -0.00|     0|     0|     0|     0|    -1.71|  -193.18|     534|       0|     777|  42.32| 0:00:23.0|  2328.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.71|  -193.18|       4|       0|       4|  42.33| 0:00:00.0|  2328.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.71|  -193.18|       0|       0|       0|  42.33| 0:00:00.0|  2328.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:25.3 real=0:00:25.0 mem=2328.8M) ***


*** Starting refinePlace (0:14:03 mem=2344.8M) ***
Total net bbox length = 8.809e+05 (4.270e+05 4.539e+05) (ext = 3.697e+04)
Move report: Detail placement moves 2147 insts, mean move: 0.50 um, max move: 3.80 um
	Max move on inst (I_RISC_CORE/FE_OFC3366_Oprnd_A_4): (463.60, 227.39) --> (467.40, 227.39)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 2337.8MB
Summary Report:
Instances move: 2147 (out of 47316 movable)
Instances flipped: 0
Mean displacement: 0.50 um
Max displacement: 3.80 um (Instance: I_RISC_CORE/FE_OFC3366_Oprnd_A_4) (463.6, 227.392) -> (467.4, 227.392)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
Total net bbox length = 8.814e+05 (4.274e+05 4.540e+05) (ext = 3.697e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2337.8MB
*** Finished refinePlace (0:14:05 mem=2337.8M) ***
*** maximum move = 3.80 um ***
*** Finished re-routing un-routed nets (2337.8M) ***


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:05.0 mem=2337.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:37.1/0:00:37.0 (1.0), totSession cpu/real = 0:14:06.7/0:14:34.2 (1.0), mem = 2302.7M
End: GigaOpt DRV Optimization


------------------------------------------------------------
     Summary (cpu=0.62min real=0.62min mem=2160.7M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.715  | -1.715  |  0.309  |  0.074  |  0.205  | -0.265  |  0.592  |
|           TNS (ns):|-192.918 |-184.453 |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   284   |   252   |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14192  |  13945  |   10    |   122   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     40 (40)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.273%
Routing Overflow: 0.08% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:08:10, real = 0:08:10, mem = 1772.9M, totSessionCpu=0:14:10 **
*** Timing NOT met, worst failing slack is -1.715
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:10.5/0:14:38.0 (1.0), mem = 2160.7M

*info: 92 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1028 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.715 TNS Slack -193.181 Density 42.33
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+--------+
|Path Group                   |   WNS|     TNS|
+-----------------------------+------+--------+
|in2out in2reg reg2out default|-0.265|  -8.728|
|reg2cgate                    | 0.309|   0.000|
|reg2reg                      |-1.715|-184.453|
|HEPG                         |-1.715|-184.453|
|All Paths                    |-1.715|-193.181|
+-----------------------------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -1.715|   -1.715|-184.453| -193.181|    42.33%|   0:00:00.0| 2195.8M|test_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_18_/D                       |
|  -1.538|   -1.538|-183.702| -192.431|    42.33%|   0:00:01.0| 2233.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -1.498|   -1.498|-174.616| -183.345|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_165/D                                |
|  -1.470|   -1.470|-169.783| -178.511|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_436/D                                |
|  -1.461|   -1.461|-166.758| -175.486|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.348|   -1.348|-141.586| -150.315|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_427/D                                |
|  -1.295|   -1.295|-138.683| -147.411|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -1.241|   -1.241|-118.059| -126.787|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -1.220|   -1.220|-117.661| -126.390|    42.32%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -1.202|   -1.202|-117.314| -126.042|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -1.185|   -1.185| -98.388| -107.116|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -1.174|   -1.174| -98.113| -106.841|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -1.163|   -1.163| -86.831|  -95.559|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -1.155|   -1.155| -86.678|  -95.406|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -1.004|   -1.004| -68.336|  -77.064|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_600/D                                |
|  -0.926|   -0.926| -43.209|  -51.937|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.870|   -0.870| -41.366|  -50.094|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__30_/D       |
|  -0.826|   -0.826| -37.761|  -46.489|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.726|   -0.726| -36.686|  -45.414|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.615|   -0.615| -30.192|  -38.921|    42.32%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.577|   -0.577| -29.642|  -38.370|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.565|   -0.565| -29.461|  -38.189|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.512|   -0.512| -27.947|  -36.675|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.502|   -0.502| -27.906|  -36.634|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.483|   -0.483| -25.944|  -34.672|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.432|   -0.432| -25.727|  -34.455|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.397|   -0.397| -24.868|  -33.596|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.383|   -0.383| -24.581|  -33.309|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_482/D                                |
|  -0.374|   -0.374| -21.328|  -30.056|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.361|   -0.361| -20.395|  -29.124|    42.32%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.346|   -0.346| -20.248|  -28.976|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.340|   -0.340| -19.352|  -28.080|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.327|   -0.327| -18.931|  -27.660|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.321|   -0.321| -18.863|  -27.591|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.316|   -0.316| -18.756|  -27.484|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.309|   -0.309| -16.172|  -24.900|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.303|   -0.303| -16.094|  -24.822|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.292|   -0.292| -14.955|  -23.684|    42.33%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_436/D                                |
|  -0.276|   -0.276| -14.823|  -23.551|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.266|   -0.266| -14.751|  -23.479|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_436/D                                |
|  -0.261|   -0.265| -14.683|  -23.411|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_436/D                                |
|  -0.252|   -0.265| -14.441|  -23.169|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
|  -0.244|   -0.265| -13.859|  -22.588|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/D  |
|  -0.234|   -0.265| -13.560|  -22.288|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_17_/D                       |
|  -0.233|   -0.265| -12.391|  -21.119|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
|  -0.225|   -0.265| -12.301|  -21.029|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
|  -0.221|   -0.265| -12.256|  -20.984|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
|  -0.215|   -0.265| -12.004|  -20.732|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.205|   -0.265| -11.696|  -20.424|    42.34%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
|  -0.195|   -0.265| -10.118|  -18.846|    42.34%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.188|   -0.265|  -9.381|  -18.110|    42.35%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.182|   -0.265|  -8.995|  -17.723|    42.35%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.174|   -0.265|  -8.461|  -17.189|    42.35%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.167|   -0.265|  -8.472|  -17.201|    42.35%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.160|   -0.265|  -8.209|  -16.937|    42.35%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.153|   -0.265|  -7.780|  -16.508|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.147|   -0.265|  -7.495|  -16.223|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
|  -0.141|   -0.265|  -7.025|  -15.753|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.132|   -0.265|  -6.590|  -15.318|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.126|   -0.265|  -6.362|  -15.090|    42.36%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.121|   -0.265|  -6.130|  -14.858|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.115|   -0.265|  -5.795|  -14.524|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.118|   -0.265|  -5.409|  -14.137|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.104|   -0.265|  -5.356|  -14.085|    42.37%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.098|   -0.265|  -5.183|  -13.911|    42.37%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.092|   -0.265|  -4.607|  -13.335|    42.37%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_26_/D                       |
|  -0.086|   -0.265|  -4.331|  -13.059|    42.38%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_414/D                                |
|  -0.080|   -0.265|  -3.978|  -12.707|    42.38%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.075|   -0.265|  -3.582|  -12.311|    42.39%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.068|   -0.265|  -3.048|  -11.776|    42.39%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.063|   -0.265|  -2.755|  -11.483|    42.39%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -0.057|   -0.265|  -2.369|  -11.098|    42.40%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.051|   -0.265|  -2.163|  -10.891|    42.41%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.048|   -0.265|  -1.893|  -10.622|    42.42%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.042|   -0.265|  -1.807|  -10.535|    42.42%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.041|   -0.265|  -1.367|  -10.095|    42.42%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_704/D                                |
|  -0.038|   -0.265|  -1.287|  -10.015|    42.43%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.031|   -0.265|  -1.143|   -9.872|    42.43%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_329/D                                |
|  -0.025|   -0.265|  -0.740|   -9.468|    42.45%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/D       |
|  -0.022|   -0.265|  -0.519|   -9.247|    42.45%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_329/D                                |
|  -0.020|   -0.265|  -0.342|   -9.070|    42.46%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_329/D                                |
|  -0.014|   -0.265|  -0.253|   -8.982|    42.47%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_414/D                                |
|  -0.017|   -0.265|  -0.151|   -8.879|    42.48%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_23_/D                       |
|  -0.011|   -0.265|  -0.134|   -8.862|    42.48%|   0:00:00.0| 2240.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_704/D                                |
|  -0.009|   -0.265|  -0.040|   -8.768|    42.48%|   0:00:01.0| 2240.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_704/D                                |
|  -0.003|   -0.265|  -0.020|   -8.748|    42.49%|   0:00:00.0| 2241.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|   0.003|   -0.265|   0.000|   -8.728|    42.50%|   0:00:00.0| 2241.0M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/D  |
|   0.005|   -0.265|   0.000|   -8.728|    42.51%|   0:00:01.0| 2241.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|   0.007|   -0.265|   0.000|   -8.728|    42.51%|   0:00:01.0| 2241.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|   0.013|   -0.265|   0.000|   -8.728|    42.52%|   0:00:00.0| 2241.0M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|   0.013|   -0.265|   0.000|   -8.728|    42.52%|   0:00:00.0| 2241.0M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.7 real=0:00:20.0 mem=2241.0M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2241.0M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
|  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2241.0M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2241.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.1 real=0:00:20.0 mem=2241.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.52

*** Starting refinePlace (0:14:44 mem=2241.0M) ***
Total net bbox length = 8.835e+05 (4.284e+05 4.551e+05) (ext = 3.697e+04)
Move report: Timing Driven Placement moves 481 insts, mean move: 2.81 um, max move: 21.74 um
	Max move on inst (I_BLENDER_1/FE_RC_145_0): (88.92, 277.55) --> (83.90, 260.83)
	Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 2288.3MB
Move report: Detail placement moves 1884 insts, mean move: 0.61 um, max move: 3.65 um
	Max move on inst (I_BLENDER_0/FE_RC_185_0_dup): (320.57, 476.52) --> (322.54, 474.85)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2288.3MB
Summary Report:
Instances move: 2157 (out of 47712 movable)
Instances flipped: 8
Mean displacement: 1.12 um
Max displacement: 21.74 um (Instance: I_BLENDER_1/FE_RC_145_0) (88.92, 277.552) -> (83.904, 260.832)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX1_LVT
Total net bbox length = 8.847e+05 (4.295e+05 4.552e+05) (ext = 3.697e+04)
Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 2288.3MB
*** Finished refinePlace (0:14:50 mem=2288.3M) ***
*** maximum move = 21.74 um ***
*** Finished re-routing un-routed nets (2288.3M) ***


*** Finish Physical Update (cpu=0:00:07.7 real=0:00:08.0 mem=2288.3M) ***
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.52
OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2288.3M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
|  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2288.3M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2288.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2288.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:34.9 real=0:00:35.0 mem=2288.3M) ***

*** SetupOpt [finish] : cpu/real = 0:00:42.2/0:00:42.2 (1.0), totSession cpu/real = 0:14:52.7/0:15:20.1 (1.0), mem = 2253.2M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.265
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:53.5/0:15:20.9 (1.0), mem = 2168.2M

*info: 92 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1028 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.52
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2205.3M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
|  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2205.3M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2205.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2205.3M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2205.3M) ***

*** SetupOpt [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:15:01.8/0:15:29.2 (1.0), mem = 2170.2M
End: GigaOpt Optimization in TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.

Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:03.1/0:15:30.5 (1.0), mem = 2187.3M
Reclaim Optimization WNS Slack -0.265  TNS Slack -8.728 Density 42.52
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    42.52%|        -|  -0.265|  -8.728|   0:00:00.0| 2187.3M|
|    42.52%|        0|  -0.265|  -8.728|   0:00:01.0| 2187.3M|
|    42.21%|      506|  -0.265|  -8.728|   0:00:10.0| 2225.4M|
|    42.04%|     1370|  -0.265|  -8.731|   0:00:14.0| 2225.4M|
|    42.03%|       54|  -0.265|  -8.731|   0:00:02.0| 2225.4M|
|    42.03%|        2|  -0.265|  -8.731|   0:00:00.0| 2225.4M|
|    42.03%|        0|  -0.265|  -8.731|   0:00:01.0| 2225.4M|
|    42.03%|        0|  -0.265|  -8.731|   0:00:00.0| 2225.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.265  TNS Slack -8.730 Density 42.03
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:29.7) (real = 0:00:29.0) **

*** Starting refinePlace (0:15:34 mem=2241.4M) ***
Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2241.4MB
Summary Report:
Instances move: 0 (out of 47190 movable)
Instances flipped: 307
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.827e+05 (4.286e+05 4.540e+05) (ext = 3.697e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2241.4MB
*** Finished refinePlace (0:15:35 mem=2241.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2241.4M) ***


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2241.4M) ***
*** AreaOpt [finish] : cpu/real = 0:00:33.3/0:00:33.3 (1.0), totSession cpu/real = 0:15:36.5/0:16:03.8 (1.0), mem = 2241.4M
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:33, mem=2168.35M, totSessionCpu=0:15:37).
Begin: GigaOpt postEco DRV Optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:37.7/0:16:05.0 (1.0), mem = 2168.3M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12|    12|    -0.04|     2|     4|    -0.00|     0|     0|     0|     0|    -0.26|    -8.73|       0|       0|       0|  42.03|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -8.82|       9|       0|       7|  42.04| 0:00:00.0|  2231.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -8.82|       0|       0|       0|  42.04| 0:00:00.0|  2231.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2231.7M) ***


*** Starting refinePlace (0:15:45 mem=2247.7M) ***
Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
Move report: Detail placement moves 10 insts, mean move: 1.05 um, max move: 2.28 um
	Max move on inst (I_CLOCKING/FE_OFC6804_FE_OFN2192_prst_n): (395.96, 108.68) --> (396.57, 110.35)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:02.0 MEM: 2250.7MB
Summary Report:
Instances move: 10 (out of 47199 movable)
Instances flipped: 0
Mean displacement: 1.05 um
Max displacement: 2.28 um (Instance: I_CLOCKING/FE_OFC6804_FE_OFN2192_prst_n) (395.96, 108.68) -> (396.568, 110.352)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2250.7MB
*** Finished refinePlace (0:15:46 mem=2250.7M) ***
*** maximum move = 2.28 um ***
*** Finished re-routing un-routed nets (2250.7M) ***


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2250.7M) ***
*** DrvOpt [finish] : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:15:47.8/0:16:15.1 (1.0), mem = 2215.6M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.015 -> -0.043 (bump = 0.028)
Begin: GigaOpt nonLegal postEco optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:48.4/0:16:15.7 (1.0), mem = 2215.6M

*info: 92 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1026 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.816 Density 42.04
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      |-0.030|-0.088|
|HEPG                         |-0.030|-0.088|
|All Paths                    |-0.265|-8.816|
+-----------------------------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.030|   -0.265|  -0.088|   -8.816|    42.04%|   0:00:00.0| 2250.7M|test_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|   0.000|   -0.265|   0.000|   -8.728|    42.04%|   0:00:00.0| 2250.7M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2250.7M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2250.7M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
|  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:01.0| 2250.7M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2250.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=2250.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.04

*** Starting refinePlace (0:15:57 mem=2250.7M) ***
Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
Move report: Detail placement moves 10 insts, mean move: 2.26 um, max move: 4.56 um
	Max move on inst (I_BLENDER_0/U1012): (374.53, 486.55) --> (373.31, 483.21)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2259.8MB
Summary Report:
Instances move: 10 (out of 47201 movable)
Instances flipped: 0
Mean displacement: 2.26 um
Max displacement: 4.56 um (Instance: I_BLENDER_0/U1012) (374.528, 486.552) -> (373.312, 483.208)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX1_LVT
Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2259.8MB
*** Finished refinePlace (0:15:58 mem=2259.8M) ***
*** maximum move = 4.56 um ***
*** Finished re-routing un-routed nets (2259.8M) ***


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=2259.8M) ***
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.04
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=2259.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:12.1/0:00:12.1 (1.0), totSession cpu/real = 0:16:00.4/0:16:27.7 (1.0), mem = 2224.7M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -8.730 -> -8.728
Begin: GigaOpt TNS non-legal recovery
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:01.5/0:16:28.8 (1.0), mem = 2224.7M

*info: 92 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1026 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.04
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2259.8M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
|  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2259.8M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2259.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2259.8M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2259.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:16:08.8/0:16:36.1 (1.0), mem = 2224.7M
End: GigaOpt TNS non-legal recovery

Begin: GigaOpt Optimization in post-eco TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 92 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:09.3/0:16:36.6 (1.0), mem = 2224.7M

*info: 92 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1026 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.04
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2259.8M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
|  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2259.8M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2259.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2259.8M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2259.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:16:16.9/0:16:44.2 (1.0), mem = 2224.7M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9085
  Dominating TNS: -8.728

 test_worst_scenario
  Dominating endpoints: 2677
  Dominating TNS: -0.000

Extraction called for design 'ORCA_TOP' of instances=47241 and nets=50882 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2133.121M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2176.79 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2176.79 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49826  numIgnoredNets=0
[NR-eGR] There are 92 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49826 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49826 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.03% V. EstWL: 9.840941e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       142( 0.10%)        80( 0.06%)        55( 0.04%)         3( 0.00%)   ( 0.20%) 
[NR-eGR]      M3  (3)      1141( 0.80%)        70( 0.05%)        18( 0.01%)         0( 0.00%)   ( 0.86%) 
[NR-eGR]      M4  (4)        31( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)       452( 0.31%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]      M6  (6)        98( 0.04%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)       220( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2087( 0.14%)       151( 0.01%)        73( 0.01%)         3( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.53 sec, Real: 1.53 sec, Curr Mem: 2196.89 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2186.89)
Total number of fetched objects 54996
End delay calculation. (MEM=2236.66 CPU=0:00:11.2 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2236.66 CPU=0:00:15.4 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:19.7 real=0:00:19.0 totSessionCpu=0:16:42 mem=2236.7M)
**WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:43, real = 0:10:42, mem = 1793.2M, totSessionCpu=0:16:43 **


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.007  |  0.416  |  0.135  |  0.205  | -0.265  |  0.592  |
|           TNS (ns):| -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14192  |  13945  |   10    |   122   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     40 (40)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.983%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:10:49, real = 0:10:49, mem = 1784.9M, totSessionCpu=0:16:49 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:15:35, real = 0:15:37, mem = 2066.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSC-1138         107  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1750           2  scanReorder is running on autoFlow mode,...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-3555          1  Final critical path includes at least on...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 117 warning(s), 0 error(s)

<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
<CMD> timeDesign -preCTS -prefix place -outDir ../reports/ORCA_TOP.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2066.5M)


------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.007  |  0.416  |  0.135  |  0.205  | -0.265  |  0.592  |
|           TNS (ns):| -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14192  |  13945  |   10    |   122   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario |  0.174  |  0.174  |  0.416  |  0.821  |  1.155  |  0.686  | 14.531  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  5680   |  5507   |    8    |   54    |   115   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.265  | -0.007  |  2.760  |  0.135  |  0.205  | -0.265  |  0.592  |
|                    | -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|                    |   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|                    |  9539   |  9319   |    2    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     40 (40)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.983%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 10.54 sec
Total Real time: 12.0 sec
Total Memory Usage: 2066.707031 Mbytes
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.place.summary.rpt
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt.
<CMD> saveDesign ORCA_TOP_place.innovus
#% Begin save design ... (date=05/28 17:51:03, mem=1671.8M)
% Begin Save ccopt configuration ... (date=05/28 17:51:04, mem=1671.8M)
% End Save ccopt configuration ... (date=05/28 17:51:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1672.0M, current mem=1672.0M)
% Begin Save netlist data ... (date=05/28 17:51:04, mem=1672.0M)
Writing Binary DB to ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 17:51:04, total cpu=0:00:00.2, real=0:00:00.0, peak res=1672.0M, current mem=1672.0M)
Saving congestion map file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 17:51:05, mem=1672.9M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 17:51:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1672.9M, current mem=1672.9M)
% Begin Save clock tree data ... (date=05/28 17:51:06, mem=1672.9M)
% End Save clock tree data ... (date=05/28 17:51:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.9M, current mem=1672.9M)
Saving preference file ORCA_TOP_place.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 17:51:07, mem=1673.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 17:51:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=1673.1M, current mem=1673.1M)
Saving PG file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2066.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/28 17:51:08, mem=1673.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
func_worst_scenario
% End Save placement data ... (date=05/28 17:51:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1673.1M, current mem=1673.1M)
% Begin Save routing data ... (date=05/28 17:51:08, mem=1673.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2066.7M) ***
% End Save routing data ... (date=05/28 17:51:09, total cpu=0:00:00.6, real=0:00:01.0, peak res=1673.4M, current mem=1673.4M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_23_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2077.7M) ***
Saving rc congestion map ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
% Begin Save power constraints data ... (date=05/28 17:51:09, mem=1676.8M)
% End Save power constraints data ... (date=05/28 17:51:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=1676.8M, current mem=1676.8M)
cmin cmax
Generated self-contained design ORCA_TOP_place.innovus.dat.tmp
#% End save design ... (date=05/28 17:51:13, total cpu=0:00:05.6, real=0:00:10.0, peak res=1677.3M, current mem=1677.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          55  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 55 warning(s), 0 error(s)

<CMD> setDesignMode -process 28
##  Process: 28            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> set_ccopt_property update_io_latency false
<CMD> set_ccopt_property routing_top_min_fanout 10000
<CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for nondefault rule CTS_RULE ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (EMS-27):	Message (IMPRM-143) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total 72 vias added to nondefault rule CTS_RULE
Via generation for nondefault rule CTS_RULE completed.
Via generation completed successfully.
<CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
<CMD> set_ccopt_property -net_type top route_type top_type
<CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
<CMD> set_ccopt_property -net_type trunk route_type trunk_type
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.cts.tcl' ...
### End verbose source output for '../scripts/ORCA_TOP.pre.cts.tcl'.
<CMD> ccopt_design
#% Begin ccopt_design (date=05/28 17:51:14, mem=1610.8M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): test_worst_mode func_worst_mode test_best_mode func_best_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ate_clk...
  clock_tree ate_clk contains 5228 sinks and 27 clock gates.
    Found 32 clock convergence points while defining clock tree.
  Extraction for ate_clk complete.
Extracting original clock gating for ate_clk done.
Extracting original clock gating for SYS_2x_CLK...
  clock_tree SYS_2x_CLK contains 205 sinks and 17 clock gates.
  Extraction for SYS_2x_CLK complete.
Extracting original clock gating for SYS_2x_CLK done.
Extracting original clock gating for SDRAM_CLK...
  clock_tree SDRAM_CLK contains 2926 sinks and 3 clock gates.
    Found 32 clock convergence points while defining clock tree.
  Extraction for SDRAM_CLK complete.
Extracting original clock gating for SDRAM_CLK done.
Extracting original clock gating for PCI_CLK...
  clock_tree PCI_CLK contains 394 sinks and 2 clock gates.
  Extraction for PCI_CLK complete.
Extracting original clock gating for PCI_CLK done.
Extracting original clock gating for SYS_CLK...
  clock_tree SYS_CLK contains 1724 sinks and 5 clock gates.
  Extraction for SYS_CLK complete.
Extracting original clock gating for SYS_CLK done.
Found 1 generator input for clock tree SYS_CLK.
The skew group PCI_CLK/test_worst_mode was created. It contains 394 sinks and 1 sources.
The skew group SDRAM_CLK/test_worst_mode was created. It contains 2894 sinks and 1 sources.
The skew group SYS_2x_CLK/test_worst_mode was created. It contains 1928 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/test_worst_mode. Skew group now contains 1 ignore pin.
The skew group SYS_CLK/test_worst_mode was created. It contains 1724 sinks and 1 sources.
The skew group ate_clk/test_worst_mode was created. It contains 5196 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group ate_clk/test_worst_mode. Skew group now contains 1 ignore pin.
The skew group PCI_CLK/func_worst_mode was created. It contains 394 sinks and 1 sources.
The skew group SDRAM_CLK/func_worst_mode was created. It contains 2894 sinks and 1 sources.
The skew group SYS_2x_CLK/func_worst_mode was created. It contains 1928 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/func_worst_mode. Skew group now contains 1 ignore pin.
The skew group SYS_CLK/func_worst_mode was created. It contains 1724 sinks and 1 sources.
The skew group PCI_CLK/test_best_mode was created. It contains 394 sinks and 1 sources.
The skew group SDRAM_CLK/test_best_mode was created. It contains 2894 sinks and 1 sources.
The skew group SYS_2x_CLK/test_best_mode was created. It contains 1928 sinks and 1 sources.
The skew group SYS_CLK/test_best_mode was created. It contains 1724 sinks and 1 sources.
The skew group ate_clk/test_best_mode was created. It contains 5196 sinks and 1 sources.
The skew group PCI_CLK/func_best_mode was created. It contains 394 sinks and 1 sources.
The skew group SDRAM_CLK/func_best_mode was created. It contains 2894 sinks and 1 sources.
The skew group SYS_2x_CLK/func_best_mode was created. It contains 1928 sinks and 1 sources.
The skew group SYS_CLK/func_best_mode was created. It contains 1724 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2075.4M, init mem=2087.1M)
*info: Placed = 47241          (Fixed = 137)
*info: Unplaced = 0           
Placement Density:41.98%(151016/359710)
Placement Density (including fixed std cells):42.08%(151608/360301)
PowerDomain Density <PD_RISC_CORE>:5.44%(6028/110796)
PowerDomain Density <PD_ORCA_TOP>:58.25%(144988/248915)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2075.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
primary_delay_corner: worst_corner (default: )
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.

Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
Clock tree balancer configuration for clock_tree SYS_CLK:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
For power domain PD_RISC_CORE:
  Buffers:     
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
For power domain PD_ORCA_TOP:
  Buffers:     
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.489ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2999.659um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.241ns, speed=869.880um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3164.835um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.242ns, speed=938.798um per ns, cellArea=16.128um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.211ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5919.283um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6134.185um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}

Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
For power domain PD_RISC_CORE:
  Buffers:     
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
For power domain PD_ORCA_TOP:
  Buffers:     
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.489ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2999.659um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.241ns, speed=869.880um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3164.835um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.242ns, speed=938.798um per ns, cellArea=16.128um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.211ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5919.283um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6134.185um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------------------------------------------------------
Cell          Instance count    Source         Eligible library cells
------------------------------------------------------------------------------------------------------------------
AO21X1_HVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO21X2_HVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
LSUPX1_HVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
------------------------------------------------------------------------------------------------------------------


Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group PCI_CLK/func_worst_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group PCI_CLK/test_best_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group PCI_CLK/test_worst_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_worst_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SDRAM_CLK/test_best_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SDRAM_CLK/test_worst_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1928
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1734
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/test_best_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1928
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/test_worst_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1734
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
  Sources:                     pin ate_clk
  Total number of sinks:       5196
  Delay constrained sinks:     5162
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
  Sources:                     pin ate_clk
  Total number of sinks:       5196
  Delay constrained sinks:     4968
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0        94      [min=2, max=939, avg=202, sd=223, total=18985]
   0          1        15      [min=3, max=1497, avg=215, sd=462, total=3221]
   0          2         7      [min=19, max=230, avg=130, sd=93, total=912]
-----------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer      Via Cell     Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2      VIA12SQ_C    0.500    0.019    0.010    false
M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
M8-M9      VIA89_C      0.100    0.046    0.005    false
M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_RULE):

-----------------------------------------------------------------------------
Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
Range                                 (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------------------
M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
-----------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
**WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.

dont_touch hnet fanout counts:

------------------------------------------------------
Min fanout    Max fanout    Number of dont_touch hnets
------------------------------------------------------
      1            10                   1
     11           100                   0
    101          1000                   0
   1001         10000                   0
  10001           +                     0
------------------------------------------------------

Top dont_touch hnets by fanout:

----------------------------
HNet name          Fanout ()
----------------------------
I_RISC_CORE/clk        1
----------------------------


Validating CTS configuration done. (took cpu=0:00:03.4 real=0:00:03.4)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.9 real=0:00:03.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.9 real=0:00:03.9)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 5228 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 5228 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode
The skew group PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2156.72 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2156.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49826  numIgnoredNets=0
[NR-eGR] There are 116 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49826 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49826 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.03% V. EstWL: 9.840941e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       142( 0.10%)        80( 0.06%)        55( 0.04%)         3( 0.00%)   ( 0.20%) 
[NR-eGR]      M3  (3)      1141( 0.80%)        70( 0.05%)        18( 0.01%)         0( 0.00%)   ( 0.86%) 
[NR-eGR]      M4  (4)        32( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)       438( 0.31%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]      M6  (6)        97( 0.04%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)       224( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2077( 0.14%)       151( 0.01%)        73( 0.01%)         3( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181690
[NR-eGR]     M2  (2V) length: 2.798141e+05um, number of vias: 246934
[NR-eGR]     M3  (3H) length: 3.176781e+05um, number of vias: 78170
[NR-eGR]     M4  (4V) length: 1.637717e+05um, number of vias: 19393
[NR-eGR]     M5  (5H) length: 1.101855e+05um, number of vias: 6106
[NR-eGR]     M6  (6V) length: 9.435659e+04um, number of vias: 2906
[NR-eGR]     M7  (7H) length: 5.504551e+04um, number of vias: 444
[NR-eGR]     M8  (8V) length: 9.601888e+03um, number of vias: 188
[NR-eGR]     M9  (9H) length: 6.209491e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.036663e+06um, number of vias: 535831
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.212520e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.64 sec, Real: 2.64 sec, Curr Mem: 2078.72 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.8 real=0:00:02.8)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.

Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
primary_delay_corner: worst_corner (default: )
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
Clock tree balancer configuration for clock_tree SYS_CLK:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
For power domain PD_RISC_CORE:
  Buffers:     
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
For power domain PD_ORCA_TOP:
  Buffers:     
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.489ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.211ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}

Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
For power domain PD_RISC_CORE:
  Buffers:     
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
For power domain PD_ORCA_TOP:
  Buffers:     
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.489ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.211ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------------------------------------------------------
Cell          Instance count    Source         Eligible library cells
------------------------------------------------------------------------------------------------------------------
AO21X1_HVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO21X2_HVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
LSUPX1_HVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
------------------------------------------------------------------------------------------------------------------


Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1928
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1734
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
  Sources:                     pin ate_clk
  Total number of sinks:       5196
  Delay constrained sinks:     5162
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
  Sources:                     pin ate_clk
  Total number of sinks:       5196
  Delay constrained sinks:     4968
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.489ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0        94      [min=2, max=939, avg=202, sd=223, total=18985]
   0          1        15      [min=3, max=1497, avg=215, sd=462, total=3221]
   0          2         7      [min=19, max=230, avg=130, sd=93, total=912]
-----------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer      Via Cell     Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2      VIA12SQ      0.500    0.021    0.011    false
M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
M8-M9      VIA89_C      0.100    0.046    0.005    false
M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_RULE):

-----------------------------------------------------------------------------
Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
Range                                 (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------------------
M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
-----------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
**WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.

dont_touch hnet fanout counts:

------------------------------------------------------
Min fanout    Max fanout    Number of dont_touch hnets
------------------------------------------------------
      1            10                   1
     11           100                   0
    101          1000                   0
   1001         10000                   0
  10001           +                     0
------------------------------------------------------

Top dont_touch hnets by fanout:

----------------------------
HNet name          Fanout ()
----------------------------
I_RISC_CORE/clk        1
----------------------------


Validating CTS configuration done. (took cpu=0:00:03.1 real=0:00:03.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.2 real=0:00:09.2)
Synthesizing clock trees...
  Preparing To Balance...

  Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
  Original list had 6 cells:
  CGLNPRX8_LVT CGLNPRX8_RVT CGLNPRX2_LVT CGLNPRX2_RVT CGLNPRX8_HVT CGLNPRX2_HVT 
  New trimmed list has 2 cells:
  CGLNPRX8_LVT CGLNPRX2_LVT 
  Library trimming clock gates in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 6 cells
  Original list had 6 cells:
  CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX8_HVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX2_HVT 
  New trimmed list has 3 cells:
  CGLPPRX8_LVT CGLPPRX2_LVT CGLPPRX2_HVT 
  Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
  Original list had 6 cells:
  CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX8_HVT CGLPPRX2_HVT 
  New trimmed list has 2 cells:
  CGLPPRX8_LVT CGLPPRX2_LVT 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=2, icg=31, nicg=0, l=37, total=70
      cell areas       : b=0.000um^2, i=3.558um^2, icg=204.078um^2, nicg=0.000um^2, l=99.370um^2, total=307.006um^2
      hp wire lengths  : top=0.000um, trunk=288.648um, leaf=21620.404um, total=21909.052um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVX2_LVT: 1 INVX4_HVT: 1 
       ICGs: CGLPPRX8_LVT: 12 CGLPPRX2_LVT: 10 CGLNPRX2_LVT: 9 
     Logics: AO21X2_HVT: 3 LSUPX1_HVT: 1 AO21X1_HVT: 1 AO22X1_HVT: 32 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             31
    Globally unique enables                       29
    Potentially mergeable clock gates              2
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  27
    UndrivenEnablePins               4
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                             37
    Globally unique logic expressions              37
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  37
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=2, icg=31, nicg=0, l=37, total=70
      cell areas       : b=0.000um^2, i=23.381um^2, icg=233.050um^2, nicg=0.000um^2, l=111.823um^2, total=368.255um^2
      hp wire lengths  : top=0.000um, trunk=288.648um, leaf=21620.404um, total=21909.052um
    Clock DAG library cell distribution before clustering {count}:
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 22 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree ate_clk...
        Clock tree timing engine global stage delay update for worst_corner:setup.late...
        Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (EMS-42):	Message (IMPESI-3194) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPESI-3199) has been suppressed from output.
    Clustering clock_tree ate_clk done.
    Clustering clock_tree SYS_2x_CLK...
      Clustering clock_tree SYS_CLK...
      Clustering clock_tree SYS_CLK done.
    Clustering clock_tree SYS_2x_CLK done.
    Clustering clock_tree SDRAM_CLK...
    Clustering clock_tree SDRAM_CLK done.
    Clustering clock_tree PCI_CLK...
    Clustering clock_tree PCI_CLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
      cell areas       : b=0.000um^2, i=1890.323um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=2215.373um^2
      hp wire lengths  : top=0.000um, trunk=7440.704um, leaf=44607.324um, total=52048.028um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: IBUFFX32_RVT: 160 IBUFFX16_LVT: 3 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
    Bottom-up phase done. (took cpu=0:00:05.0 real=0:00:05.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.

*** Starting refinePlace (0:17:33 mem=2170.4M) ***
Total net bbox length = 9.677e+05 (4.612e+05 5.065e+05) (ext = 5.582e+04)
Move report: Detail placement moves 1188 insts, mean move: 8.72 um, max move: 150.18 um
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U55): (803.02, 757.42) --> (714.70, 695.55)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2170.4MB
Summary Report:
Instances move: 1189 (out of 47321 movable)
Instances flipped: 0
Mean displacement: 8.71 um
Max displacement: 150.18 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U55) (803.016, 757.416) -> (714.704, 695.552)
	Length: 46 sites, height: 1 rows, site name: unit, cell type: IBUFFX32_RVT
Total net bbox length = 9.684e+05 (4.627e+05 5.057e+05) (ext = 5.320e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2170.4MB
*** Finished refinePlace (0:17:36 mem=2170.4M) ***
    Moved 366, flipped 150 and cell swapped 0 of 5425 clock instance(s) during refinement.
    The largest move was 150 microns for I_SDRAM_TOP/I_SDRAM_IF/U55.

    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.6 real=0:00:04.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.

    Clock tree timing engine global stage delay update for worst_corner:setup.late...
    Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [0.152,15.1544)            49
    [15.1544,30.1568)          12
    [30.1568,45.1592)           6
    [45.1592,60.1616)           6
    [60.1616,75.164)            5
    [75.164,90.1664)           10
    [90.1664,105.169)          20
    [105.169,120.171)          14
    [120.171,135.174)          11
    [135.174,150.176)          14
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------
       150.176       (803.016,757.416)    (714.704,695.552)    U55 (a lib_cell IBUFFX32_RVT) at (714.704,695.552), in power domain PD_ORCA_TOP
       148.656       (803.016,757.416)    (734.616,677.160)    CTS_ccl_inv_00181 (a lib_cell IBUFFX32_RVT) at (734.616,677.160), in power domain PD_ORCA_TOP
       148.352       (803.016,757.416)    (724.888,687.192)    CTS_ccl_inv_00176 (a lib_cell IBUFFX32_RVT) at (724.888,687.192), in power domain PD_ORCA_TOP
       146.832       (803.016,757.416)    (714.704,698.896)    CTS_ccl_inv_00171 (a lib_cell IBUFFX32_RVT) at (714.704,698.896), in power domain PD_ORCA_TOP
       145.464       (803.016,757.416)    (659.224,755.744)    CTS_ccl_inv_00166 (a lib_cell IBUFFX32_RVT) at (659.224,755.744), in power domain PD_ORCA_TOP
       145.312       (803.016,757.416)    (734.616,680.504)    CTS_ccl_inv_00161 (a lib_cell IBUFFX32_RVT) at (734.616,680.504), in power domain PD_ORCA_TOP
       143.488       (803.016,757.416)    (714.704,702.240)    CTS_ccl_inv_00156 (a lib_cell IBUFFX32_RVT) at (714.704,702.240), in power domain PD_ORCA_TOP
       142.272       (803.016,757.416)    (734.312,683.848)    CTS_ccl_inv_00151 (a lib_cell IBUFFX32_RVT) at (734.312,683.848), in power domain PD_ORCA_TOP
       140.144       (803.016,757.416)    (714.704,705.584)    CTS_ccl_inv_00146 (a lib_cell IBUFFX32_RVT) at (714.704,705.584), in power domain PD_ORCA_TOP
       139.232       (803.016,757.416)    (744.040,677.160)    CTS_ccl_inv_00141 (a lib_cell IBUFFX32_RVT) at (744.040,677.160), in power domain PD_ORCA_TOP
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:06.0 real=0:00:06.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
      cell areas       : b=0.000um^2, i=1890.323um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=2215.373um^2
      cell capacitance : b=0.000fF, i=222.704fF, icg=21.923fF, nicg=0.000fF, l=32.721fF, total=277.348fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1562.497fF, leaf=5164.305fF, total=6726.802fF
      wire lengths     : top=0.000um, trunk=15865.308um, leaf=56653.182um, total=72518.490um
      hp wire lengths  : top=0.000um, trunk=13908.456um, leaf=42090.356um, total=55998.812um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=32, worst=[0.356ns, 0.322ns, 0.274ns, 0.242ns, 0.232ns, 0.224ns, 0.221ns, 0.215ns, 0.208ns, 0.206ns, ...]} avg=0.190ns sd=0.056ns sum=6.095ns
      Capacitance          : {count=3, worst=[4.463fF, 2.592fF, 0.019fF]} avg=2.358fF sd=2.232fF sum=7.074fF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.136ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=100 avg=0.210ns sd=0.197ns min=0.000ns max=0.656ns {68 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 5 <= 0.450ns, 27 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.116ns sd=0.000ns min=0.116ns max=0.116ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.040ns min=0.050ns max=0.270ns {91 <= 0.180ns, 5 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: IBUFFX32_RVT: 160 IBUFFX16_LVT: 3 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
    Primary reporting skew groups after 'Clustering':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.753, max=2.156, avg=2.026, sd=0.288], skew [1.403 vs 0.489*], 89% {1.822, 2.156} (wid=0.073 ws=0.070) (gid=2.132 gs=1.381)
    Skew group summary after 'Clustering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.456, max=1.333, avg=1.306, sd=0.126], skew [0.877 vs 0.489*], 98% {0.890, 1.333} (wid=0.015 ws=0.012) (gid=1.318 gs=0.864)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.457, max=1.784, avg=1.729, sd=0.111], skew [1.326 vs 0.489*], 99.7% {1.364, 1.784} (wid=0.055 ws=0.052) (gid=1.772 gs=1.317)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.753, max=2.156, avg=2.026, sd=0.288], skew [1.403 vs 0.489*], 89% {1.822, 2.156} (wid=0.073 ws=0.070) (gid=2.132 gs=1.381)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.753, max=2.156, avg=2.109, sd=0.153], skew [1.403 vs 0.489*], 99% {1.822, 2.156} (wid=0.073 ws=0.070) (gid=2.132 gs=1.381)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.244, max=2.223, avg=2.085, sd=0.175], skew [0.979 vs 0.489*], 88.5% {1.739, 2.223} (wid=0.073 ws=0.070) (gid=2.198 gs=0.957)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.244, max=2.223, avg=2.102, sd=0.154], skew [0.979 vs 0.489*], 91.9% {1.739, 2.223} (wid=0.073 ws=0.070) (gid=2.198 gs=0.957)
    Legalizer API calls during this step: 3702 succeeded with high effort: 3702 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:11.3 real=0:00:11.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       236 (unrouted=236, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 236 nets for routing of which 236 have one or more fixed wires.
(ccopt eGR): Start to route 236 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2168.27 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49946  numIgnoredNets=49710
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 236 clock nets ( 236 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 118 
[NR-eGR] Rule id: 1  Nets: 118 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 118 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.718147e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 13 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 118 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.08% H + 0.15% V. EstWL: 7.470162e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 56 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 13 net(s) in layer range [5, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.684512e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 2 nets and layer range [5, 10]
[NR-eGR] Layer group 4: route 56 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.790062e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 52 nets and layer range [3, 8]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [5, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.906600e+04um
[NR-eGR] 
[NR-eGR] Layer group 6: route 52 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.05% H + 0.00% V. EstWL: 1.176586e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 51 nets and layer range [3, 10]
[NR-eGR] Layer group 7: route 51 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 1.352631e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 12 nets and layer range [2, 10]
[NR-eGR] Layer group 8: route 12 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.416117e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        41( 0.03%)   ( 0.03%) 
[NR-eGR]      M6  (6)        46( 0.02%)   ( 0.02%) 
[NR-eGR]      M7  (7)       102( 0.05%)   ( 0.05%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              195( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181459
[NR-eGR]     M2  (2V) length: 2.724122e+05um, number of vias: 243611
[NR-eGR]     M3  (3H) length: 3.226204e+05um, number of vias: 79647
[NR-eGR]     M4  (4V) length: 1.921671e+05um, number of vias: 19749
[NR-eGR]     M5  (5H) length: 1.125352e+05um, number of vias: 6399
[NR-eGR]     M6  (6V) length: 9.547431e+04um, number of vias: 2900
[NR-eGR]     M7  (7H) length: 5.499368e+04um, number of vias: 442
[NR-eGR]     M8  (8V) length: 8.303660e+03um, number of vias: 180
[NR-eGR]     M9  (9H) length: 5.911267e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.064418e+06um, number of vias: 534387
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.402425e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5691
[NR-eGR]     M2  (2V) length: 3.343840e+03um, number of vias: 6349
[NR-eGR]     M3  (3H) length: 1.735202e+04um, number of vias: 4694
[NR-eGR]     M4  (4V) length: 3.375848e+04um, number of vias: 619
[NR-eGR]     M5  (5H) length: 8.109655e+03um, number of vias: 460
[NR-eGR]     M6  (6V) length: 9.434709e+03um, number of vias: 99
[NR-eGR]     M7  (7H) length: 1.914744e+03um, number of vias: 44
[NR-eGR]     M8  (8V) length: 1.108080e+02um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.402425e+04um, number of vias: 17956
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.402425e+04um, number of vias: 17956
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.01 sec, Real: 4.02 sec, Curr Mem: 2115.27 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/.rgfToABlS
      Early Global Route - eGR->NR step done. (took cpu=0:00:04.2 real=0:00:04.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       236 (unrouted=0, trialRouted=0, noStatus=0, routed=236, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2138.14 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2138.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 236  Num Prerouted Wires = 20320
[NR-eGR] Read numTotalNets=49946  numIgnoredNets=236
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Nets: 49710 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49710 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.20% H + 0.04% V. EstWL: 9.951159e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       136( 0.10%)        93( 0.07%)        56( 0.04%)         2( 0.00%)   ( 0.20%) 
[NR-eGR]      M3  (3)      1417( 0.99%)       126( 0.09%)        18( 0.01%)         0( 0.00%)   ( 1.09%) 
[NR-eGR]      M4  (4)        43( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       458( 0.32%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.32%) 
[NR-eGR]      M6  (6)       138( 0.06%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M7  (7)       206( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M8  (8)         9( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2407( 0.17%)       223( 0.02%)        74( 0.01%)         2( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.13% H + 0.01% V
Early Global Route congestion estimation runtime: 1.64 seconds, mem = 2158.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181927
[NR-eGR]     M2  (2V) length: 2.895423e+05um, number of vias: 244497
[NR-eGR]     M3  (3H) length: 3.379443e+05um, number of vias: 79881
[NR-eGR]     M4  (4V) length: 1.961111e+05um, number of vias: 20085
[NR-eGR]     M5  (5H) length: 1.160641e+05um, number of vias: 6680
[NR-eGR]     M6  (6V) length: 1.021179e+05um, number of vias: 3016
[NR-eGR]     M7  (7H) length: 6.259976e+04um, number of vias: 472
[NR-eGR]     M8  (8V) length: 1.009839e+04um, number of vias: 180
[NR-eGR]     M9  (9H) length: 6.172553e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.120650e+06um, number of vias: 536738
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.26 seconds, mem = 2123.2M
End of congRepair (cpu=0:00:03.0, real=0:00:03.0)
    Congestion Repair done. (took cpu=0:00:03.0 real=0:00:03.0)
  CCOpt: Starting congestion repair using flow wrapper done.

  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:08.2 real=0:00:08.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47361 and nets=53404 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2134.906M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
    cell areas       : b=0.000um^2, i=1890.323um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=2215.373um^2
    cell capacitance : b=0.000fF, i=222.704fF, icg=21.923fF, nicg=0.000fF, l=32.721fF, total=277.348fF
    sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=1578.904fF, leaf=5216.370fF, total=6795.274fF
    wire lengths     : top=0.000um, trunk=15865.308um, leaf=56653.182um, total=72518.490um
    hp wire lengths  : top=0.000um, trunk=13908.456um, leaf=42090.356um, total=55998.812um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=32, worst=[0.365ns, 0.330ns, 0.279ns, 0.249ns, 0.235ns, 0.230ns, 0.224ns, 0.218ns, 0.212ns, 0.212ns, ...]} avg=0.194ns sd=0.058ns sum=6.217ns
    Capacitance          : {count=3, worst=[4.934fF, 3.045fF, 0.270fF]} avg=2.750fF sd=2.346fF sum=8.249fF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
    Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
    Trunk : target=0.300ns count=100 avg=0.211ns sd=0.199ns min=0.000ns max=0.665ns {68 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 5 <= 0.450ns, 27 > 0.450ns}
    Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
    Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
    Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.040ns min=0.050ns max=0.270ns {89 <= 0.180ns, 7 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: IBUFFX32_RVT: 160 IBUFFX16_LVT: 3 
     ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
  Primary reporting skew groups after clustering cong repair call:
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158, avg=2.026, sd=0.288], skew [1.402 vs 0.489*], 89% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
  Skew group summary after clustering cong repair call:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332, avg=1.305, sd=0.127], skew [0.879 vs 0.489*], 98% {0.893, 1.332} (wid=0.015 ws=0.013) (gid=1.317 gs=0.866)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787, avg=1.730, sd=0.112], skew [1.329 vs 0.489*], 99.7% {1.366, 1.787} (wid=0.055 ws=0.052) (gid=1.775 gs=1.320)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158, avg=2.026, sd=0.288], skew [1.402 vs 0.489*], 89% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158, avg=2.110, sd=0.153], skew [1.402 vs 0.489*], 99% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
    skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225, avg=2.086, sd=0.175], skew [0.980 vs 0.489*], 88.5% {1.742, 2.225} (wid=0.074 ws=0.071) (gid=2.200 gs=0.958)
    skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225, avg=2.103, sd=0.154], skew [0.980 vs 0.489*], 91.9% {1.742, 2.225} (wid=0.074 ws=0.071) (gid=2.200 gs=0.958)
  CongRepair After Initial Clustering done. (took cpu=0:00:09.9 real=0:00:09.9)
  Stage::Clustering done. (took cpu=0:00:21.2 real=0:00:21.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: .**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13027 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac52c8, uid:A1d28f, a AO22X2_HVT at (803.928,673.816) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_73. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13026 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac5118, uid:A1d28c, a AO22X2_HVT at (803.928,690.536) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_71. CCOpt is unable to appropriately place buffers to fix this violation.
    .**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13023 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac46b0, uid:A1d289, a AO22X2_HVT at (806.208,690.536) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_69. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13032 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac5868, uid:A1d283, a AO22X2_HVT at (798.152,596.904) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_65. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13021 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac4980, uid:A1d280, a AO22X2_HVT at (806.208,693.880) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_63. CCOpt is unable to appropriately place buffers to fix this violation.
.**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13028 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac4428, uid:A1d27d, a AO22X2_HVT at (785.992,606.936) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_61. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13034 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac5238, uid:A1d27a, a AO22X2_HVT at (716.984,705.584) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_59. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13022 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac5a18, uid:A1d277, a AO22X2_HVT at (731.272,687.192) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_57. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13024 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac4470, uid:A1d274, a AO22X2_HVT at (749.360,677.160) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_55. CCOpt is unable to appropriately place buffers to fix this violation.
20% **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13020 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac44b8, uid:A1d271, a AO22X2_HVT at (720.024,708.928) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_53. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13019 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac4620, uid:A1d26e, a AO22X2_HVT at (749.360,680.504) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_51. CCOpt is unable to appropriately place buffers to fix this violation.
.**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13025 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e53e8, uid:A1d265, a AO22X2_HVT at (803.928,693.880) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_45. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13016 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e5820, uid:A1d262, a AO22X2_HVT at (758.784,677.160) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_43. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13017 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e5bc8, uid:A1d25f, a AO22X2_HVT at (740.696,687.192) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_41. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13038 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e4ce0, uid:A1d25c, a AO22X2_HVT at (806.208,673.816) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_39. CCOpt is unable to appropriately place buffers to fix this violation.
..**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13018 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e4f68, uid:A1d250, a AO22X2_HVT at (712.424,683.848) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_31. CCOpt is unable to appropriately place buffers to fix this violation.
40% **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13010 {Ccopt::ClockTree::ClockLogic at 0x7fc30725f1a8, uid:A1d23e, a AO22X2_HVT at (803.928,728.992) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_19. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13011 {Ccopt::ClockTree::ClockLogic at 0x7fc30725e980, uid:A1d23b, a AO22X2_HVT at (767.904,683.848) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_17. CCOpt is unable to appropriately place buffers to fix this violation.
.**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13008 {Ccopt::ClockTree::ClockLogic at 0x7fc30725e8f0, uid:A1d238, a AO22X2_HVT at (803.928,732.336) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_15. CCOpt is unable to appropriately place buffers to fix this violation.
**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13009 {Ccopt::ClockTree::ClockLogic at 0x7fc30725e938, uid:A1d235, a AO22X2_HVT at (777.632,677.160) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_13. CCOpt is unable to appropriately place buffers to fix this violation.
..60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=195, icg=31, nicg=0, l=37, total=263
      cell areas       : b=0.000um^2, i=2015.362um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2337.362um^2
      cell capacitance : b=0.000fF, i=236.941fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=291.618fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1488.511fF, leaf=5230.654fF, total=6719.164fF
      wire lengths     : top=0.000um, trunk=14882.777um, leaf=56813.236um, total=71696.013um
      hp wire lengths  : top=0.000um, trunk=12935.504um, leaf=42096.588um, total=55032.092um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=20, worst=[0.157ns, 0.154ns, 0.148ns, 0.144ns, 0.142ns, 0.135ns, 0.134ns, 0.133ns, 0.008ns, 0.008ns, ...]} avg=0.060ns sd=0.070ns sum=1.201ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=132 avg=0.126ns sd=0.119ns min=0.000ns max=0.457ns {100 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 6 <= 0.450ns, 2 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: IBUFFX32_RVT: 143 IBUFFX16_LVT: 52 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
    Legalizer API calls during this step: 2054 succeeded with high effort: 1572 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 482
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:13.0 real=0:00:13.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: .    ..20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=211, icg=31, nicg=0, l=37, total=279
      cell areas       : b=0.000um^2, i=2121.086um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2443.086um^2
      cell capacitance : b=0.000fF, i=249.234fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=303.912fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1532.767fF, leaf=5230.654fF, total=6763.421fF
      wire lengths     : top=0.000um, trunk=15314.457um, leaf=56813.236um, total=72127.693um
      hp wire lengths  : top=0.000um, trunk=13323.408um, leaf=42096.588um, total=55419.996um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=148 avg=0.111ns sd=0.101ns min=0.000ns max=0.367ns {116 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: IBUFFX32_RVT: 143 IBUFFX16_LVT: 68 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158, avg=2.026, sd=0.288], skew [1.402 vs 0.489*], 89% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332, avg=1.305, sd=0.127], skew [0.879 vs 0.489*], 98% {0.893, 1.332} (wid=0.015 ws=0.013) (gid=1.317 gs=0.866)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787, avg=1.730, sd=0.112], skew [1.329 vs 0.489*], 99.7% {1.366, 1.787} (wid=0.055 ws=0.052) (gid=1.775 gs=1.320)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158, avg=2.026, sd=0.288], skew [1.402 vs 0.489*], 89% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158, avg=2.110, sd=0.153], skew [1.402 vs 0.489*], 99% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225, avg=2.086, sd=0.175], skew [0.980 vs 0.489*], 88.5% {1.742, 2.225} (wid=0.074 ws=0.071) (gid=2.200 gs=0.958)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225, avg=2.103, sd=0.154], skew [0.980 vs 0.489*], 91.9% {1.742, 2.225} (wid=0.074 ws=0.071) (gid=2.200 gs=0.958)
    Legalizer API calls during this step: 2082 succeeded with high effort: 915 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1167
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:11.5 real=0:00:11.5)
  Stage::DRV Fixing done. (took cpu=0:00:24.5 real=0:00:24.5)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=211, icg=31, nicg=0, l=37, total=279
      cell areas       : b=0.000um^2, i=2121.086um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2443.086um^2
      cell capacitance : b=0.000fF, i=249.234fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=303.912fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1532.767fF, leaf=5230.654fF, total=6763.421fF
      wire lengths     : top=0.000um, trunk=15314.457um, leaf=56813.236um, total=72127.693um
      hp wire lengths  : top=0.000um, trunk=13323.408um, leaf=42096.588um, total=55419.996um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=148 avg=0.111ns sd=0.101ns min=0.000ns max=0.367ns {116 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: IBUFFX32_RVT: 143 IBUFFX16_LVT: 68 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Have 81 candidate drivers for removal.
    Removing drivers: ...20% ...40% ...60% ...80% ...100% 
    Removed 24 unconstrained drivers.
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
      cell areas       : b=0.000um^2, i=1742.920um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2064.920um^2
      cell capacitance : b=0.000fF, i=205.049fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=259.727fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1363.908fF, leaf=5233.284fF, total=6597.192fF
      wire lengths     : top=0.000um, trunk=13580.591um, leaf=56819.164um, total=70399.755um
      hp wire lengths  : top=0.000um, trunk=11575.560um, leaf=42095.828um, total=53671.388um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=100 avg=0.142ns sd=0.111ns min=0.000ns max=0.367ns {68 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: IBUFFX32_RVT: 131 IBUFFX16_LVT: 32 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
    Legalizer API calls during this step: 114 succeeded with high effort: 103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 11
  Removing unconstrained drivers done. (took cpu=0:00:00.3 real=0:00:00.3)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
      cell areas       : b=0.000um^2, i=1742.920um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2064.920um^2
      cell capacitance : b=0.000fF, i=205.049fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=259.727fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1363.908fF, leaf=5233.284fF, total=6597.192fF
      wire lengths     : top=0.000um, trunk=13580.591um, leaf=56819.164um, total=70399.755um
      hp wire lengths  : top=0.000um, trunk=11575.560um, leaf=42095.828um, total=53671.388um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=100 avg=0.142ns sd=0.111ns min=0.000ns max=0.367ns {68 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: IBUFFX32_RVT: 131 IBUFFX16_LVT: 32 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
    Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
      cell areas       : b=0.000um^2, i=1707.848um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2029.848um^2
      cell capacitance : b=0.000fF, i=200.918fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=255.595fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1360.713fF, leaf=5233.284fF, total=6593.997fF
      wire lengths     : top=0.000um, trunk=13551.407um, leaf=56819.164um, total=70370.571um
      hp wire lengths  : top=0.000um, trunk=11526.920um, leaf=42095.828um, total=53622.748um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.178ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=97 avg=0.145ns sd=0.111ns min=0.000ns max=0.367ns {65 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: IBUFFX32_RVT: 128 IBUFFX16_LVT: 32 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
    Skew group summary after 'Removing longest path buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.843, max=1.824], skew [0.981 vs 0.489*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.843, max=1.824], skew [0.981 vs 0.489*]
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
      cell areas       : b=0.000um^2, i=1667.185um^2, icg=201.028um^2, nicg=0.000um^2, l=108.011um^2, total=1976.224um^2
      cell capacitance : b=0.000fF, i=196.048fF, icg=21.876fF, nicg=0.000fF, l=32.811fF, total=250.735fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1335.401fF, leaf=5233.144fF, total=6568.545fF
      wire lengths     : top=0.000um, trunk=13313.070um, leaf=56822.960um, total=70136.030um
      hp wire lengths  : top=0.000um, trunk=11426.448um, leaf=42099.780um, total=53526.228um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=3 avg=0.094ns sd=0.031ns min=0.059ns max=0.112ns {1 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.144ns sd=0.026ns min=0.119ns max=0.178ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=97 avg=0.143ns sd=0.112ns min=0.000ns max=0.367ns {65 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: IBUFFX32_RVT: 120 IBUFFX16_LVT: 40 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO21X1_LVT: 3 AO22X2_HVT: 20 AO22X1_HVT: 12 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801, avg=1.721, sd=0.174], skew [1.045 vs 0.489*], 90.7% {1.326, 1.801} (wid=0.073 ws=0.070) (gid=1.782 gs=1.028)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.450, max=1.126, avg=1.106, sd=0.096], skew [0.676 vs 0.489*], 98% {0.882, 1.126} (wid=0.015 ws=0.012) (gid=1.114 gs=0.666)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.501, avg=1.476, sd=0.081], skew [1.044 vs 0.489*], 99.7% {1.207, 1.501} (wid=0.055 ws=0.052) (gid=1.489 gs=1.033)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801, avg=1.721, sd=0.174], skew [1.045 vs 0.489*], 90.7% {1.326, 1.801} (wid=0.073 ws=0.070) (gid=1.782 gs=1.028)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=1.801, avg=1.770, sd=0.099], skew [1.045 vs 0.489*], 99% {1.654, 1.801} (wid=0.073 ws=0.070) (gid=1.782 gs=1.028)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.843, max=1.481, avg=1.420, sd=0.113], skew [0.638 vs 0.489*], 99.8% {1.094, 1.481} (wid=0.074 ws=0.070) (gid=1.467 gs=0.628)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.843, max=1.481, avg=1.427, sd=0.110], skew [0.638 vs 0.489*], 99.8% {1.094, 1.481} (wid=0.074 ws=0.070) (gid=1.467 gs=0.628)
    Legalizer API calls during this step: 1652 succeeded with high effort: 1652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:13.8 real=0:00:13.8)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:14.7 real=0:00:14.6)
  CCOpt::Phase::Construction done. (took cpu=0:01:00 real=0:01:00)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
      cell areas       : b=0.000um^2, i=1667.185um^2, icg=201.028um^2, nicg=0.000um^2, l=108.011um^2, total=1976.224um^2
      cell capacitance : b=0.000fF, i=196.048fF, icg=21.876fF, nicg=0.000fF, l=32.811fF, total=250.735fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1323.208fF, leaf=5233.144fF, total=6556.352fF
      wire lengths     : top=0.000um, trunk=13189.799um, leaf=56822.960um, total=70012.759um
      hp wire lengths  : top=0.000um, trunk=11299.224um, leaf=42099.780um, total=53399.004um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=3 avg=0.094ns sd=0.031ns min=0.059ns max=0.112ns {1 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.142ns sd=0.028ns min=0.115ns max=0.178ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=97 avg=0.143ns sd=0.112ns min=0.000ns max=0.367ns {65 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: IBUFFX32_RVT: 120 IBUFFX16_LVT: 40 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO21X1_LVT: 3 AO22X2_HVT: 20 AO22X1_HVT: 12 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
    Skew group summary after 'Improving clock tree routing':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.450, max=1.126], skew [0.676 vs 0.489*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.501], skew [1.044 vs 0.489*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.843, max=1.481], skew [0.638 vs 0.489*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.843, max=1.481], skew [0.638 vs 0.489*]
    Legalizer API calls during this step: 75 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: ...    20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
      cell areas       : b=0.000um^2, i=1607.715um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1909.892um^2
      cell capacitance : b=0.000fF, i=189.053fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=243.576fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1323.168fF, leaf=5232.517fF, total=6555.685fF
      wire lengths     : top=0.000um, trunk=13193.447um, leaf=56815.968um, total=70009.415um
      hp wire lengths  : top=0.000um, trunk=11299.224um, leaf=42099.780um, total=53399.004um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.148ns sd=0.028ns min=0.115ns max=0.178ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=98 avg=0.128ns sd=0.092ns min=0.000ns max=0.344ns {66 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.042ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: IBUFFX32_RVT: 109 IBUFFX16_LVT: 50 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.450, max=1.126], skew [0.676 vs 0.489*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.501], skew [1.043 vs 0.489*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.843, max=1.480], skew [0.637 vs 0.489*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.843, max=1.480], skew [0.637 vs 0.489*]
    Legalizer API calls during this step: 540 succeeded with high effort: 540 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.5 real=0:00:01.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
      cell areas       : b=0.000um^2, i=1607.715um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1909.892um^2
      cell capacitance : b=0.000fF, i=189.053fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=243.576fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1567.003fF, leaf=5424.102fF, total=6991.104fF
      wire lengths     : top=0.000um, trunk=15704.789um, leaf=58919.951um, total=74624.740um
      hp wire lengths  : top=0.000um, trunk=13813.304um, leaf=44205.132um, total=58018.436um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=98 avg=0.130ns sd=0.091ns min=0.000ns max=0.344ns {66 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: IBUFFX32_RVT: 109 IBUFFX16_LVT: 50 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.867, max=1.801, avg=1.745, sd=0.116], skew [0.934 vs 0.489*], 99.2% {1.323, 1.801} (wid=0.073 ws=0.069) (gid=1.782 gs=0.955)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.591, max=1.126, avg=1.109, sd=0.077], skew [0.536 vs 0.489*], 98% {0.888, 1.126} (wid=0.059 ws=0.054) (gid=1.114 gs=0.582)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.712, max=1.501, avg=1.472, sd=0.086], skew [0.789 vs 0.489*], 99.7% {1.154, 1.501} (wid=0.141 ws=0.134) (gid=1.488 gs=0.917)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.867, max=1.801, avg=1.745, sd=0.116], skew [0.934 vs 0.489*], 99.2% {1.323, 1.801} (wid=0.073 ws=0.069) (gid=1.782 gs=0.955)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.867, max=1.801, avg=1.770, sd=0.093], skew [0.934 vs 0.489*], 99.1% {1.323, 1.801} (wid=0.073 ws=0.069) (gid=1.782 gs=0.955)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.870, max=1.480, avg=1.424, sd=0.113], skew [0.610 vs 0.489*], 99.7% {1.097, 1.480} (wid=0.075 ws=0.070) (gid=1.466 gs=0.603)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.870, max=1.480, avg=1.426, sd=0.115], skew [0.610 vs 0.489*], 99.7% {1.097, 1.480} (wid=0.075 ws=0.070) (gid=1.466 gs=0.603)
    Legalizer API calls during this step: 815 succeeded with high effort: 809 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 6
  Reducing clock tree power 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Reducing Power done. (took cpu=0:00:03.3 real=0:00:03.4)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 121 fragments, 130 fraglets and 97 vertices; 303 variables and 888 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.9 real=0:00:00.9)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 1.591ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 235 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
          cell areas       : b=0.000um^2, i=1607.715um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1909.892um^2
          cell capacitance : b=0.000fF, i=189.053fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=243.576fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1567.003fF, leaf=5424.102fF, total=6991.104fF
          wire lengths     : top=0.000um, trunk=15704.789um, leaf=58919.951um, total=74624.740um
          hp wire lengths  : top=0.000um, trunk=13813.304um, leaf=44205.132um, total=58018.436um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=98 avg=0.130ns sd=0.091ns min=0.000ns max=0.344ns {66 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: IBUFFX32_RVT: 109 IBUFFX16_LVT: 50 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
          cell areas       : b=0.000um^2, i=1597.549um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1899.726um^2
          cell capacitance : b=0.000fF, i=187.836fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=242.359fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1566.765fF, leaf=5423.886fF, total=6990.651fF
          wire lengths     : top=0.000um, trunk=15702.357um, leaf=58917.519um, total=74619.876um
          hp wire lengths  : top=0.000um, trunk=13813.304um, leaf=44205.132um, total=58018.436um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=98 avg=0.130ns sd=0.091ns min=0.000ns max=0.344ns {66 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 52 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
        Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
          cell areas       : b=0.000um^2, i=1690.058um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1992.235um^2
          cell capacitance : b=0.000fF, i=198.592fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=253.115fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1844.531fF, leaf=5423.886fF, total=7268.418fF
          wire lengths     : top=0.000um, trunk=18462.525um, leaf=58917.519um, total=77380.044um
          hp wire lengths  : top=0.000um, trunk=16569.824um, leaf=44205.132um, total=60774.956um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 66 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
          cell areas       : b=0.000um^2, i=1690.058um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1992.235um^2
          cell capacitance : b=0.000fF, i=198.592fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=253.115fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1844.531fF, leaf=5423.886fF, total=7268.418fF
          wire lengths     : top=0.000um, trunk=18462.525um, leaf=58917.519um, total=77380.044um
          hp wire lengths  : top=0.000um, trunk=16569.824um, leaf=44205.132um, total=60774.956um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
          Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 66 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
      cell areas       : b=0.000um^2, i=1690.058um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1992.235um^2
      cell capacitance : b=0.000fF, i=198.592fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=253.115fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1844.531fF, leaf=5423.886fF, total=7268.418fF
      wire lengths     : top=0.000um, trunk=18462.525um, leaf=58917.519um, total=77380.044um
      hp wire lengths  : top=0.000um, trunk=16569.824um, leaf=44205.132um, total=60774.956um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 66 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Legalizer API calls during this step: 459 succeeded with high effort: 456 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Approximately balancing fragments step done. (took cpu=0:00:02.5 real=0:00:02.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
    cell areas       : b=0.000um^2, i=1690.058um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1992.235um^2
    cell capacitance : b=0.000fF, i=198.592fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=253.115fF
    sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=1844.531fF, leaf=5423.886fF, total=7268.418fF
    wire lengths     : top=0.000um, trunk=18462.525um, leaf=58917.519um, total=77380.044um
    hp wire lengths  : top=0.000um, trunk=16569.824um, leaf=44205.132um, total=60774.956um
  Clock DAG net violations after Approximately balancing fragments:
    Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
    Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
    Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
    Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 66 IBUFFX4_HVT: 1 
     ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
   Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.311, max=1.801], skew [0.490 vs 0.489*]
  Skew group summary after Approximately balancing fragments:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.770, max=1.119], skew [0.350 vs 0.489]
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.011, max=1.501], skew [0.490 vs 0.489*]
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.311, max=1.801], skew [0.490 vs 0.489*]
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.311, max=1.801], skew [0.490 vs 0.489*]
    skew_group ate_clk/test_best_mode: insertion delay [min=0.750, max=1.480], skew [0.730 vs 0.489*]
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.750, max=1.480], skew [0.730 vs 0.489*]
  Improving fragments clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
      cell areas       : b=0.000um^2, i=1705.306um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2007.483um^2
      cell capacitance : b=0.000fF, i=200.419fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=254.942fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1848.208fF, leaf=5429.276fF, total=7277.483fF
      wire lengths     : top=0.000um, trunk=18498.701um, leaf=58977.255um, total=77475.956um
      hp wire lengths  : top=0.000um, trunk=16606.304um, leaf=44264.412um, total=60870.716um
    Clock DAG net violations after 'Improving fragments clock skew':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 63 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
    Skew group summary after 'Improving fragments clock skew':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.840, max=1.128], skew [0.288 vs 0.489]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.073, max=1.502], skew [0.429 vs 0.489]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.822, max=1.480], skew [0.658 vs 0.489*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.822, max=1.480], skew [0.658 vs 0.489*]
    Legalizer API calls during this step: 314 succeeded with high effort: 313 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Improving fragments clock skew done. (took cpu=0:00:01.7 real=0:00:01.7)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 121 fragments, 130 fraglets and 97 vertices; 303 variables and 888 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
          cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
          cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
          wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
          hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 2:
          cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
          cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
          cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
          wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
          hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 2:
          Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 2:
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 2 {count}:
           Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
      Approximately balancing, wire and cell delays, iteration 2 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
      cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
      wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
      hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
    Skew group summary after 'Approximately balancing step':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.840, max=1.128], skew [0.288 vs 0.489]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.073, max=1.502], skew [0.429 vs 0.489]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.092, max=1.482], skew [0.390 vs 0.489]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.092, max=1.482], skew [0.390 vs 0.489]
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
      cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
      wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
      hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
    Skew group summary after 'Fixing clock tree overload':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.840, max=1.128], skew [0.288 vs 0.489]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.073, max=1.502], skew [0.429 vs 0.489]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.092, max=1.482], skew [0.390 vs 0.489]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.092, max=1.482], skew [0.390 vs 0.489]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
      cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
      wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
      hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802, avg=1.750, sd=0.092], skew [0.487 vs 0.489], 100% {1.315, 1.802} (wid=0.076 ws=0.072) (gid=1.782 gs=0.501)
    Skew group summary after 'Approximately balancing paths':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.840, max=1.128, avg=1.116, sd=0.044], skew [0.288 vs 0.489], 100% {0.840, 1.128} (wid=0.059 ws=0.054) (gid=1.116 gs=0.325)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.073, max=1.502, avg=1.474, sd=0.079], skew [0.429 vs 0.489], 100% {1.073, 1.502} (wid=0.143 ws=0.136) (gid=1.489 gs=0.559)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802, avg=1.750, sd=0.092], skew [0.487 vs 0.489], 100% {1.315, 1.802} (wid=0.076 ws=0.072) (gid=1.782 gs=0.501)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.802, avg=1.776, sd=0.054], skew [0.487 vs 0.489], 100% {1.315, 1.802} (wid=0.076 ws=0.072) (gid=1.782 gs=0.501)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.092, max=1.482, avg=1.447, sd=0.066], skew [0.390 vs 0.489], 100% {1.092, 1.482} (wid=0.075 ws=0.070) (gid=1.468 gs=0.385)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.092, max=1.482, avg=1.449, sd=0.066], skew [0.390 vs 0.489], 100% {1.092, 1.482} (wid=0.075 ws=0.070) (gid=1.468 gs=0.385)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:05.5 real=0:00:05.5)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for worst_corner:setup.late...
    Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Tried: 251 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
      cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
      wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
      hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801], skew [0.486 vs 0.489]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.842, max=1.128], skew [0.286 vs 0.489]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.074, max=1.503], skew [0.430 vs 0.489]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801], skew [0.486 vs 0.489]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.801], skew [0.486 vs 0.489]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.090, max=1.484], skew [0.395 vs 0.489]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.090, max=1.484], skew [0.395 vs 0.489]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.6 real=0:00:00.6)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
      cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
      wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
      hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
    Skew group summary after 'Improving clock skew':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.842, max=1.128, avg=1.116, sd=0.044], skew [0.286 vs 0.489], 100% {0.842, 1.128} (wid=0.059 ws=0.054) (gid=1.116 gs=0.326)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.074, max=1.503, avg=1.475, sd=0.079], skew [0.430 vs 0.489], 100% {1.074, 1.503} (wid=0.143 ws=0.136) (gid=1.491 gs=0.559)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.801, avg=1.775, sd=0.055], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.090, max=1.484, avg=1.447, sd=0.067], skew [0.395 vs 0.489], 100% {1.090, 1.484} (wid=0.075 ws=0.070) (gid=1.471 gs=0.390)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.090, max=1.484, avg=1.449, sd=0.067], skew [0.395 vs 0.489], 100% {1.090, 1.484} (wid=0.075 ws=0.070) (gid=1.471 gs=0.390)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=4040.872fF fall=3765.752fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4036.606fF fall=3762.180fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
      cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1849.122fF, leaf=5429.488fF, total=7278.610fF
      wire lengths     : top=0.000um, trunk=18506.301um, leaf=58979.687um, total=77485.988um
      hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=5 avg=0.105ns sd=0.046ns min=0.059ns max=0.175ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=4 avg=0.152ns sd=0.032ns min=0.115ns max=0.180ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=114 avg=0.119ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.736, max=1.128, avg=1.113, sd=0.059], skew [0.391 vs 0.489], 100% {0.736, 1.128} (wid=0.059 ws=0.054) (gid=1.115 gs=0.437)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.074, max=1.503, avg=1.475, sd=0.079], skew [0.430 vs 0.489], 100% {1.074, 1.503} (wid=0.143 ws=0.136) (gid=1.491 gs=0.559)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.801, avg=1.775, sd=0.055], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.999, max=1.484, avg=1.441, sd=0.077], skew [0.485 vs 0.489], 100% {0.999, 1.484} (wid=0.075 ws=0.071) (gid=1.470 gs=0.475)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.999, max=1.484, avg=1.448, sd=0.068], skew [0.485 vs 0.489], 100% {0.999, 1.484} (wid=0.075 ws=0.071) (gid=1.470 gs=0.475)
    Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.8 real=0:00:01.8)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
      cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1849.122fF, leaf=5429.488fF, total=7278.610fF
      wire lengths     : top=0.000um, trunk=18506.301um, leaf=58979.687um, total=77485.988um
      hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=5 avg=0.105ns sd=0.046ns min=0.059ns max=0.175ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=4 avg=0.152ns sd=0.032ns min=0.115ns max=0.180ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=114 avg=0.119ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
    Skew group summary after 'Improving insertion delay':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.736, max=1.128, avg=1.113, sd=0.059], skew [0.391 vs 0.489], 100% {0.736, 1.128} (wid=0.059 ws=0.054) (gid=1.115 gs=0.437)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.074, max=1.503, avg=1.475, sd=0.079], skew [0.430 vs 0.489], 100% {1.074, 1.503} (wid=0.143 ws=0.136) (gid=1.491 gs=0.559)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.801, avg=1.775, sd=0.055], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.999, max=1.484, avg=1.441, sd=0.077], skew [0.485 vs 0.489], 100% {0.999, 1.484} (wid=0.075 ws=0.071) (gid=1.470 gs=0.475)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.999, max=1.484, avg=1.448, sd=0.068], skew [0.485 vs 0.489], 100% {0.999, 1.484} (wid=0.075 ws=0.071) (gid=1.470 gs=0.475)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=13, resolved=229, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=131, accepted=82
        Max accepted move=463.448um, total accepted move=14621.944um, average move=178.316um
        Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=27, resolved=212, predictFail=26, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=28, ignoredLeafDriver=0, worse=127, accepted=31
        Max accepted move=331.664um, total accepted move=880.232um, average move=28.394um
        Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=36, resolved=194, predictFail=51, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=25, ignoredLeafDriver=0, worse=84, accepted=34
        Max accepted move=424.536um, total accepted move=770.336um, average move=22.656um
        Legalizer API calls during this step: 558 succeeded with high effort: 555 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
      Move For Wirelength - core done. (took cpu=0:00:04.8 real=0:00:04.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 105 succeeded with high effort: 105 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=28, resolved=18, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=10, accepted=1
        Max accepted move=5.016um, total accepted move=5.016um, average move=5.016um
        Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=23, resolved=10, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 470 succeeded with high effort: 470 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.5 real=0:00:01.5)
      Move For Wirelength - branch...
        Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=0, resolved=69, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=41, accepted=28
        Max accepted move=36.480um, total accepted move=120.080um, average move=4.288um
        Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=0, resolved=52, predictFail=36, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=16, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 85 succeeded with high effort: 85 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
        cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
        cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
        sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=2346.112fF, leaf=4242.367fF, total=6588.479fF
        wire lengths     : top=0.000um, trunk=23482.782um, leaf=45664.923um, total=69147.705um
        hp wire lengths  : top=0.000um, trunk=22215.712um, leaf=31082.226um, total=53297.938um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
        Trunk : target=0.177ns count=5 avg=0.106ns sd=0.045ns min=0.062ns max=0.175ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
        Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
        Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.300ns count=114 avg=0.120ns sd=0.080ns min=0.000ns max=0.298ns {82 <= 0.180ns, 23 <= 0.240ns, 5 <= 0.270ns, 1 <= 0.285ns, 3 <= 0.300ns}
        Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
        Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
        Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.098ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Leaf  : target=0.185ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
        Leaf  : target=0.300ns count=99 avg=0.122ns sd=0.042ns min=0.041ns max=0.297ns {91 <= 0.180ns, 3 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
         ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
       Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.312, max=1.789, avg=1.734, sd=0.090], skew [0.476 vs 0.489], 100% {1.312, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.510)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.119, avg=1.098, sd=0.057], skew [0.378 vs 0.489], 100% {0.740, 1.119} (wid=0.059 ws=0.055) (gid=1.096 gs=0.414)
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.023, max=1.495, avg=1.462, sd=0.078], skew [0.472 vs 0.489], 100% {1.023, 1.495} (wid=0.070 ws=0.064) (gid=1.474 gs=0.521)
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.312, max=1.789, avg=1.734, sd=0.090], skew [0.476 vs 0.489], 100% {1.312, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.510)
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.312, max=1.789, avg=1.758, sd=0.054], skew [0.476 vs 0.489], 100% {1.312, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.510)
        skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.472, avg=1.426, sd=0.075], skew [0.482 vs 0.489], 100% {0.990, 1.472} (wid=0.082 ws=0.078) (gid=1.450 gs=0.465)
        skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.472, avg=1.433, sd=0.067], skew [0.482 vs 0.489], 100% {0.990, 1.472} (wid=0.082 ws=0.078) (gid=1.450 gs=0.465)
      Legalizer API calls during this step: 1340 succeeded with high effort: 1337 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
    Wire Reduction extra effort done. (took cpu=0:00:08.0 real=0:00:08.0)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 251 , Succeeded = 34 , Wirelength increased = 209 , CannotMove = 8 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.6 real=0:00:00.6)
    Optimizing orientation done. (took cpu=0:00:00.6 real=0:00:00.6)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
      cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=2338.975fF, leaf=4241.243fF, total=6580.218fF
      wire lengths     : top=0.000um, trunk=23407.847um, leaf=45652.153um, total=69060.000um
      hp wire lengths  : top=0.000um, trunk=22215.712um, leaf=31082.226um, total=53297.938um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=5 avg=0.106ns sd=0.045ns min=0.062ns max=0.175ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.070ns sd=0.015ns min=0.053ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=114 avg=0.119ns sd=0.079ns min=0.000ns max=0.298ns {82 <= 0.180ns, 23 <= 0.240ns, 5 <= 0.270ns, 1 <= 0.285ns, 3 <= 0.300ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.098ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=99 avg=0.122ns sd=0.042ns min=0.041ns max=0.297ns {91 <= 0.180ns, 3 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.304, max=1.789, avg=1.732, sd=0.094], skew [0.485 vs 0.489], 100% {1.304, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.512)
    Skew group summary after 'Wire Opt OverFix':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.115, avg=1.095, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.115} (wid=0.059 ws=0.055) (gid=1.092 gs=0.411)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.023, max=1.500, avg=1.467, sd=0.078], skew [0.477 vs 0.489], 100% {1.023, 1.500} (wid=0.070 ws=0.064) (gid=1.479 gs=0.526)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.304, max=1.789, avg=1.732, sd=0.094], skew [0.485 vs 0.489], 100% {1.304, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.512)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.304, max=1.789, avg=1.758, sd=0.054], skew [0.485 vs 0.489], 100% {1.304, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.512)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.477, avg=1.428, sd=0.077], skew [0.487 vs 0.489], 100% {0.990, 1.477} (wid=0.082 ws=0.078) (gid=1.455 gs=0.471)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.477, avg=1.436, sd=0.067], skew [0.487 vs 0.489], 100% {0.990, 1.477} (wid=0.082 ws=0.078) (gid=1.455 gs=0.471)
    Legalizer API calls during this step: 1340 succeeded with high effort: 1337 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Wire Opt OverFix done. (took cpu=0:00:09.2 real=0:00:09.2)
  Total capacitance is (rise=10616.825fF fall=10342.399fF), of which (rise=6580.218fF fall=6580.218fF) is wire, and (rise=4036.606fF fall=3762.180fF) is gate.
  Stage::Polishing done. (took cpu=0:00:12.0 real=0:00:12.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.

*** Starting refinePlace (0:18:49 mem=2173.1M) ***
Total net bbox length = 9.613e+05 (4.592e+05 5.021e+05) (ext = 4.019e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2173.1MB
Summary Report:
Instances move: 14 (out of 47334 movable)
Instances flipped: 0
Mean displacement: 11.23 um
Max displacement: 42.10 um (Instance: CTS_cmf_inv_02332) (803.928, 725.648) -> (803.624, 683.848)
	Length: 26 sites, height: 1 rows, site name: unit, cell type: IBUFFX16_LVT
Total net bbox length = 9.613e+05 (4.592e+05 5.021e+05) (ext = 4.019e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2173.1MB
*** Finished refinePlace (0:18:49 mem=2173.1M) ***
  Moved 14, flipped 7 and cell swapped 0 of 5438 clock instance(s) during refinement.
  The largest move was 42.1 microns for CTS_cmf_inv_02332.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Updating netlist done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:22.1 real=0:00:22.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       249 (unrouted=249, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 249 nets for routing of which 249 have one or more fixed wires.
(ccopt eGR): Start to route 249 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2173.06 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49959  numIgnoredNets=49710
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 249 clock nets ( 249 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 131 
[NR-eGR] Rule id: 1  Nets: 118 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 131 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.346150e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.350163e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 118 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.05% H + 0.26% V. EstWL: 7.082258e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 65 nets and layer range [3, 6]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [5, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.209998e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [5, 10]
[NR-eGR] Layer group 5: route 65 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.953583e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 51 nets and layer range [3, 8]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [5, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.006995e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 7: route 51 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.02% H + 0.00% V. EstWL: 1.201031e+05um
[NR-eGR] 
[NR-eGR] Move 51 nets to the existing net group with layer range [3, 10]
[NR-eGR] Layer group 8: route 52 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.399698e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 14 nets and layer range [2, 10]
[NR-eGR] Layer group 9: route 14 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.485806e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        69( 0.05%)   ( 0.05%) 
[NR-eGR]      M6  (6)        39( 0.02%)   ( 0.02%) 
[NR-eGR]      M7  (7)        82( 0.04%)   ( 0.04%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              196( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181485
[NR-eGR]     M2  (2V) length: 2.735304e+05um, number of vias: 243778
[NR-eGR]     M3  (3H) length: 3.196656e+05um, number of vias: 79491
[NR-eGR]     M4  (4V) length: 1.768824e+05um, number of vias: 20003
[NR-eGR]     M5  (5H) length: 1.146410e+05um, number of vias: 6482
[NR-eGR]     M6  (6V) length: 1.085259e+05um, number of vias: 2901
[NR-eGR]     M7  (7H) length: 5.369682e+04um, number of vias: 438
[NR-eGR]     M8  (8V) length: 8.100201e+03um, number of vias: 176
[NR-eGR]     M9  (9H) length: 5.711689e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.060754e+06um, number of vias: 534754
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.967411e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5717
[NR-eGR]     M2  (2V) length: 3.321218e+03um, number of vias: 6360
[NR-eGR]     M3  (3H) length: 1.349426e+04um, number of vias: 4637
[NR-eGR]     M4  (4V) length: 2.075510e+04um, number of vias: 672
[NR-eGR]     M5  (5H) length: 1.065672e+04um, number of vias: 363
[NR-eGR]     M6  (6V) length: 2.074929e+04um, number of vias: 71
[NR-eGR]     M7  (7H) length: 6.946400e+02um, number of vias: 34
[NR-eGR]     M8  (8V) length: 2.888000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.967411e+04um, number of vias: 17854
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.967411e+04um, number of vias: 17854
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.12 sec, Real: 3.13 sec, Curr Mem: 2125.06 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/.rgfLnHk9f
        Early Global Route - eGR->NR step done. (took cpu=0:00:03.3 real=0:00:03.3)
Set FIXED routing status on 249 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=249, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.4 real=0:00:03.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47374 and nets=53417 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2125.062M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)

    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worst_corner:setup.late...
        Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
          cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
          cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
          wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
          hp wire lengths  : top=0.000um, trunk=22221.184um, leaf=31080.706um, total=53301.890um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.138ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
          Trunk : target=0.145ns count=63 avg=0.065ns sd=0.017ns min=0.041ns max=0.102ns {58 <= 0.087ns, 5 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.185ns count=12 avg=0.087ns sd=0.022ns min=0.060ns max=0.127ns {10 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Trunk : target=0.209ns count=3 avg=0.071ns sd=0.016ns min=0.054ns max=0.086ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.085ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {1 <= 0.051ns, 0 <= 0.068ns, 0 <= 0.077ns, 0 <= 0.081ns, 0 <= 0.085ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.145ns count=8 avg=0.075ns sd=0.035ns min=0.041ns max=0.112ns {4 <= 0.087ns, 4 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=88 avg=0.113ns sd=0.018ns min=0.062ns max=0.143ns {35 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=3 avg=0.274ns sd=0.020ns min=0.258ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
        Primary reporting skew groups eGRPC initial state:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.791, avg=1.735, sd=0.092], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
        Skew group summary eGRPC initial state:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.507, avg=1.474, sd=0.078], skew [0.482 vs 0.489], 100% {1.025, 1.507} (wid=0.070 ws=0.064) (gid=1.486 gs=0.530)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.791, avg=1.735, sd=0.092], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
          skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.791, avg=1.761, sd=0.055], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.483, avg=1.432, sd=0.077], skew [0.493 vs 0.489*], 99.9% {1.021, 1.483} (wid=0.082 ws=0.079) (gid=1.460 gs=0.474)
          skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.483, avg=1.440, sd=0.068], skew [0.493 vs 0.489*], 99.9% {1.021, 1.483} (wid=0.082 ws=0.079) (gid=1.460 gs=0.474)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
          cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
          cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
          wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
          hp wire lengths  : top=0.000um, trunk=22221.184um, leaf=31080.706um, total=53301.890um
        Clock DAG net violations eGRPC after moving buffers:
          Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.138ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
          Trunk : target=0.145ns count=63 avg=0.065ns sd=0.017ns min=0.041ns max=0.102ns {58 <= 0.087ns, 5 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.185ns count=12 avg=0.087ns sd=0.022ns min=0.060ns max=0.127ns {10 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Trunk : target=0.209ns count=3 avg=0.071ns sd=0.016ns min=0.054ns max=0.086ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.085ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {1 <= 0.051ns, 0 <= 0.068ns, 0 <= 0.077ns, 0 <= 0.081ns, 0 <= 0.085ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.145ns count=8 avg=0.075ns sd=0.035ns min=0.041ns max=0.112ns {4 <= 0.087ns, 4 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=88 avg=0.113ns sd=0.018ns min=0.062ns max=0.143ns {35 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=3 avg=0.274ns sd=0.020ns min=0.258ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.791, avg=1.735, sd=0.092], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
        Skew group summary eGRPC after moving buffers:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.507, avg=1.474, sd=0.078], skew [0.482 vs 0.489], 100% {1.025, 1.507} (wid=0.070 ws=0.064) (gid=1.486 gs=0.530)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.791, avg=1.735, sd=0.092], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
          skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.791, avg=1.761, sd=0.055], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.483, avg=1.432, sd=0.077], skew [0.493 vs 0.489*], 99.9% {1.021, 1.483} (wid=0.082 ws=0.079) (gid=1.460 gs=0.474)
          skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.483, avg=1.440, sd=0.068], skew [0.493 vs 0.489*], 99.9% {1.021, 1.483} (wid=0.082 ws=0.079) (gid=1.460 gs=0.474)
        Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...**WARN: (IMPCCOPT-2256):	CCOpt post-route optimization found legalization moved inst 'I_RISC_CORE/ls_in_0_clk' before optimization. Moved 3.344um, from (401.432,95.304), N (0) to (404.776,95.304), N (0).
80% ...100% 
        DoDownSizing Summary : numSized = 36, numUnchanged = 190, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 23, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 226, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 5, attempted: 221, unsuccessful: 0, sized: 35
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 35, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 35, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 35, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
          cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
          cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
          wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
          hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31080.706um, total=53298.546um
        Clock DAG net violations eGRPC after downsizing:
          Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
          Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.055ns sd=0.000ns min=0.054ns max=0.055ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.060ns max=0.127ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Trunk : target=0.209ns count=3 avg=0.069ns sd=0.013ns min=0.054ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.140ns count=1 avg=0.124ns sd=0.000ns min=0.124ns max=0.124ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
          Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.112ns {7 <= 0.087ns, 32 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=57 avg=0.122ns sd=0.016ns min=0.062ns max=0.143ns {4 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=3 avg=0.273ns sd=0.020ns min=0.257ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
        Skew group summary eGRPC after downsizing:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.498, avg=1.435, sd=0.076], skew [0.472 vs 0.489], 100% {1.025, 1.498} (wid=0.070 ws=0.064) (gid=1.470 gs=0.515)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
          skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.781, avg=1.755, sd=0.063], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.474, avg=1.410, sd=0.074], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
          skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.474, avg=1.416, sd=0.068], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.6 real=0:00:01.5)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 249, tested: 249, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        -------------------------------------------------------------------------------------------------------------------
        top                0                    0           0            0                    0                  0
        trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
        leaf               0                    0           0            0                    0                  0
        -------------------------------------------------------------------------------------------------------------------
        Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
        -------------------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
          cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
          cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
          wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
          hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31080.706um, total=53298.546um
        Clock DAG net violations eGRPC after DRV fixing:
          Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
          Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.055ns sd=0.000ns min=0.054ns max=0.055ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.060ns max=0.127ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Trunk : target=0.209ns count=3 avg=0.069ns sd=0.013ns min=0.054ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.140ns count=1 avg=0.124ns sd=0.000ns min=0.124ns max=0.124ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
          Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.112ns {7 <= 0.087ns, 32 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=57 avg=0.122ns sd=0.016ns min=0.062ns max=0.143ns {4 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=3 avg=0.273ns sd=0.020ns min=0.257ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
        Skew group summary eGRPC after DRV fixing:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.498, avg=1.435, sd=0.076], skew [0.472 vs 0.489], 100% {1.025, 1.498} (wid=0.070 ws=0.064) (gid=1.470 gs=0.515)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
          skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.781, avg=1.755, sd=0.063], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.474, avg=1.410, sd=0.074], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
          skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.474, avg=1.416, sd=0.068], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
        Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 234 insts, 504 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
          cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
          cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
          sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
          wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
          hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31080.706um, total=53298.546um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
          Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.055ns sd=0.000ns min=0.054ns max=0.055ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
          Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.060ns max=0.127ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Trunk : target=0.209ns count=3 avg=0.069ns sd=0.013ns min=0.054ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
          Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
          Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.140ns count=1 avg=0.124ns sd=0.000ns min=0.124ns max=0.124ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
          Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.112ns {7 <= 0.087ns, 32 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.185ns count=57 avg=0.122ns sd=0.016ns min=0.062ns max=0.143ns {4 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
          Leaf  : target=0.300ns count=3 avg=0.273ns sd=0.020ns min=0.257ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
           ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
         Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
        Primary reporting skew groups before routing clock trees:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
        Skew group summary before routing clock trees:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.498, avg=1.435, sd=0.076], skew [0.472 vs 0.489], 100% {1.025, 1.498} (wid=0.070 ws=0.064) (gid=1.470 gs=0.515)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
          skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.781, avg=1.755, sd=0.063], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.474, avg=1.410, sd=0.074], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
          skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.474, avg=1.416, sd=0.068], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.

*** Starting refinePlace (0:18:58 mem=2166.3M) ***
Total net bbox length = 9.613e+05 (4.593e+05 5.021e+05) (ext = 4.012e+04)
Move report: Detail placement moves 821 insts, mean move: 0.89 um, max move: 4.26 um
	Max move on inst (I_PCI_TOP/FE_OFC2220_pad_out_24): (378.78, 68.55) --> (376.20, 66.88)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2166.3MB
Summary Report:
Instances move: 821 (out of 47334 movable)
Instances flipped: 1
Mean displacement: 0.89 um
Max displacement: 4.26 um (Instance: I_PCI_TOP/FE_OFC2220_pad_out_24) (378.784, 68.552) -> (376.2, 66.88)
	Length: 42 sites, height: 1 rows, site name: unit, cell type: NBUFFX32_LVT
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 9.617e+05 (4.595e+05 5.022e+05) (ext = 4.011e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 2166.3MB
*** Finished refinePlace (0:19:01 mem=2166.3M) ***
  Moved 61, flipped 6 and cell swapped 0 of 5438 clock instance(s) during refinement.
  The largest move was 3.19 microns for I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.9 real=0:00:03.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:12.1 real=0:00:12.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=249, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 249 nets for routing of which 249 have one or more fixed wires.
(ccopt eGR): Start to route 249 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2166.27 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49959  numIgnoredNets=49710
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 249 clock nets ( 249 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 131 
[NR-eGR] Rule id: 1  Nets: 118 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 131 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.355848e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.359861e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 118 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.05% H + 0.33% V. EstWL: 7.080418e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 65 nets and layer range [3, 6]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [5, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.210667e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [5, 10]
[NR-eGR] Layer group 5: route 65 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.982509e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 51 nets and layer range [3, 8]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [5, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.02% H + 0.00% V. EstWL: 1.009687e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 7: route 51 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.02% H + 0.00% V. EstWL: 1.206716e+05um
[NR-eGR] 
[NR-eGR] Move 51 nets to the existing net group with layer range [3, 10]
[NR-eGR] Layer group 8: route 52 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.408309e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 15 nets and layer range [2, 10]
[NR-eGR] Layer group 9: route 15 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.501055e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)       136( 0.09%)   ( 0.09%) 
[NR-eGR]      M6  (6)        40( 0.02%)   ( 0.02%) 
[NR-eGR]      M7  (7)        82( 0.04%)   ( 0.04%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              264( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181485
[NR-eGR]     M2  (2V) length: 2.735648e+05um, number of vias: 243776
[NR-eGR]     M3  (3H) length: 3.195461e+05um, number of vias: 79453
[NR-eGR]     M4  (4V) length: 1.769178e+05um, number of vias: 20003
[NR-eGR]     M5  (5H) length: 1.147413e+05um, number of vias: 6490
[NR-eGR]     M6  (6V) length: 1.084603e+05um, number of vias: 2901
[NR-eGR]     M7  (7H) length: 5.369712e+04um, number of vias: 438
[NR-eGR]     M8  (8V) length: 8.100201e+03um, number of vias: 176
[NR-eGR]     M9  (9H) length: 5.711689e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.060739e+06um, number of vias: 534722
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.965958e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5717
[NR-eGR]     M2  (2V) length: 3.355675e+03um, number of vias: 6358
[NR-eGR]     M3  (3H) length: 1.337478e+04um, number of vias: 4599
[NR-eGR]     M4  (4V) length: 2.079056e+04um, number of vias: 672
[NR-eGR]     M5  (5H) length: 1.075704e+04um, number of vias: 371
[NR-eGR]     M6  (6V) length: 2.068369e+04um, number of vias: 71
[NR-eGR]     M7  (7H) length: 6.949440e+02um, number of vias: 34
[NR-eGR]     M8  (8V) length: 2.888000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.965958e+04um, number of vias: 17822
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.965958e+04um, number of vias: 17822
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.19 sec, Real: 3.19 sec, Curr Mem: 2126.27 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/.rgf7EsNp5
      Early Global Route - eGR->NR step done. (took cpu=0:00:03.3 real=0:00:03.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 249 clock nets with NanoRoute.
  118 nets are default rule and 131 are CTS_RULE.
  Removed pre-existing routes for 249 nets.
  Preferred NanoRoute mode settings: Current
-drouteEndIteration 0
-droutePostRouteSpreadWire auto
-routeWithViaOnlyForStandardCellPin false
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/28 17:53:11, mem=1776.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
#setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
#Start globalDetailRoute on Sun May 28 17:53:11 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=53417)
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun May 28 17:53:13 2023
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 581 nets.
#Voltage range [0.000 - 0.750] has 49989 nets.
#Voltage range [0.750 - 0.750] has 2 nets.
#Voltage range [0.000 - 0.950] has 2840 nets.
#Voltage range [0.750 - 0.950] has 5 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1892.06 (MB), peak = 2057.18 (MB)
#Merging special wires: starts on Sun May 28 17:53:20 2023 with memory = 1893.98 (MB), peak = 2057.18 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
#
#Connectivity extraction summary:
#249 (6.72%) nets are without wires.
#3456 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3705.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.98 (MB)
#Total memory = 1902.15 (MB)
#Peak memory = 2057.18 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Sun May 28 17:53:21 2023
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 94.85 (MB)
#Total memory = 1902.18 (MB)
#Peak memory = 2057.18 (MB)
#
#
#Start global routing on Sun May 28 17:53:21 2023
#
#
#Start global routing initialization on Sun May 28 17:53:21 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun May 28 17:53:21 2023
#
#Start routing resource analysis on Sun May 28 17:53:21 2023
#
#Routing resource analysis is done on Sun May 28 17:53:22 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3212        1853       32190    56.06%
#  M2             V        3413        1981       32190    35.95%
#  M3             H        1608         925       32190    35.97%
#  M4             V        1707         990       32190    36.21%
#  M5             H         805         461       32190    35.68%
#  M6             V        1348           0       32190     0.15%
#  M7             H         586          47       32190     0.00%
#  M8             V         621          53       32190     1.23%
#  M9             H         316           0       32190     0.57%
#  MRDL           V         165           0       32190    10.81%
#  --------------------------------------------------------------
#  Total                  13782      19.81%      321900    21.26%
#
#  118 nets (0.22%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 28 17:53:22 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1908.54 (MB), peak = 2057.18 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sun May 28 17:53:22 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1910.41 (MB), peak = 2057.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1916.80 (MB), peak = 2057.18 (MB)
#
#
#Start Track Assignment in HTA flow.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1932.38 (MB), peak = 2057.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3456 (skipped).
#Total number of selected nets for routing = 249.
#Total number of unselected nets (but routable) for routing = 49712 (skipped).
#Total number of nets in the design = 53417.
#
#49712 skipped nets do not have any wires.
#249 routable nets have only global wires.
#249 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                118            0              0               0  
#     CTS_RULE                  0          131            131               0  
#----------------------------------------------------------------------------
#        Total                118          131            131               0  
#----------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                118            0              0           49712  
#     CTS_RULE                  0          131            131               0  
#----------------------------------------------------------------------------
#        Total                118          131            131           49712  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            1(0.00%)   (0.00%)
#  M3            2(0.01%)   (0.01%)
#  M4            2(0.01%)   (0.01%)
#  M5            3(0.01%)   (0.01%)
#  M6            1(0.00%)   (0.00%)
#  M7            6(0.02%)   (0.02%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  MRDL          0(0.00%)   (0.00%)
#  --------------------------------
#     Total     15(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 68474 um.
#Total half perimeter of net bounding box = 54652 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2829 um.
#Total wire length on LAYER M3 = 12863 um.
#Total wire length on LAYER M4 = 20555 um.
#Total wire length on LAYER M5 = 10774 um.
#Total wire length on LAYER M6 = 20661 um.
#Total wire length on LAYER M7 = 793 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 12956
#Up-Via Summary (total 12956):
#           
#-----------------------
# M1               5657
# M2               3565
# M3               2665
# M4                611
# M5                362
# M6                 62
# M7                 34
#-----------------------
#                 12956 
#
#Total number of involved priority nets 249
#Maximum src to sink distance for priority net 1127.0
#Average of max src_to_sink distance for priority net 208.5
#Average of ave src_to_sink distance for priority net 184.3
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 30.28 (MB)
#Total memory = 1932.46 (MB)
#Peak memory = 2057.18 (MB)
#
#Finished global routing on Sun May 28 17:53:26 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1918.36 (MB), peak = 2057.18 (MB)
#Start Track Assignment.
#Done with 2312 horizontal wires in 2 hboxes and 2669 vertical wires in 2 hboxes.
#Done with 2221 horizontal wires in 2 hboxes and 2591 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 71249 um.
#Total half perimeter of net bounding box = 54652 um.
#Total wire length on LAYER M1 = 2485 um.
#Total wire length on LAYER M2 = 2753 um.
#Total wire length on LAYER M3 = 12663 um.
#Total wire length on LAYER M4 = 20986 um.
#Total wire length on LAYER M5 = 10888 um.
#Total wire length on LAYER M6 = 20668 um.
#Total wire length on LAYER M7 = 794 um.
#Total wire length on LAYER M8 = 10 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 12956
#Up-Via Summary (total 12956):
#           
#-----------------------
# M1               5657
# M2               3565
# M3               2665
# M4                611
# M5                362
# M6                 62
# M7                 34
#-----------------------
#                 12956 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1939.73 (MB), peak = 2057.18 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 132.56 (MB)
#Total memory = 1939.73 (MB)
#Peak memory = 2057.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 24.9% of the total area was rechecked for DRC, and 48.6% required routing.
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            0        0        0
#	M3            2        1        3
#	M4            5        0        5
#	M5            2        0        2
#	M6            0        1        1
#	Totals        9        2       11
#cpu time = 00:00:55, elapsed time = 00:00:55, memory = 2045.14 (MB), peak = 2057.18 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2046.43 (MB), peak = 2057.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 70506 um.
#Total half perimeter of net bounding box = 54652 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 737 um.
#Total wire length on LAYER M3 = 14255 um.
#Total wire length on LAYER M4 = 23007 um.
#Total wire length on LAYER M5 = 10874 um.
#Total wire length on LAYER M6 = 20795 um.
#Total wire length on LAYER M7 = 793 um.
#Total wire length on LAYER M8 = 43 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 17147
#Up-Via Summary (total 17147):
#           
#-----------------------
# M1               5664
# M2               5455
# M3               4793
# M4                700
# M5                437
# M6                 64
# M7                 34
#-----------------------
#                 17147 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:57
#Elapsed time = 00:00:57
#Increased memory = -6.31 (MB)
#Total memory = 1933.44 (MB)
#Peak memory = 2057.18 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:57
#Elapsed time = 00:00:57
#Increased memory = -6.31 (MB)
#Total memory = 1933.44 (MB)
#Peak memory = 2057.18 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:14
#Elapsed time = 00:01:14
#Increased memory = 116.59 (MB)
#Total memory = 1892.85 (MB)
#Peak memory = 2057.18 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 28 17:54:25 2023
#
% End globalDetailRoute (date=05/28 17:54:25, total cpu=0:01:14, real=0:01:14, peak res=2023.5M, current mem=1892.9M)
        NanoRoute done. (took cpu=0:01:14 real=0:01:14)
      Clock detailed routing done.
Checking guided vs. routed lengths for 249 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
         0.000      200.000          151
       200.000      400.000           47
       400.000      600.000           44
       600.000      800.000            3
       800.000     1000.000            3
      1000.000     1200.000            1
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           90
        0.000      20.000          139
       20.000      40.000           14
       40.000      60.000            3
       60.000      80.000            0
       80.000     100.000            1
      100.000     120.000            1
      120.000     140.000            1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net I_BLENDER_1/CTS_10 (101 terminals)
    Guided length:  max path =    54.416um, total =   370.423um
    Routed length:  max path =    65.664um, total =   408.718um
    Deviation:      max path =    20.670%,  total =    10.338%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_13 (101 terminals)
    Guided length:  max path =    65.058um, total =   333.792um
    Routed length:  max path =    58.027um, total =   382.991um
    Deviation:      max path =   -10.807%,  total =    14.739%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_4 (98 terminals)
    Guided length:  max path =    89.832um, total =   355.676um
    Routed length:  max path =    95.267um, total =   407.489um
    Deviation:      max path =     6.050%,  total =    14.567%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_10 (96 terminals)
    Guided length:  max path =    94.240um, total =   356.439um
    Routed length:  max path =    92.987um, total =   405.697um
    Deviation:      max path =    -1.330%,  total =    13.819%

    Net I_RISC_CORE/I_DATA_PATH_net23233 (17 terminals)
    Guided length:  max path =   112.024um, total =   153.367um
    Routed length:  max path =   111.264um, total =   172.639um
    Deviation:      max path =    -0.678%,  total =    12.566%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_2 (95 terminals)
    Guided length:  max path =   101.080um, total =   351.576um
    Routed length:  max path =    80.371um, total =   395.261um
    Deviation:      max path =   -20.488%,  total =    12.425%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_11 (100 terminals)
    Guided length:  max path =    67.790um, total =   354.311um
    Routed length:  max path =    72.656um, total =   397.967um
    Deviation:      max path =     7.178%,  total =    12.321%

    Net I_BLENDER_1/CTS_6 (96 terminals)
    Guided length:  max path =    82.384um, total =   374.525um
    Routed length:  max path =    91.180um, total =   419.992um
    Deviation:      max path =    10.677%,  total =    12.140%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_20 (101 terminals)
    Guided length:  max path =   205.050um, total =   442.011um
    Routed length:  max path =   196.840um, total =   495.645um
    Deviation:      max path =    -4.004%,  total =    12.134%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_22 (100 terminals)
    Guided length:  max path =   101.384um, total =   373.160um
    Routed length:  max path =   104.083um, total =   416.493um
    Deviation:      max path =     2.662%,  total =    11.612%

Set FIXED routing status on 249 net(s)
Set FIXED placed status on 245 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2253.16 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2283.54 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2283.54 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 249  Num Prerouted Wires = 20379
[NR-eGR] Read numTotalNets=49959  numIgnoredNets=249
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Nets: 49710 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49710 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.02% V. EstWL: 9.912703e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       138( 0.10%)        69( 0.05%)        47( 0.03%)         3( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)      1243( 0.87%)        76( 0.05%)        17( 0.01%)         0( 0.00%)   ( 0.93%) 
[NR-eGR]      M4  (4)        46( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       424( 0.30%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M6  (6)        86( 0.04%)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)       226( 0.11%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2167( 0.15%)       152( 0.01%)        64( 0.00%)         3( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.117000e+00um, number of vias: 181900
[NR-eGR]     M2  (2V) length: 2.834500e+05um, number of vias: 243851
[NR-eGR]     M3  (3H) length: 3.365131e+05um, number of vias: 80106
[NR-eGR]     M4  (4V) length: 1.864040e+05um, number of vias: 20274
[NR-eGR]     M5  (5H) length: 1.185468e+05um, number of vias: 6718
[NR-eGR]     M6  (6V) length: 1.149076e+05um, number of vias: 3028
[NR-eGR]     M7  (7H) length: 5.855397e+04um, number of vias: 458
[NR-eGR]     M8  (8V) length: 9.138292e+03um, number of vias: 173
[NR-eGR]     M9  (9H) length: 5.931789e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.113448e+06um, number of vias: 536508
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.74 sec, Real: 2.74 sec, Curr Mem: 2272.61 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.3 real=0:00:03.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=249, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53168 (unrouted=3458, trialRouted=49710, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:21 real=0:01:21)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47374 and nets=53417 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2261.609M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
    cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
    cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
    sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
    wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
    hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
    Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
    Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
    Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
    Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
    Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
    Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
     ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
   Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
  Primary reporting skew groups after routing clock trees:
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
  Skew group summary after routing clock trees:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
  CCOpt::Phase::Routing done. (took cpu=0:01:23 real=0:01:23)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.

  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 249, tested: 249, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    leaf               0                    0           0            0                    0                  0
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
      cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
      wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
      hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
      Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
      Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
    Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 121 fragments, 130 fraglets and 97 vertices; 303 variables and 888 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 249, tested: 249, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    leaf               0                    0           0            0                    0                  0
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
      cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
      wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
      hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
    Clock DAG net violations PostConditioning after DRV fixing:
      Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
      Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
      Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
    Skew group summary PostConditioning after DRV fixing:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
    Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 249, nets tested: 249, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
      cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
      wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
      hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
      Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
      Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
      cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
      cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
      sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
      wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
      hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
      Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
      Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
      Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
      Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
       ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.

*** Starting refinePlace (0:20:27 mem=2314.5M) ***
Total net bbox length = 9.617e+05 (4.595e+05 5.022e+05) (ext = 4.011e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2314.5MB
Summary Report:
Instances move: 0 (out of 47333 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.617e+05 (4.595e+05 5.022e+05) (ext = 4.011e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2314.5MB
*** Finished refinePlace (0:20:29 mem=2314.5M) ***
    Moved 0, flipped 0 and cell swapped 0 of 5438 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.2 real=0:00:03.2)
    Set dirty flag on 3 insts, 7 nets
  PostConditioning done.
Net route status summary:
  Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=249, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53168 (unrouted=3458, trialRouted=49710, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
    cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
    cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
    sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
    wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
    hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
    Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
    Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
    Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
    Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
    Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
    Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
     ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
   Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
  Primary reporting skew groups after post-conditioning:
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
  Skew group summary after post-conditioning:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.2 real=0:00:06.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                          0        0.000        0.000
  Inverters                      176     1507.836      176.802
  Integrated Clock Gates          31      197.978       21.678
  Non-Integrated Clock Gates       0        0.000        0.000
  Clock Logic                     37      102.674       32.840
  All                            244     1808.489      231.320
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     23854.954
  Leaf      46651.097
  Total     70506.051
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk      22217.840
  Leaf       31082.074
  Total      53299.914
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ------------------------------------------
  Type     Gate        Wire        Total
  ------------------------------------------
  Top         0.000       0.000        0.000
  Trunk     217.652    2402.568     2620.220
  Leaf     3798.065    4336.263     8134.328
  Total    4015.717    6738.831    10754.548
  ------------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ------------------------------------------------------------
  Count    Total       Average    Std. Dev.    Min      Max
  ------------------------------------------------------------
  5228     3783.717     0.724       0.734      0.000    10.000
  ------------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1       0.078       0.000      0.078    [0.078]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.075       1       0.054       0.000      0.054    0.054    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                       -
  Trunk       0.137       1       0.080       0.000      0.080    0.080    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}                                       -
  Trunk       0.138       1       0.037       0.000      0.037    0.037    {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}                                       -
  Trunk       0.145      66       0.066       0.018      0.041    0.111    {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
  Trunk       0.177       5       0.107       0.046      0.062    0.176    {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}                                       -
  Trunk       0.180       4       0.055       0.001      0.054    0.056    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                       -
  Trunk       0.184       4       0.151       0.033      0.113    0.182    {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}                                       -
  Trunk       0.185       9       0.087       0.023      0.059    0.129    {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                       -
  Trunk       0.209       3       0.069       0.012      0.055    0.076    {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                       -
  Trunk       0.300      38       0.226       0.057      0.000    0.378    {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns}    {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
  Leaf        0.110       4       0.083       0.018      0.070    0.110    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}                                       -
  Leaf        0.130      12       0.101       0.013      0.076    0.114    {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}                                       -
  Leaf        0.140       1       0.126       0.000      0.126    0.126    {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}                                       -
  Leaf        0.145      39       0.087       0.016      0.041    0.110    {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
  Leaf        0.180       2       0.099       0.002      0.098    0.100    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                       -
  Leaf        0.185      55       0.122       0.016      0.062    0.141    {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                      -
  Leaf        0.300       5       0.269       0.018      0.247    0.293    {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}                                       -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------------
  Name            Type        Inst     Inst Area 
                              Count    (um^2)
  -----------------------------------------------
  IBUFFX32_RVT    inverter      69      806.653
  IBUFFX16_LVT    inverter     105      693.813
  IBUFFX8_HVT     inverter       1        4.320
  IBUFFX4_HVT     inverter       1        3.050
  CGLNPRX8_LVT    icg            4       31.514
  CGLPPRX8_LVT    icg            4       29.481
  CGLPPRX2_LVT    icg            6       35.072
  CGLNPRX2_LVT    icg            5       31.768
  CGLPPRX2_HVT    icg           12       70.144
  LSUPX8_LVT      logic          1       11.182
  AO21X1_LVT      logic          3        7.624
  AO21X1_RVT      logic          1        2.541
  AO22X1_HVT      logic         32       81.326
  -----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode    1.315     1.788     0.473       0.489         0.078           0.064           1.737        0.095     100% {1.315, 1.788}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    PCI_CLK/func_best_mode        0.740     1.117     0.376       0.489         0.054           0.016           1.098        0.057     100% {0.740, 1.117}
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      1.027     1.497     0.470       0.489         0.064           0.038           1.434        0.076     100% {1.027, 1.497}
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     1.315     1.788     0.473       0.489         0.078           0.064           1.737        0.095     100% {1.315, 1.788}
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    1.315     1.788     0.473       0.489         0.078           0.064           1.761        0.064     100% {1.315, 1.788}
  worst_corner:setup.late    ate_clk/test_best_mode        0.989     1.472     0.483       0.489         0.081           0.064           1.411        0.075     100% {0.989, 1.472}
  worst_corner:setup.late    ate_clk/test_worst_mode       0.989     1.472     0.483       0.489         0.081           0.064           1.418        0.069     100% {0.989, 1.472}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  -------------------------------------------------------------------------------------------------------------
  Half corner              Violation  Slew    Slew      Dont   Ideal  Target    Pin
                           amount     target  achieved  touch  net?   source    
                                                        net?                    
  -------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    0.078    0.300    0.378    N      N      explicit  CTS_cmf_inv_02332/A
  worst_corner:setup.late    0.078    0.300    0.378    N      N      explicit  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y
  -------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
func_best_mode test_best_mode func_worst_mode test_worst_mode
External - Set all clocks to propagated mode done. (took cpu=0:00:02.3 real=0:00:02.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
  cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
  cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
  sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
  wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
  wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
  hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
  Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
  Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
  Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
  Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
  Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
  Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
  Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
  Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
  Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
  Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
  Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
  Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
  Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
  Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
  Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
   ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
 Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
Primary reporting skew groups after update timingGraph:
  skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
Skew group summary after update timingGraph:
  skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
  skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
  skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
  skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
  skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
  skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
Logging CTS constraint violations...
  Clock tree SDRAM_CLK has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell I_SDRAM_TOP/I_SDRAM_IF/U13010 (a lib_cell AO22X1_HVT) at (803.928,728.992), in power domain PD_ORCA_TOP with half corner worst_corner:setup.late. The worst violation was at the pin I_SDRAM_TOP/I_SDRAM_IF/U13010/Y with a slew time target of 0.300ns. Achieved a slew time of 0.378ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
Runtime done. (took cpu=0:03:25 real=0:03:25)
Runtime Summary
===============
Clock Runtime:  (43%) Core CTS          87.14 (Init 10.70, Construction 46.56, Implementation 21.34, eGRPC 3.88, PostConditioning 2.91, Other 1.75)
Clock Runtime:  (50%) CTS services     100.90 (RefinePlace 12.43, EarlyGlobalClock 11.74, NanoRoute 73.84, ExtractRC 2.88, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS         11.96 (Init 3.27, CongRepair/EGR-DP 6.36, TimingUpdate 2.33, Other 0.00)
Clock Runtime: (100%) Total            200.00

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2327.07)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55129
End delay calculation. (MEM=2354.68 CPU=0:00:11.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2354.68 CPU=0:00:15.3 REAL=0:00:15.0)
DBG: scgNrActiveHoldView = 2
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_23_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
Successfully reordered 5 scan chains.
Initial total scan wire length:    42720.512 (floating:    32502.768)
Final   total scan wire length:    42720.512 (floating:    32502.768)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Current max long connection 500.536
Restore timing analysis mode.
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2535.07)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 55129
End delay calculation. (MEM=2546.68 CPU=0:00:11.2 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2546.68 CPU=0:00:15.8 REAL=0:00:15.0)
*** End of ScanReorder (cpu=0:00:41.6, real=0:00:41.0, mem=2546.7M) ***
Total net length = 9.797e+05 (4.672e+05 5.125e+05) (ext = 4.216e+04)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1905.3M, totSessionCpu=0:21:15 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
GigaOpt running with 1 threads.

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.

**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1908.0M, totSessionCpu=0:21:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2293.5M)


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.426  |
|           TNS (ns):|-113.834 |
|    Violating Paths:|   105   |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     65 (65)      |   -0.082   |     65 (65)      |
|   max_tran     |     65 (129)     |   -2.511   |     65 (129)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.368%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1900.1M, totSessionCpu=0:21:27 **
** INFO : this run is activating low effort ccoptDesign flow

*** Starting optimizing excluded clock nets MEM= 2299.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2299.2M) ***
*** Starting optimizing excluded clock nets MEM= 2299.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2299.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:30.0/0:22:03.6 (1.0), mem = 2299.2M

*** DrvOpt [finish] : cpu/real = 0:00:08.6/0:00:08.7 (1.0), totSession cpu/real = 0:21:38.6/0:22:12.2 (1.0), mem = 2469.7M
End: GigaOpt high fanout net optimization
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:41.0/0:22:14.6 (1.0), mem = 2469.7M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    75|   166|    -2.60|   103|   206|    -0.08|     0|     0|     0|     0|    -4.43|  -114.12|       0|       0|       0|  42.42|          |         |
|     1|     1|    -0.02|    14|    28|    -0.00|     0|     0|     0|     0|    -1.56|   -50.34|      67|      93|      46|  42.58| 0:00:02.0|  2496.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.56|   -50.13|       1|       0|      14|  42.59| 0:00:01.0|  2496.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.56|   -50.13|       0|       0|       0|  42.59| 0:00:00.0|  2496.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=2496.8M) ***


*** Starting refinePlace (0:21:52 mem=2512.8M) ***
Total net bbox length = 9.621e+05 (4.596e+05 5.025e+05) (ext = 4.011e+04)
Move report: Detail placement moves 410 insts, mean move: 0.80 um, max move: 3.50 um
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6852_DQ_out_1_21): (395.20, 362.82) --> (393.38, 361.15)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2512.8MB
Summary Report:
Instances move: 410 (out of 47250 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 3.50 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6852_DQ_out_1_21) (395.2, 362.824) -> (393.376, 361.152)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 9.622e+05 (4.598e+05 5.025e+05) (ext = 4.011e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2512.8MB
*** Finished refinePlace (0:21:54 mem=2512.8M) ***
*** maximum move = 3.50 um ***
*** Finished re-routing un-routed nets (2512.8M) ***


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=2512.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:14.8/0:00:14.8 (1.0), totSession cpu/real = 0:21:55.8/0:22:29.5 (1.0), mem = 2477.7M
End: GigaOpt DRV Optimization


------------------------------------------------------------
     Summary (cpu=0.25min real=0.25min mem=2400.7M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.558  |
|           TNS (ns):| -49.845 |
|    Violating Paths:|   101   |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.534%
Routing Overflow: 0.09% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 2021.8M, totSessionCpu=0:21:59 **
*** Timing NOT met, worst failing slack is -1.558
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:00.8/0:22:34.4 (1.0), mem = 2400.7M

*info: 249 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1024 no-driver nets excluded.
*info: 249 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.558 TNS Slack -50.133 Density 42.59
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-28.277|
|reg2cgate                    |-0.650| -1.531|
|reg2reg                      |-1.558|-20.325|
|HEPG                         |-1.558|-21.856|
|All Paths                    |-1.558|-50.133|
+-----------------------------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.650ns TNS -1.531ns; reg2reg* WNS -1.558ns TNS -20.325ns; HEPG WNS -1.558ns TNS -20.325ns; all paths WNS -1.558ns TNS -49.845ns; Real time 0:05:06
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -1.558|   -1.558| -21.856|  -50.133|    42.59%|   0:00:00.0| 2435.8M|test_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
|  -1.113|   -1.113| -12.027|  -40.305|    42.59%|   0:00:00.0| 2474.0M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
|  -1.061|   -1.061| -10.614|  -38.891|    42.59%|   0:00:00.0| 2475.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
|  -1.031|   -1.031| -10.159|  -38.436|    42.59%|   0:00:01.0| 2475.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
|  -0.650|   -0.995|  -9.566|  -37.844|    42.59%|   0:00:00.0| 2475.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_1_clkgt/u_icg/EN                 |
|  -0.552|   -0.995|  -8.917|  -37.194|    42.59%|   0:00:00.0| 2475.5M|test_worst_scenario|reg2cgate| I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/EN        |
|  -0.498|   -0.995|  -8.365|  -36.642|    42.59%|   0:00:00.0| 2513.6M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
|  -0.471|   -0.995|  -8.170|  -36.448|    42.59%|   0:00:00.0| 2519.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
|  -0.466|   -0.995|  -8.137|  -36.414|    42.59%|   0:00:00.0| 2519.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
|  -0.430|   -0.995|  -6.162|  -34.439|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
|  -0.402|   -0.995|  -5.412|  -33.689|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
|  -0.388|   -0.995|  -4.960|  -33.237|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
|  -0.371|   -0.995|  -4.845|  -33.122|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
|  -0.352|   -0.995|  -4.706|  -32.983|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
|  -0.338|   -0.995|  -4.608|  -32.886|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
|  -0.322|   -0.995|  -4.424|  -32.702|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
|  -0.312|   -0.995|  -3.763|  -32.040|    42.59%|   0:00:01.0| 2520.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.296|   -0.995|  -3.729|  -32.006|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
|  -0.278|   -0.995|  -3.453|  -31.730|    42.59%|   0:00:00.0| 2520.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.278|   -0.995|  -3.047|  -31.324|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/D   |
|  -0.278|   -0.995|  -2.725|  -31.002|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/D    |
|  -0.278|   -0.995|  -2.334|  -30.611|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D   |
|  -0.278|   -0.995|  -2.201|  -30.479|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D   |
|  -0.278|   -0.995|  -2.023|  -30.300|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D   |
|  -0.278|   -0.995|  -1.873|  -30.150|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/D   |
|  -0.278|   -0.995|  -1.768|  -30.045|    42.60%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_PARSER/pci_w_mux_select_reg_1_/D                 |
|  -0.278|   -0.995|  -1.453|  -29.730|    42.60%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/D   |
|  -0.278|   -0.995|  -1.248|  -29.525|    42.60%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.278|   -0.995|  -0.722|  -28.999|    42.60%|   0:00:01.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_23_/D                       |
|  -0.278|   -0.995|  -0.524|  -28.802|    42.60%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.278|   -0.995|  -0.396|  -28.673|    42.60%|   0:00:01.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_598/D                                |
|  -0.278|   -0.995|  -0.333|  -28.610|    42.61%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|  -0.278|   -0.995|  -0.308|  -28.586|    42.61%|   0:00:01.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_422/D                                |
|  -0.278|   -0.995|  -0.281|  -28.558|    42.61%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_422/D                                |
|  -0.278|   -0.995|  -0.278|  -28.555|    42.61%|   0:00:00.0| 2520.2M|                 NA|       NA| NA                                                 |
|  -0.278|   -0.995|  -0.278|  -28.555|    42.61%|   0:00:00.0| 2520.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:05.0 mem=2520.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.7 real=0:00:05.0 mem=2520.2M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-28.277|
|reg2cgate                    |-0.278| -0.278|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.278| -0.278|
|All Paths                    |-0.995|-28.555|
+-----------------------------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.278ns TNS -0.278ns; reg2reg* WNS -0.000ns TNS -0.000ns; HEPG WNS -0.278ns TNS -0.278ns; all paths WNS -0.995ns TNS -28.268ns; Real time 0:05:11
** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.555 Density 42.61

*** Starting refinePlace (0:22:20 mem=2520.2M) ***
Total net bbox length = 9.628e+05 (4.601e+05 5.027e+05) (ext = 4.011e+04)
Density distribution unevenness ratio = 39.880%
Move report: Detail placement moves 138 insts, mean move: 0.47 um, max move: 2.43 um
	Max move on inst (I_CONTEXT_MEM/FE_OCPC6999_n322): (524.55, 501.60) --> (523.79, 499.93)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2535.5MB
Summary Report:
Instances move: 138 (out of 47271 movable)
Instances flipped: 0
Mean displacement: 0.47 um
Max displacement: 2.43 um (Instance: I_CONTEXT_MEM/FE_OCPC6999_n322) (524.552, 501.6) -> (523.792, 499.928)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: INVX4_LVT
Total net bbox length = 9.628e+05 (4.601e+05 5.027e+05) (ext = 4.011e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2535.5MB
*** Finished refinePlace (0:22:23 mem=2535.5M) ***
*** maximum move = 2.43 um ***
*** Finished re-routing un-routed nets (2535.5M) ***


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2535.5M) ***
** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.555 Density 42.61
OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-28.277|
|reg2cgate                    |-0.278| -0.278|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.278| -0.278|
|All Paths                    |-0.995|-28.555|
+-----------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:16.1 real=0:00:16.0 mem=2535.5M) ***

*** SetupOpt [finish] : cpu/real = 0:00:23.7/0:00:23.7 (1.0), totSession cpu/real = 0:22:24.5/0:22:58.1 (1.0), mem = 2500.5M
End: GigaOpt Optimization in TNS mode
Begin: GigaOpt Optimization in WNS mode
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:25.5/0:22:59.1 (1.0), mem = 2405.5M

*info: 249 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1024 no-driver nets excluded.
*info: 249 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.555 Density 42.61
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-28.277|
|reg2cgate                    |-0.278| -0.278|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.278| -0.278|
|All Paths                    |-0.995|-28.555|
+-----------------------------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.278ns TNS -0.278ns; reg2reg* WNS -0.000ns TNS -0.000ns; HEPG WNS -0.278ns TNS -0.278ns; all paths WNS -0.995ns TNS -28.268ns; Real time 0:05:25
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.278|   -0.995|  -0.278|  -28.555|    42.61%|   0:00:01.0| 2442.6M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.256|   -0.995|  -0.256|  -28.533|    42.61%|   0:00:00.0| 2486.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=2486.3M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|   0.000|   -0.995|   0.000|  -28.533|    42.61%|   0:00:00.0| 2486.3M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_427/D                                |
|   0.005|   -0.995|   0.000|  -28.533|    42.62%|   0:00:03.0| 2486.3M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|   0.007|   -0.995|   0.000|  -28.533|    42.62%|   0:00:01.0| 2486.3M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|   0.013|   -0.995|   0.000|  -28.533|    42.62%|   0:00:00.0| 2486.3M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_745/D                                |
|   0.013|   -0.995|   0.000|  -28.533|    42.62%|   0:00:00.0| 2486.3M|test_worst_scenario|  reg2reg| I_BLENDER_0/R_745/D                                |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:04.0 mem=2486.3M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.995|   -0.995| -28.277|  -28.533|    42.62%|   0:00:00.0| 2486.3M|test_worst_scenario|  reg2out| sd_DQ_out[29]                                      |
|  -0.919|   -0.919| -27.840|  -28.095|    42.62%|   0:00:01.0| 2486.3M|func_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
|  -0.919|   -0.919| -27.764|  -28.020|    42.63%|   0:00:00.0| 2489.3M|func_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
|  -0.918|   -0.918| -27.764|  -28.020|    42.63%|   0:00:00.0| 2489.3M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2489.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:06.0 mem=2489.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:31
** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -28.020 Density 42.63

*** Starting refinePlace (0:22:41 mem=2489.3M) ***
Total net bbox length = 9.631e+05 (4.603e+05 5.028e+05) (ext = 4.005e+04)
Density distribution unevenness ratio = 39.876%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2489.3MB
Move report: Detail placement moves 227 insts, mean move: 0.51 um, max move: 3.19 um
	Max move on inst (I_BLENDER_1/FE_RC_387_0): (81.62, 322.70) --> (83.14, 321.02)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2499.7MB
Summary Report:
Instances move: 227 (out of 47295 movable)
Instances flipped: 0
Mean displacement: 0.51 um
Max displacement: 3.19 um (Instance: I_BLENDER_1/FE_RC_387_0) (81.624, 322.696) -> (83.144, 321.024)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX1_LVT
Total net bbox length = 9.632e+05 (4.603e+05 5.029e+05) (ext = 4.005e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2499.7MB
*** Finished refinePlace (0:22:42 mem=2499.7M) ***
*** maximum move = 3.19 um ***
*** Finished re-routing un-routed nets (2499.7M) ***


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2499.7M) ***
** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -28.020 Density 42.63
OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:35
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.256|   -0.918|  -0.256|  -28.020|    42.63%|   0:00:00.0| 2499.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.256|   -0.918|  -0.256|  -28.020|    42.63%|   0:00:00.0| 2499.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2499.7M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.918|   -0.918| -27.764|  -28.020|    42.63%|   0:00:00.0| 2499.7M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
|  -0.918|   -0.918| -27.764|  -28.020|    42.63%|   0:00:00.0| 2499.7M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2499.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:00.0 mem=2499.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:37
OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:12.1 real=0:00:12.0 mem=2499.7M) ***

*** SetupOpt [finish] : cpu/real = 0:00:19.7/0:00:19.7 (1.0), totSession cpu/real = 0:22:45.2/0:23:18.8 (1.0), mem = 2464.6M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:45.5/0:23:19.1 (1.0), mem = 2407.6M

*info: 249 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1024 no-driver nets excluded.
*info: 249 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -28.020 Density 42.63
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:45
Active Path Group: reg2cgate  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.256|   -0.918|  -0.256|  -28.020|    42.63%|   0:00:01.0| 2444.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.256|   -0.918|  -0.256|  -28.020|    42.63%|   0:00:00.0| 2490.4M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2490.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2490.4M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:46
OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
NDR CTS_RULE has 131 constrained nets 
Layer 3 has 118 constrained nets 
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2490.4M) ***

*** SetupOpt [finish] : cpu/real = 0:00:09.0/0:00:09.0 (1.0), totSession cpu/real = 0:22:54.5/0:23:28.1 (1.0), mem = 2455.3M
End: GigaOpt Optimization in TNS mode
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.

Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:55.8/0:23:29.3 (1.0), mem = 2428.4M
Usable buffer cells for single buffer setup transform:
NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT (always-on) AOBUFX2_LVT (always-on) AOBUFX1_LVT (always-on) AOBUFX4_RVT (always-on) AOBUFX2_RVT (always-on) AOBUFX1_RVT (always-on) AOBUFX4_HVT (always-on) AOBUFX2_HVT (always-on) AOBUFX1_HVT (always-on) 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack -0.918  TNS Slack -28.020 Density 42.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    42.63%|        -|  -0.918| -28.020|   0:00:00.0| 2428.4M|
|    42.63%|        4|  -0.919| -28.020|   0:00:04.0| 2469.1M|
|    42.63%|        0|  -0.919| -28.020|   0:00:00.0| 2469.1M|
|    42.56%|      119|  -0.919| -28.020|   0:00:07.0| 2469.1M|
|    42.52%|      278|  -0.919| -27.902|   0:00:05.0| 2469.1M|
|    42.52%|        7|  -0.919| -27.902|   0:00:01.0| 2469.1M|
|    42.52%|        0|  -0.919| -27.902|   0:00:01.0| 2469.1M|
|    42.52%|        0|  -0.919| -27.902|   0:00:00.0| 2469.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.918  TNS Slack -27.902 Density 42.52
**** Begin NDR-Layer Usage Statistics ****
NDR CTS_RULE has 131 constrained nets 
Layer 3 has 118 constrained nets 
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:19.6) (real = 0:00:20.0) **

*** Starting refinePlace (0:23:16 mem=2485.1M) ***
Total net bbox length = 9.625e+05 (4.600e+05 5.025e+05) (ext = 4.014e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2485.1MB
Summary Report:
Instances move: 0 (out of 47167 movable)
Instances flipped: 8
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.625e+05 (4.600e+05 5.025e+05) (ext = 4.014e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2485.1MB
*** Finished refinePlace (0:23:19 mem=2485.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2485.1M) ***


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:05.0 mem=2485.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:24.3/0:00:24.3 (1.0), totSession cpu/real = 0:23:20.1/0:23:53.7 (1.0), mem = 2485.1M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2412.04M, totSessionCpu=0:23:20).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2428.22 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2428.22 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 249  Num Prerouted Wires = 20379
[NR-eGR] Read numTotalNets=50037  numIgnoredNets=249
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49788 
[NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49788 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.17% H + 0.03% V. EstWL: 9.918705e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       161( 0.11%)        35( 0.02%)        44( 0.03%)         3( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)      1237( 0.86%)        65( 0.05%)        17( 0.01%)         0( 0.00%)   ( 0.92%) 
[NR-eGR]      M4  (4)        44( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       428( 0.30%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M6  (6)        71( 0.03%)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)       241( 0.11%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2185( 0.15%)       110( 0.01%)        61( 0.00%)         3( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.117000e+00um, number of vias: 182054
[NR-eGR]     M2  (2V) length: 2.851223e+05um, number of vias: 244135
[NR-eGR]     M3  (3H) length: 3.365663e+05um, number of vias: 80266
[NR-eGR]     M4  (4V) length: 1.846342e+05um, number of vias: 20162
[NR-eGR]     M5  (5H) length: 1.187299e+05um, number of vias: 6708
[NR-eGR]     M6  (6V) length: 1.131591e+05um, number of vias: 2986
[NR-eGR]     M7  (7H) length: 5.863591e+04um, number of vias: 469
[NR-eGR]     M8  (8V) length: 1.107213e+04um, number of vias: 181
[NR-eGR]     M9  (9H) length: 6.073603e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.113996e+06um, number of vias: 536961
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.33 sec, Real: 3.33 sec, Curr Mem: 2379.18 MB )
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47452 and nets=51091 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2368.176M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2375.46)
Total number of fetched objects 55207
End delay calculation. (MEM=2434.77 CPU=0:00:11.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2434.77 CPU=0:00:15.4 REAL=0:00:15.0)
Begin: GigaOpt postEco DRV Optimization
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:48.7/0:24:22.1 (1.0), mem = 2434.8M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    29|    29|    -0.02|    54|   108|    -0.00|     0|     0|     0|     0|    -0.96|   -28.07|       0|       0|       0|  42.52|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.96|   -28.02|      43|       0|      40|  42.55| 0:00:01.0|  2494.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.96|   -28.02|       0|       0|       0|  42.55| 0:00:00.0|  2494.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
NDR CTS_RULE has 131 constrained nets 
Layer 3 has 118 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:05.0 mem=2494.1M) ***


*** Starting refinePlace (0:24:02 mem=2510.1M) ***
Total net bbox length = 9.627e+05 (4.600e+05 5.026e+05) (ext = 4.014e+04)
Move report: Detail placement moves 71 insts, mean move: 1.44 um, max move: 4.71 um
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6888_DQ_out_0_10): (391.25, 232.41) --> (394.29, 230.74)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2510.1MB
Summary Report:
Instances move: 71 (out of 47210 movable)
Instances flipped: 0
Mean displacement: 1.44 um
Max displacement: 4.71 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6888_DQ_out_0_10) (391.248, 232.408) -> (394.288, 230.736)
	Length: 12 sites, height: 1 rows, site name: unit, cell type: INVX8_LVT
Total net bbox length = 9.627e+05 (4.601e+05 5.026e+05) (ext = 4.014e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2510.1MB
*** Finished refinePlace (0:24:05 mem=2510.1M) ***
*** maximum move = 4.71 um ***
*** Finished re-routing un-routed nets (2510.1M) ***


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2510.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:17.7/0:00:17.7 (1.0), totSession cpu/real = 0:24:06.4/0:24:39.8 (1.0), mem = 2475.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.169 -> -0.177 (bump = 0.008)
GigaOpt: WNS bump threshold: -10.9
Begin: GigaOpt postEco optimization
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:06.9/0:24:40.3 (1.0), mem = 2475.0M

*info: 249 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1024 no-driver nets excluded.
*info: 249 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.962 TNS Slack -28.019 Density 42.55
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.962|-27.737|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      |-0.011| -0.025|
|HEPG                         |-0.257| -0.283|
|All Paths                    |-0.962|-28.019|
+-----------------------------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS -0.011ns TNS -0.026ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.962ns TNS -27.731ns; Real time 0:07:06
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.257|   -0.962|  -0.283|  -28.019|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.257|   -0.962|  -0.283|  -28.019|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2510.1M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.011|   -0.962|  -0.025|  -28.019|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|   0.000|   -0.962|   0.000|  -27.994|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2510.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.962|   -0.962| -27.737|  -27.994|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
|  -0.953|   -0.953| -27.727|  -27.985|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2510.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2510.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.727|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.985|
+-----------------------------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.697ns; Real time 0:07:07
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.985 Density 42.55

*** Starting refinePlace (0:24:16 mem=2510.1M) ***
Total net bbox length = 9.627e+05 (4.601e+05 5.026e+05) (ext = 4.014e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2510.1MB
Summary Report:
Instances move: 0 (out of 47211 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.627e+05 (4.601e+05 5.026e+05) (ext = 4.014e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2510.1MB
*** Finished refinePlace (0:24:19 mem=2510.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2510.1M) ***


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:05.0 mem=2510.1M) ***
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.985 Density 42.55
OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.727|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.985|
+-----------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:07.1 real=0:00:07.0 mem=2510.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:13.9/0:00:13.9 (1.0), totSession cpu/real = 0:24:20.8/0:24:54.2 (1.0), mem = 2475.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.169 -> -0.172 (bump = 0.003)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -27.902 -> -27.985
Begin: GigaOpt TNS recovery
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:21.9/0:24:55.3 (1.0), mem = 2475.0M

*info: 249 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1024 no-driver nets excluded.
*info: 249 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.985 Density 42.55
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.727|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.985|
+-----------------------------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.697ns; Real time 0:07:20
Active Path Group: reg2cgate  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.257|   -0.953|  -0.257|  -27.985|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.257|   -0.953|  -0.257|  -27.985|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2510.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.953|   -0.953| -27.727|  -27.985|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
|  -0.953|   -0.953| -27.332|  -27.589|    42.56%|   0:00:01.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[16]                                      |
|  -0.953|   -0.953| -27.292|  -27.550|    42.56%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[0]                                       |
|  -0.953|   -0.953| -27.260|  -27.517|    42.56%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[22]                                      |
|  -0.953|   -0.953| -27.257|  -27.514|    42.56%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[12]                                      |
|  -0.953|   -0.953| -27.231|  -27.488|    42.56%|   0:00:01.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[4]                                       |
|  -0.953|   -0.953| -27.215|  -27.472|    42.57%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[10]                                      |
|  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[21]                                      |
|  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=2510.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:02.0 mem=2510.1M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.177ns; Real time 0:07:23
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.465 Density 42.57

*** Starting refinePlace (0:24:33 mem=2510.1M) ***
Total net bbox length = 9.628e+05 (4.601e+05 5.027e+05) (ext = 4.014e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2510.1MB
Summary Report:
Instances move: 0 (out of 47214 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.628e+05 (4.601e+05 5.027e+05) (ext = 4.014e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2510.1MB
*** Finished refinePlace (0:24:35 mem=2510.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2510.1M) ***


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:05.0 mem=2510.1M) ***
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.465 Density 42.57
OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:08.4 real=0:00:08.0 mem=2510.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:15.2/0:00:15.1 (1.0), totSession cpu/real = 0:24:37.0/0:25:10.4 (1.0), mem = 2475.0M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.102%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:37.3/0:25:10.6 (1.0), mem = 2475.0M

*info: 249 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1024 no-driver nets excluded.
*info: 249 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.465 Density 42.57
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.177ns; Real time 0:07:36
Active Path Group: reg2cgate  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.257|   -0.953|  -0.257|  -27.465|    42.57%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.257|   -0.953|  -0.257|  -27.465|    42.57%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2510.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:01.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
|  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[10]                                      |
|  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2510.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2510.1M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.177ns; Real time 0:07:37
OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2510.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:08.5/0:00:08.5 (1.0), totSession cpu/real = 0:24:45.8/0:25:19.1 (1.0), mem = 2475.0M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9410
  Dominating TNS: -27.208

 test_worst_scenario
  Dominating endpoints: 2856
  Dominating TNS: -0.257

**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47499 and nets=51138 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2383.430M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2413.80 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2413.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 249  Num Prerouted Wires = 20379
[NR-eGR] Read numTotalNets=50084  numIgnoredNets=249
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49835 
[NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49835 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.03% V. EstWL: 9.919408e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       212( 0.15%)        46( 0.03%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)      1340( 0.94%)        17( 0.01%)         0( 0.00%)   ( 0.95%) 
[NR-eGR]      M4  (4)        42( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       433( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M6  (6)        92( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)       241( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2362( 0.16%)        63( 0.00%)         1( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.58 sec, Real: 1.58 sec, Curr Mem: 2433.91 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2423.91)
Total number of fetched objects 55254
End delay calculation. (MEM=2473.67 CPU=0:00:11.6 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2473.67 CPU=0:00:16.1 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:21.4 real=0:00:21.0 totSessionCpu=0:25:11 mem=2473.7M)
**WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:58, real = 0:03:57, mem = 2028.9M, totSessionCpu=0:25:12 **


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.942  |  0.000  | -0.257  |  1.323  | -0.942  | -0.288  |  1.291  |
|           TNS (ns):| -26.799 |  0.000  | -0.257  |  0.000  | -26.541 | -4.657  |  0.000  |
|    Violating Paths:|   33    |    0    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.511%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:04, real = 0:04:05, mem = 2021.7M, totSessionCpu=0:25:18 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
WARNING   IMPEXT-6140      14451  The RC table is not interpolated for wir...
WARNING   IMPSC-1138          55  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1750           1  scanReorder is running on autoFlow mode,...
WARNING   IMPOPT-3555          1  Final critical path includes at least on...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2342       20  Unfixable transition violation found at ...
WARNING   IMPCCOPT-4144        8  The SDC clock %s has source pin %s, whic...
WARNING   IMPCCOPT-1361       30  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2387        2  CCOpt found %u clock tree hnets marked a...
WARNING   IMPCCOPT-1127        8  The skew group %s has been identified as...
WARNING   IMPCCOPT-1183       20  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-2256        1  CCOpt post-route optimization found lega...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 14607 warning(s), 0 error(s)

#% End ccopt_design (date=05/28 17:59:25, total cpu=0:08:11, real=0:08:11, peak res=2114.1M, current mem=1909.9M)
<CMD> setAnalysisMode -analysisType onChipVariation
Deleting AAE DB due to SOCV option changes -------------------------------
<CMD> setAnalysisMode -cppr both
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1786.8M, totSessionCpu=0:25:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.

**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1838.0M, totSessionCpu=0:25:24 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;

Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2269.3M)

GigaOpt Hold Optimizer is used
AAE DB initialization (MEM=2309.59 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:27 mem=2347.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=6)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55254
End delay calculation. (MEM=0 CPU=0:00:12.0 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:16.6 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:20.6 real=0:00:20.0 totSessionCpu=0:00:23.5 mem=0.0M)

Active hold views:
 func_best_scenario
  Dominating endpoints: 9883
  Dominating TNS: -10.736

 test_best_scenario
  Dominating endpoints: 4824
  Dominating TNS: -1.089

Done building cte hold timing graph (fixHold) cpu=0:00:26.5 real=0:00:26.0 totSessionCpu=0:00:26.5 mem=0.0M ***
Done building hold timer [4912 node(s), 5572 edge(s), 2 view(s)] (fixHold) cpu=0:00:28.8 real=0:00:28.0 totSessionCpu=0:00:28.8 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:28.8/0:00:28.7 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2353)
Total number of fetched objects 55254
End delay calculation. (MEM=2457.32 CPU=0:00:12.0 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2392.09 CPU=0:00:16.5 REAL=0:00:17.0)
*** Done Building Timing Graph (cpu=0:00:20.4 real=0:00:20.0 totSessionCpu=0:26:16 mem=2392.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:50.4 real=0:00:51.0 totSessionCpu=0:26:17 mem=2392.1M ***
Restoring Auto Hold Views:  func_best_scenario test_best_scenario
Restoring Active Hold Views:  test_best_scenario func_best_scenario 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 57.6 ps, libStdDelay = 10.9 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: test_worst_scenario func_worst_scenario


------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.048  | -0.259  |  1.318  | -0.950  | -0.293  |  1.287  |
|           TNS (ns):| -27.410 | -0.388  | -0.259  |  0.000  | -26.763 | -4.983  |  0.000  |
|    Violating Paths:|   67    |   34    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.300  |  0.002  |  0.144  | -0.300  |  0.028  |  0.297  | -0.081  |
|           TNS (ns):| -11.826 |  0.000  |  0.000  | -11.582 |  0.000  |  0.000  | -0.244  |
|    Violating Paths:|   91    |    0    |    0    |   86    |    0    |    0    |    5    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.511%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 1884.4M, totSessionCpu=0:26:23 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:22.9/0:26:58.6 (1.0), mem = 2352.1M
*info: Run optDesign holdfix with 1 thread.
Info: 249 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.


*** Starting Core Fixing (fixHold) cpu=0:00:57.9 real=0:00:59.0 totSessionCpu=0:26:25 mem=2533.7M density=42.566% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.300|   -11.82|      91|          0|       0(     0)|    42.57%|   0:00:00.0|  2533.7M|
|   1|  -0.300|   -11.82|      91|          0|       0(     0)|    42.57%|   0:00:00.0|  2533.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.300|   -11.82|      91|          0|       0(     0)|    42.57%|   0:00:00.0|  2533.7M|
|   1|  -0.263|   -10.02|      53|         34|       0(     0)|    42.59%|   0:00:01.0|  2541.7M|
|   2|  -0.264|    -9.48|      49|          7|       0(     0)|    42.59%|   0:00:00.0|  2541.7M|
|   3|  -0.240|    -8.58|      48|          4|       0(     0)|    42.59%|   0:00:00.0|  2541.7M|
|   4|  -0.206|    -7.13|      46|          3|       0(     0)|    42.59%|   0:00:01.0|  2541.7M|
|   5|  -0.182|    -6.09|      44|          2|       0(     0)|    42.59%|   0:00:00.0|  2541.7M|
|   6|  -0.159|    -5.07|      44|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
|   7|  -0.135|    -4.07|      44|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
|   8|  -0.112|    -3.07|      41|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
|   9|  -0.088|    -2.17|      40|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
|  10|  -0.065|    -1.28|      37|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
|  11|  -0.055|    -0.55|      23|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
|  12|  -0.055|    -0.19|       9|          1|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
|  13|  -0.055|    -0.07|       2|          1|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 64 cells added for Phase I


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because it is clock net.

Resizing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because it is clock net.


*** Finished Core Fixing (fixHold) cpu=0:01:03 real=0:01:03 totSessionCpu=0:26:30 mem=2541.7M density=42.603% ***

*info:
*info: Added a total of 64 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           32 cells of type 'NBUFFX2_HVT' used
*info:           28 cells of type 'NBUFFX2_LVT' used
*info:            4 cells of type 'NBUFFX2_RVT' used


*** Starting refinePlace (0:26:31 mem=2557.7M) ***
Total net bbox length = 9.629e+05 (4.602e+05 5.027e+05) (ext = 4.010e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2557.7MB
Summary Report:
Instances move: 0 (out of 47278 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.629e+05 (4.602e+05 5.027e+05) (ext = 4.010e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2557.7MB
*** Finished refinePlace (0:26:33 mem=2557.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2557.7M) ***


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2557.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:08 real=0:01:09 totSessionCpu=0:26:35 mem=2557.7M density=42.603%) ***
*** HoldOpt [finish] : cpu/real = 0:00:12.3/0:00:12.2 (1.0), totSession cpu/real = 0:26:35.2/0:27:10.8 (1.0), mem = 2522.6M
**INFO: total 64 insts, 0 nets marked don't touch
**INFO: total 64 insts, 0 nets marked don't touch DB property
**INFO: total 64 insts, 0 nets unmarked don't touch


*** Steiner Routed Nets: 0.299%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.195 -> -0.195 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00545
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.195 -> -0.195 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.299%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.195 -> -0.195 (bump = 0.0, threshold = 0.00545)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9432
  Dominating TNS: -27.444

 test_worst_scenario
  Dominating endpoints: 2859
  Dominating TNS: -0.259

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2466.96 MB )
[NR-eGR] Read 94267 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2466.96 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 94267
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 249  Num Prerouted Wires = 20379
[NR-eGR] Read numTotalNets=50148  numIgnoredNets=249
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49899 
[NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49899 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.16% H + 0.02% V. EstWL: 9.920795e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       210( 0.15%)        44( 0.03%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)      1348( 0.94%)        17( 0.01%)         0( 0.00%)   ( 0.95%) 
[NR-eGR]      M4  (4)        40( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       430( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M6  (6)        87( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)       251( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2369( 0.16%)        61( 0.00%)         1( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.64 sec, Real: 1.64 sec, Curr Mem: 2487.08 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
**WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 1899.7M, totSessionCpu=0:26:40 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=13.4062)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55318
End delay calculation. (MEM=0 CPU=0:00:11.5 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:15.8 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:19.5 real=0:00:20.0 totSessionCpu=0:00:50.3 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:23.2/0:00:23.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2398.41)
Total number of fetched objects 55318
End delay calculation. (MEM=2466.12 CPU=0:00:11.8 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2466.12 CPU=0:00:16.1 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:22.5 real=0:00:22.0 totSessionCpu=0:27:25 mem=2466.1M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.048  | -0.259  |  0.205  | -0.950  | -0.293  |  1.287  |
|           TNS (ns):| -27.410 | -0.388  | -0.259  |  0.000  | -26.763 | -4.983  |  0.000  |
|    Violating Paths:|   67    |   34    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.002  |  0.144  |  0.001  |  0.028  |  0.297  | -0.055  |
|           TNS (ns):| -0.071  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.071  |
|    Violating Paths:|    2    |    0    |    0    |    0    |    0    |    0    |    2    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.547%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:12, real = 0:02:15, mem = 2037.1M, totSessionCpu=0:27:31 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.6 real=0:00:00.6)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2348.1M)


------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.048  | -0.259  |  0.205  | -0.950  | -0.293  |  1.287  |
|           TNS (ns):| -27.410 | -0.388  | -0.259  |  0.000  | -26.763 | -4.983  |  0.000  |
|    Violating Paths:|   67    |   34    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.259  |  0.230  | -0.259  |  0.406  | -0.000  |  0.165  | 14.362  |
|                    | -0.260  | -0.000  | -0.259  |  0.000  | -0.000  |  0.000  | -0.000  |
|                    |    2    |    0    |    1    |    0    |    1    |    0    |    0    |
|                    |  5986   |  5812   |    8    |   54    |   116   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.950  | -0.048  |  0.473  |  0.205  | -0.950  | -0.293  |  1.287  |
|                    | -27.151 | -0.388  |  0.000  |  0.000  | -26.763 | -4.983  |  0.000  |
|                    |   66    |   34    |    0    |    0    |   32    |   32    |    0    |
|                    |  9876   |  9640   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.547%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 11.29 sec
Total Real time: 13.0 sec
Total Memory Usage: 2348.296875 Mbytes
<CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2295.3M)

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2316.62)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55318
End delay calculation. (MEM=2384.32 CPU=0:00:11.8 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2384.32 CPU=0:00:16.1 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:21.5 real=0:00:22.0 totSessionCpu=0:28:09 mem=2384.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.002  |  0.144  |  0.001  |  0.028  |  0.297  | -0.055  |
|           TNS (ns):| -0.071  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.071  |
|    Violating Paths:|    2    |    0    |    0    |    0    |    0    |    0    |    2    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  |  0.004  |  0.004  |  1.432  |  0.005  |  0.028  |  0.297  |  0.004  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  5951   |  5796   |    8    |   41    |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.055  |  0.002  |  0.144  |  0.001  |  0.028  |  0.297  | -0.055  |
|                    | -0.071  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.071  |
|                    |    2    |    0    |    0    |    0    |    0    |    0    |    2    |
|                    |  9883   |  9647   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.547%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 25.85 sec
Total Real time: 25.0 sec
Total Memory Usage: 2296.46875 Mbytes
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.postcts.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.postcts.summary.rpt
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.postcts.summary.rpt.
<CMD> saveDesign ORCA_TOP_postcts.innovus
#% Begin save design ... (date=05/28 18:02:25, mem=1867.9M)
% Begin Save ccopt configuration ... (date=05/28 18:02:25, mem=1867.9M)
% End Save ccopt configuration ... (date=05/28 18:02:25, total cpu=0:00:00.3, real=0:00:00.0, peak res=1868.5M, current mem=1868.5M)
% Begin Save netlist data ... (date=05/28 18:02:25, mem=1868.5M)
Writing Binary DB to ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 18:02:25, total cpu=0:00:00.2, real=0:00:01.0, peak res=1868.5M, current mem=1868.5M)
Saving congestion map file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 18:02:26, mem=1869.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 18:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.5M, current mem=1869.5M)
% Begin Save clock tree data ... (date=05/28 18:02:28, mem=1869.5M)
% End Save clock tree data ... (date=05/28 18:02:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.5M, current mem=1869.5M)
Saving preference file ORCA_TOP_postcts.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 18:02:29, mem=1869.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 18:02:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1869.7M, current mem=1869.7M)
Saving PG file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2296.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/28 18:02:29, mem=1869.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
func_worst_scenario
% End Save placement data ... (date=05/28 18:02:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1869.7M, current mem=1869.7M)
% Begin Save routing data ... (date=05/28 18:02:29, mem=1869.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2296.5M) ***
% End Save routing data ... (date=05/28 18:02:30, total cpu=0:00:00.6, real=0:00:01.0, peak res=1869.9M, current mem=1869.9M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_23_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2299.5M) ***
#Saving pin access data to file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.apa ...
#
Saving rc congestion map ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
% Begin Save power constraints data ... (date=05/28 18:02:32, mem=1870.5M)
% End Save power constraints data ... (date=05/28 18:02:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1870.5M, current mem=1870.5M)
cmin cmax
Generated self-contained design ORCA_TOP_postcts.innovus.dat.tmp
#% End save design ... (date=05/28 18:02:35, total cpu=0:00:06.5, real=0:00:10.0, peak res=1870.9M, current mem=1870.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          56  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 56 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
<CMD> routeDesign
#% Begin routeDesign (date=05/28 18:02:35, mem=1870.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1870.88 (MB), peak = 2114.12 (MB)
#cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

Begin checking placement ... (start mem=2291.5M, init mem=2303.2M)
*info: Placed = 47563          (Fixed = 381)
*info: Unplaced = 0           
Placement Density:42.55%(153050/359717)
Placement Density (including fixed std cells):42.64%(153634/360301)
PowerDomain Density <PD_RISC_CORE>:5.42%(6003/110803)
PowerDomain Density <PD_ORCA_TOP>:59.08%(147047/248915)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2291.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (249) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2291.5M) ***
#Start route 249 clock and analog nets...
% Begin globalDetailRoute (date=05/28 18:02:36, mem=1871.5M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
#setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
#Start globalDetailRoute on Sun May 28 18:02:36 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=50953
#need_extraction net=50953 (total=51202)
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun May 28 18:02:39 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 581 nets.
#Voltage range [0.000 - 0.750] has 50178 nets.
#Voltage range [0.750 - 0.750] has 2 nets.
#Voltage range [0.000 - 0.950] has 436 nets.
#Voltage range [0.750 - 0.950] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1933.19 (MB), peak = 2114.12 (MB)
#Merging special wires: starts on Sun May 28 18:02:40 2023 with memory = 1934.96 (MB), peak = 2114.12 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.27 (MB)
#Total memory = 1945.39 (MB)
#Peak memory = 2114.12 (MB)
#
#Finished routing data preparation on Sun May 28 18:02:43 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 34.23 (MB)
#Total memory = 1945.39 (MB)
#Peak memory = 2114.12 (MB)
#
#
#Start global routing on Sun May 28 18:02:43 2023
#
#
#Start global routing initialization on Sun May 28 18:02:43 2023
#
#Number of eco nets is 23
#
#Start global routing data preparation on Sun May 28 18:02:43 2023
#
#Start routing resource analysis on Sun May 28 18:02:43 2023
#
#Routing resource analysis is done on Sun May 28 18:02:44 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3212        1853       32190    56.15%
#  M2             V        3413        1981       32190    35.95%
#  M3             H        1608         925       32190    35.97%
#  M4             V        1707         990       32190    36.21%
#  M5             H         805         461       32190    35.68%
#  M6             V        1348           0       32190     0.15%
#  M7             H         586          47       32190     0.00%
#  M8             V         621          53       32190     1.23%
#  M9             H         316           0       32190     0.57%
#  MRDL           V         165           0       32190    10.81%
#  --------------------------------------------------------------
#  Total                  13782      19.81%      321900    21.27%
#
#  118 nets (0.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 28 18:02:44 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1951.77 (MB), peak = 2114.12 (MB)
#
#
#Global routing initialization is done on Sun May 28 18:02:44 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1954.55 (MB), peak = 2114.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1999.24 (MB), peak = 2114.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1999.43 (MB), peak = 2114.12 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1999.94 (MB), peak = 2114.12 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2000.33 (MB), peak = 2114.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1052 (skipped).
#Total number of nets with skipped attribute = 49901 (skipped).
#Total number of routable nets = 249.
#Total number of nets in the design = 51202.
#
#23 routable nets have only global wires.
#226 routable nets have only detail routed wires.
#49901 skipped nets have only detail routed wires.
#23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#226 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 23               0  
#     CTS_RULE                  0               0  
#------------------------------------------------
#        Total                 23               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                118            0              0           49901  
#     CTS_RULE                  0          131            131               0  
#----------------------------------------------------------------------------
#        Total                118          131            131           49901  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  MRDL          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 70504 um.
#Total half perimeter of net bounding box = 54652 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 735 um.
#Total wire length on LAYER M3 = 14256 um.
#Total wire length on LAYER M4 = 23005 um.
#Total wire length on LAYER M5 = 10874 um.
#Total wire length on LAYER M6 = 20795 um.
#Total wire length on LAYER M7 = 793 um.
#Total wire length on LAYER M8 = 43 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 17116
#Up-Via Summary (total 17116):
#           
#-----------------------
# M1               5650
# M2               5443
# M3               4788
# M4                700
# M5                437
# M6                 64
# M7                 34
#-----------------------
#                 17116 
#
#Total number of involved priority nets 23
#Maximum src to sink distance for priority net 376.2
#Average of max src_to_sink distance for priority net 123.9
#Average of ave src_to_sink distance for priority net 65.8
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 54.93 (MB)
#Total memory = 2000.33 (MB)
#Peak memory = 2114.12 (MB)
#
#Finished global routing on Sun May 28 18:02:45 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.25 (MB), peak = 2114.12 (MB)
#Start Track Assignment.
#Done with 5 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 70535 um.
#Total half perimeter of net bounding box = 54652 um.
#Total wire length on LAYER M1 = 7 um.
#Total wire length on LAYER M2 = 735 um.
#Total wire length on LAYER M3 = 14283 um.
#Total wire length on LAYER M4 = 23005 um.
#Total wire length on LAYER M5 = 10874 um.
#Total wire length on LAYER M6 = 20795 um.
#Total wire length on LAYER M7 = 793 um.
#Total wire length on LAYER M8 = 43 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 17116
#Up-Via Summary (total 17116):
#           
#-----------------------
# M1               5650
# M2               5443
# M3               4788
# M4                700
# M5                437
# M6                 64
# M7                 34
#-----------------------
#                 17116 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1982.95 (MB), peak = 2114.12 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 71.99 (MB)
#Total memory = 1983.16 (MB)
#Peak memory = 2114.12 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 24.4% of the total area was rechecked for DRC, and 3.9% required routing.
#   number of violations = 0
#1310 out of 47563 instances (2.8%) need to be verified(marked ipoed), dirty area = 0.8%.
#21.8% of the total area is being checked for drcs
#21.8% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 2123.73 (MB), peak = 2135.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 70592 um.
#Total half perimeter of net bounding box = 54652 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 1094 um.
#Total wire length on LAYER M3 = 14341 um.
#Total wire length on LAYER M4 = 22718 um.
#Total wire length on LAYER M5 = 10805 um.
#Total wire length on LAYER M6 = 20795 um.
#Total wire length on LAYER M7 = 793 um.
#Total wire length on LAYER M8 = 43 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 16850
#Up-Via Summary (total 16850):
#           
#-----------------------
# M1               5664
# M2               5347
# M3               4614
# M4                690
# M5                437
# M6                 64
# M7                 34
#-----------------------
#                 16850 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -12.36 (MB)
#Total memory = 1970.80 (MB)
#Peak memory = 2135.16 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -12.36 (MB)
#Total memory = 1970.80 (MB)
#Peak memory = 2135.16 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = 23.92 (MB)
#Total memory = 1895.46 (MB)
#Peak memory = 2135.16 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 28 18:03:22 2023
#
% End globalDetailRoute (date=05/28 18:03:22, total cpu=0:00:45.6, real=0:00:46.0, peak res=2135.2M, current mem=1894.7M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=05/28 18:03:22, mem=1894.7M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
#setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
#Start globalDetailRoute on Sun May 28 18:03:22 2023
#
#Generating timing data, please wait...
#50164 total nets, 249 already routed, 249 will ignore in trialRoute
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
#Dump tif for version 2.1
Total number of fetched objects 55318
End delay calculation. (MEM=2428.82 CPU=0:00:12.4 REAL=0:00:12.0)
#Generating timing data took: cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1972.28 (MB), peak = 2135.16 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=51202)
#Start reading timing information from file .timing_file_44576.tif.gz ...
#Read in timing information for 241 ports, 47563 instances from timing file .timing_file_44576.tif.gz.
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Start routing data preparation on Sun May 28 18:03:56 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 581 nets.
#Voltage range [0.000 - 0.750] has 50178 nets.
#Voltage range [0.750 - 0.750] has 2 nets.
#Voltage range [0.000 - 0.950] has 436 nets.
#Voltage range [0.750 - 0.950] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1968.07 (MB), peak = 2135.16 (MB)
#Merging special wires: starts on Sun May 28 18:03:57 2023 with memory = 1969.81 (MB), peak = 2135.16 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
#
#Connectivity extraction summary:
#249 routed net(s) are imported.
#49901 (97.46%) nets are without wires.
#1052 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 51202.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.17 (MB)
#Total memory = 1980.14 (MB)
#Peak memory = 2135.16 (MB)
#
#Finished routing data preparation on Sun May 28 18:03:59 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 32.37 (MB)
#Total memory = 1980.14 (MB)
#Peak memory = 2135.16 (MB)
#
#
#Start global routing on Sun May 28 18:03:59 2023
#
#
#Start global routing initialization on Sun May 28 18:03:59 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun May 28 18:03:59 2023
#
#Start routing resource analysis on Sun May 28 18:04:00 2023
#
#Routing resource analysis is done on Sun May 28 18:04:01 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3212        1853       32190    56.15%
#  M2             V        3413        1981       32190    35.95%
#  M3             H        1608         925       32190    35.97%
#  M4             V        1707         990       32190    36.21%
#  M5             H         805         461       32190    35.68%
#  M6             V        1348           0       32190     0.15%
#  M7             H         586          47       32190     0.00%
#  M8             V         621          53       32190     1.23%
#  M9             H         316           0       32190     0.57%
#  MRDL           V         165           0       32190    10.81%
#  --------------------------------------------------------------
#  Total                  13782      19.81%      321900    21.27%
#
#  118 nets (0.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 28 18:04:01 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1986.59 (MB), peak = 2135.16 (MB)
#
#
#Global routing initialization is done on Sun May 28 18:04:01 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1989.53 (MB), peak = 2135.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2022.25 (MB), peak = 2135.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2091.24 (MB), peak = 2135.16 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2091.25 (MB), peak = 2135.16 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 2126.71 (MB), peak = 2135.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1052 (skipped).
#Total number of routable nets = 50150.
#Total number of nets in the design = 51202.
#
#49901 routable nets have only global wires.
#249 routable nets have only detail routed wires.
#249 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           49901  
#     CTS_RULE               0  
#-----------------------------
#        Total           49901  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                118            0           49901  
#     CTS_RULE                  0          131               0  
#-------------------------------------------------------------
#        Total                118          131           49901  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#  M1           46(0.24%)     11(0.06%)      1(0.01%)      0(0.00%)   (0.30%)
#  M2          103(0.49%)     11(0.05%)      1(0.00%)      1(0.00%)   (0.56%)
#  M3          167(0.80%)     13(0.06%)      1(0.00%)      1(0.00%)   (0.88%)
#  M4            4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  M5           11(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M9            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  MRDL          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    333(0.13%)     35(0.01%)      3(0.00%)      2(0.00%)   (0.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#  Overflow after GR: 0.10% H + 0.05% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |       3481.22 |       3642.89 |
[hotspot] |    M2(V)   |          5.56 |         17.56 |
[hotspot] |    M3(H)   |         16.67 |        123.56 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          4.00 |          6.67 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.89 |          3.56 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] |    M9(H)   |          0.00 |          0.00 |
[hotspot] |   MRDL(V)   |          0.89 |          3.11 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M1)  3481.22 | (M1)  3642.89 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |         14.33 |         30.56 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 14.33/30.56 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    80.25   267.52   100.32   307.65 |       14.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   274.21   494.91   287.58   514.98 |        4.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   147.13   187.26   160.51   200.64 |        3.11   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   147.13    46.81   160.51    60.19 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   127.07   173.89   140.45   187.26 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1184358 um.
#Total half perimeter of net bounding box = 1016806 um.
#Total wire length on LAYER M1 = 41902 um.
#Total wire length on LAYER M2 = 368421 um.
#Total wire length on LAYER M3 = 250747 um.
#Total wire length on LAYER M4 = 189479 um.
#Total wire length on LAYER M5 = 125198 um.
#Total wire length on LAYER M6 = 116054 um.
#Total wire length on LAYER M7 = 65818 um.
#Total wire length on LAYER M8 = 12989 um.
#Total wire length on LAYER M9 = 13513 um.
#Total wire length on LAYER MRDL = 237 um.
#Total number of vias = 314711
#Up-Via Summary (total 314711):
#           
#-----------------------
# M1             171600
# M2              82593
# M3              28387
# M4              19429
# M5               6385
# M6               4307
# M7               1140
# M8                818
# M9                 52
#-----------------------
#                314711 
#
#Max overcon = 11 tracks.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.88%.
#
#Global routing statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = 146.61 (MB)
#Total memory = 2126.75 (MB)
#Peak memory = 2135.16 (MB)
#
#Finished global routing on Sun May 28 18:05:01 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2034.70 (MB), peak = 2135.16 (MB)
#Start Track Assignment.
#Done with 52979 horizontal wires in 2 hboxes and 82594 vertical wires in 2 hboxes.
#Done with 8123 horizontal wires in 2 hboxes and 19434 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1         41373.14 	  6.09%  	  0.00% 	  6.08%
# M2        351786.97 	  0.43%  	  0.00% 	  0.38%
# M3        220205.33 	  0.35%  	  0.00% 	  0.19%
# M4        160814.28 	  0.56%  	  0.00% 	  0.53%
# M5        110363.02 	  0.21%  	  0.00% 	  0.05%
# M6         93784.24 	  0.03%  	  0.00% 	  0.00%
# M7         64027.44 	  0.03%  	  0.00% 	  0.00%
# M8         12564.57 	  0.00%  	  0.00% 	  0.00%
# M9         13350.09 	  0.01%  	  0.00% 	  0.00%
# MRDL         273.32 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1068542.41  	  0.56% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1215410 um.
#Total half perimeter of net bounding box = 1016806 um.
#Total wire length on LAYER M1 = 78323 um.
#Total wire length on LAYER M2 = 362207 um.
#Total wire length on LAYER M3 = 255047 um.
#Total wire length on LAYER M4 = 187188 um.
#Total wire length on LAYER M5 = 124757 um.
#Total wire length on LAYER M6 = 115772 um.
#Total wire length on LAYER M7 = 65589 um.
#Total wire length on LAYER M8 = 12828 um.
#Total wire length on LAYER M9 = 13475 um.
#Total wire length on LAYER MRDL = 225 um.
#Total number of vias = 314711
#Up-Via Summary (total 314711):
#           
#-----------------------
# M1             171600
# M2              82593
# M3              28387
# M4              19429
# M5               6385
# M6               4307
# M7               1140
# M8                818
# M9                 52
#-----------------------
#                314711 
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2080.07 (MB), peak = 2135.16 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:27
#Elapsed time = 00:01:27
#Increased memory = 133.50 (MB)
#Total memory = 2081.27 (MB)
#Peak memory = 2135.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 199
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            8       50       58
#	M2            3       15       18
#	M3            0        0        0
#	M4           61       45      106
#	M5            0        4        4
#	M6            2       10       12
#	M7            0        1        1
#	Totals       74      125      199
#cpu time = 00:07:19, elapsed time = 00:07:18, memory = 2698.73 (MB), peak = 2700.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        5        6
#	M3            0        0        0
#	M4            1        3        4
#	Totals        2        8       10
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2700.93 (MB), peak = 2701.67 (MB)
#start 2nd optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        5        6
#	M3            1        0        1
#	Totals        2        5        7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2700.21 (MB), peak = 2701.67 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2699.86 (MB), peak = 2701.67 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1137915 um.
#Total half perimeter of net bounding box = 1016806 um.
#Total wire length on LAYER M1 = 40790 um.
#Total wire length on LAYER M2 = 363980 um.
#Total wire length on LAYER M3 = 305709 um.
#Total wire length on LAYER M4 = 160066 um.
#Total wire length on LAYER M5 = 79212 um.
#Total wire length on LAYER M6 = 104198 um.
#Total wire length on LAYER M7 = 58400 um.
#Total wire length on LAYER M8 = 12715 um.
#Total wire length on LAYER M9 = 12845 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 367017
#Up-Via Summary (total 367017):
#           
#-----------------------
# M1             186857
# M2             137364
# M3              25834
# M4               8563
# M5               4283
# M6               2835
# M7                820
# M8                461
#-----------------------
#                367017 
#
#Total number of DRC violations = 0
#Cpu time = 00:07:32
#Elapsed time = 00:07:31
#Increased memory = -33.54 (MB)
#Total memory = 2047.88 (MB)
#Peak memory = 2701.67 (MB)
#
#Start Post Route via swapping...
#83.40% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 2050.45 (MB), peak = 2701.67 (MB)
#CELL_VIEW ORCA_TOP,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 249
#Total wire length = 1137915 um.
#Total half perimeter of net bounding box = 1016806 um.
#Total wire length on LAYER M1 = 40790 um.
#Total wire length on LAYER M2 = 363980 um.
#Total wire length on LAYER M3 = 305709 um.
#Total wire length on LAYER M4 = 160066 um.
#Total wire length on LAYER M5 = 79212 um.
#Total wire length on LAYER M6 = 104198 um.
#Total wire length on LAYER M7 = 58400 um.
#Total wire length on LAYER M8 = 12715 um.
#Total wire length on LAYER M9 = 12845 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 367017
#Total number of multi-cut vias = 1692 (  0.5%)
#Total number of single cut vias = 365325 ( 99.5%)
#Up-Via Summary (total 367017):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            186554 ( 99.8%)       303 (  0.2%)     186857
# M2            136994 ( 99.7%)       370 (  0.3%)     137364
# M3             25484 ( 98.6%)       350 (  1.4%)      25834
# M4              8229 ( 96.1%)       334 (  3.9%)       8563
# M5              3950 ( 92.2%)       333 (  7.8%)       4283
# M6              2833 ( 99.9%)         2 (  0.1%)       2835
# M7               820 (100.0%)         0 (  0.0%)        820
# M8               461 (100.0%)         0 (  0.0%)        461
#-----------------------------------------------------------
#               365325 ( 99.5%)      1692 (  0.5%)     367017 
#
#detailRoute Statistics:
#Cpu time = 00:08:12
#Elapsed time = 00:08:11
#Increased memory = -33.03 (MB)
#Total memory = 2048.39 (MB)
#Peak memory = 2701.67 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:10:15
#Elapsed time = 00:10:14
#Increased memory = 23.21 (MB)
#Total memory = 1917.94 (MB)
#Peak memory = 2701.67 (MB)
#Number of warnings = 1
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 28 18:13:35 2023
#
% End globalDetailRoute (date=05/28 18:13:35, total cpu=0:10:15, real=0:10:14, peak res=2701.7M, current mem=1916.6M)
#Default setup view is reset to test_worst_scenario.
#Default setup view is reset to test_worst_scenario.
#routeDesign: cpu time = 00:11:02, elapsed time = 00:11:00, memory = 1858.91 (MB), peak = 2701.67 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          1  Using a captable file is not recommended...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=05/28 18:13:36, total cpu=0:11:02, real=0:11:01, peak res=2701.7M, current mem=1858.9M)
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1858.9M, totSessionCpu=0:39:22 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Enable merging buffers from different footprints for postRoute code for MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1914.7M, totSessionCpu=0:39:27 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

Begin checking placement ... (start mem=2469.8M, init mem=2469.8M)
*info: Placed = 47563          (Fixed = 381)
*info: Unplaced = 0           
Placement Density:42.48%(153050/360301)
Placement Density (including fixed std cells):42.57%(153634/360885)
PowerDomain Density <PD_RISC_CORE>:5.40%(6003/111155)
PowerDomain Density <PD_ORCA_TOP>:59.02%(147047/249146)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2458.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'

Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47563 and nets=51202 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2463.8M)
Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 2675.0M)
Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 2675.0M)
Extracted 30.0004% (CPU Time= 0:00:03.1  MEM= 2675.0M)
Extracted 40.0003% (CPU Time= 0:00:03.5  MEM= 2675.0M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 2675.0M)
Extracted 60.0004% (CPU Time= 0:00:04.4  MEM= 2679.0M)
Extracted 70.0002% (CPU Time= 0:00:05.5  MEM= 2679.0M)
Extracted 80.0003% (CPU Time= 0:00:06.8  MEM= 2679.0M)
Extracted 90.0004% (CPU Time= 0:00:09.2  MEM= 2679.0M)
Extracted 100% (CPU Time= 0:00:11.8  MEM= 2679.0M)
Number of Extracted Resistors     : 829783
Number of Extracted Ground Cap.   : 860983
Number of Extracted Coupling Cap. : 2771904
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2639.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.3  Real Time: 0:00:16.0  MEM: 2639.023M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
AAE DB initialization (MEM=2637.02 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2637.02)
Total number of fetched objects 55318
AAE_INFO-618: Total number of nets in the design is 51202,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2714.04 CPU=0:00:25.8 REAL=0:00:26.0)
End delay calculation (fullDC). (MEM=2648.81 CPU=0:00:28.5 REAL=0:00:28.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2648.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 2648.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2542.02)
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55318. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 853. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1462. 
Total number of fetched objects 55318
AAE_INFO-618: Total number of nets in the design is 51202,  7.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2548.17 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2548.17 CPU=0:00:03.7 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:45.5 real=0:00:45.0 totSessionCpu=0:40:31 mem=2548.2M)


------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.007  | -0.369  | -0.259  |  0.158  | -1.007  | -0.290  |  1.275  |
|           TNS (ns):| -39.811 | -12.422 | -0.259  |  0.000  | -27.130 | -4.288  |  0.000  |
|    Violating Paths:|   152   |   119   |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -0.013   |     48 (48)      |
|   max_tran     |      6 (6)       |   -0.108   |      6 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.547%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 2103.0M, totSessionCpu=0:40:34 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=249, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50953 (unrouted=1052, trialRouted=0, noStatus=0, routed=49901, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1052, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 1 out of 244 (0.41%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.

  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: worst_corner (default: )
    route_type is set for at least one key
    routing_top_min_fanout is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_max_trans_sdc is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
    Clock tree balancer configuration for clock_tree SYS_CLK:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): trunk_type (default: default)
      route_type (top): top_type (default: default)
      routing_top_min_fanout: 10000 (default: unset)
    For power domain PD_RISC_CORE:
      Buffers:     
      Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
      Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
    For power domain PD_ORCA_TOP:
      Buffers:     
      Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
      Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
      Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
      Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
    Top Routing info:
      Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
      Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
      Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
      Slew time target (leaf):    0.300ns
      Slew time target (trunk):   0.300ns
      Slew time target (top):     0.300ns
      Buffer unit delay: 0.488ns
      Buffer max distance: 1320.000um
    Fastest wire driving cells and distances:
      For nets routed with trunk routing rules:
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
      For nets routed with top routing rules:
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
    For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
      Slew time target (leaf):    0.300ns
      Slew time target (trunk):   0.300ns
      Slew time target (top):     0.300ns
      Buffer unit delay: 0.211ns
      Buffer max distance: 1320.000um
    Fastest wire driving cells and distances:
      For nets routed with trunk routing rules:
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
      For nets routed with top routing rules:
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
    
    Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): trunk_type (default: default)
      route_type (top): top_type (default: default)
      routing_top_min_fanout: 10000 (default: unset)
      source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
    For power domain PD_RISC_CORE:
      Buffers:     
      Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
      Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
    For power domain PD_ORCA_TOP:
      Buffers:     
      Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
      Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
      Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
      Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
    Top Routing info:
      Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
      Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
      Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
      Slew time target (leaf):    0.300ns
      Slew time target (trunk):   0.300ns
      Slew time target (top):     0.300ns
      Buffer unit delay: 0.488ns
      Buffer max distance: 1320.000um
    Fastest wire driving cells and distances:
      For nets routed with trunk routing rules:
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
      For nets routed with top routing rules:
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
    For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
      Slew time target (leaf):    0.300ns
      Slew time target (trunk):   0.300ns
      Slew time target (top):     0.300ns
      Buffer unit delay: 0.211ns
      Buffer max distance: 1320.000um
    Fastest wire driving cells and distances:
      For nets routed with trunk routing rules:
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
      For nets routed with top routing rules:
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------------------------------------------------------
    Cell          Instance count    Source         Eligible library cells
    ------------------------------------------------------------------------------------------------------------------
    AO21X1_LVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
    AO21X1_RVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
    AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
    LSUPX8_LVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
    ------------------------------------------------------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
      Sources:                     pin pclk
      Total number of sinks:       394
      Delay constrained sinks:     394
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group PCI_CLK/func_worst_mode:
      Sources:                     pin pclk
      Total number of sinks:       394
      Delay constrained sinks:     394
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group PCI_CLK/test_best_mode:
      Sources:                     pin pclk
      Total number of sinks:       394
      Delay constrained sinks:     394
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group PCI_CLK/test_worst_mode:
      Sources:                     pin pclk
      Total number of sinks:       394
      Delay constrained sinks:     394
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
      Sources:                     pin sdram_clk
      Total number of sinks:       2894
      Delay constrained sinks:     2860
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group SDRAM_CLK/func_worst_mode:
      Sources:                     pin sdram_clk
      Total number of sinks:       2894
      Delay constrained sinks:     2860
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group SDRAM_CLK/test_best_mode:
      Sources:                     pin sdram_clk
      Total number of sinks:       2894
      Delay constrained sinks:     2860
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group SDRAM_CLK/test_worst_mode:
      Sources:                     pin sdram_clk
      Total number of sinks:       2894
      Delay constrained sinks:     2860
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
      Sources:                     pin sys_2x_clk
      Total number of sinks:       1928
      Delay constrained sinks:     1928
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
      Sources:                     pin sys_2x_clk
      Total number of sinks:       1928
      Delay constrained sinks:     1734
      Non-leaf sinks:              0
      Ignore pins:                 1
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group SYS_2x_CLK/test_best_mode:
      Sources:                     pin sys_2x_clk
      Total number of sinks:       1928
      Delay constrained sinks:     1928
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group SYS_2x_CLK/test_worst_mode:
      Sources:                     pin sys_2x_clk
      Total number of sinks:       1928
      Delay constrained sinks:     1734
      Non-leaf sinks:              0
      Ignore pins:                 1
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
      Sources:                     pin ate_clk
      Total number of sinks:       5196
      Delay constrained sinks:     5162
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
    Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
      Sources:                     pin ate_clk
      Total number of sinks:       5196
      Delay constrained sinks:     4968
      Non-leaf sinks:              0
      Ignore pins:                 1
     Timing corner worst_corner:setup.late:
      Skew target:                 0.488ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ------------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ------------------------------------------------------------------------------
       0          0        219     [min=3, max=1169, avg=227, sd=223, total=49775]
       0          1         18     [min=4, max=663, avg=174, sd=203, total=3124]
       0          2          9     [min=16, max=240, avg=138, sd=90, total=1244]
       1          1          1     [min=66, max=66, avg=66, sd=0, total=66]
       1          2          2     [min=4, max=7, avg=6, sd=2, total=12]
    ------------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    ---------------------------------------------------------------
    Layer      Via Cell     Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2      VIA12SQ_C    0.500    0.019    0.010    false
    M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
    M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
    M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
    M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
    M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
    M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
    M8-M9      VIA89        0.100    0.045    0.004    false
    M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
    ---------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule CTS_RULE):
    
    -----------------------------------------------------------------------------
    Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
    Range                                 (Ohm)    (fF)     (fs)     Only
    -----------------------------------------------------------------------------
    M1-M2      VIA12SQ_C                  0.500    0.019    0.010    false
    M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
    M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
    M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
    M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
    M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
    M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
    M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
    M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
    M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
    M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
    M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
    M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
    M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
    M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
    -----------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
**WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.
    
    dont_touch hnet fanout counts:
    
    ------------------------------------------------------
    Min fanout    Max fanout    Number of dont_touch hnets
    ------------------------------------------------------
          1            10                   1
         11           100                   0
        101          1000                   0
       1001         10000                   0
      10001           +                     0
    ------------------------------------------------------
    
    Top dont_touch hnets by fanout:
    
    ----------------------------
    HNet name          Fanout ()
    ----------------------------
    I_RISC_CORE/clk        1
    ----------------------------
    
    
    Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
    cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
    cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
    sink capacitance : count=5228, total=3783.860fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=2266.641fF, leaf=4220.580fF, total=6487.221fF
    wire lengths     : top=0.000um, trunk=23854.954um, leaf=46739.330um, total=70594.284um
    hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.226um, total=53300.066um
  Clock DAG net violations PRO initial state:
    Unfixable Transition : {count=1, worst=[0.076ns]} avg=0.076ns sd=0.000ns sum=0.076ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.137ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
    Trunk : target=0.145ns count=66 avg=0.065ns sd=0.017ns min=0.041ns max=0.106ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.177ns count=5 avg=0.105ns sd=0.044ns min=0.062ns max=0.171ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
    Trunk : target=0.180ns count=4 avg=0.056ns sd=0.001ns min=0.055ns max=0.057ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=4 avg=0.149ns sd=0.032ns min=0.113ns max=0.179ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}
    Trunk : target=0.185ns count=9 avg=0.086ns sd=0.022ns min=0.059ns max=0.123ns {8 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.056ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.300ns count=38 avg=0.227ns sd=0.058ns min=0.000ns max=0.376ns {6 <= 0.180ns, 22 <= 0.240ns, 4 <= 0.270ns, 3 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
    Leaf  : target=0.110ns count=4 avg=0.082ns sd=0.018ns min=0.069ns max=0.109ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
    Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.012ns min=0.077ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Leaf  : target=0.140ns count=1 avg=0.119ns sd=0.000ns min=0.119ns max=0.119ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
    Leaf  : target=0.145ns count=39 avg=0.086ns sd=0.016ns min=0.041ns max=0.108ns {13 <= 0.087ns, 26 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.180ns count=2 avg=0.100ns sd=0.002ns min=0.099ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.185ns count=58 avg=0.121ns sd=0.015ns min=0.062ns max=0.140ns {4 <= 0.111ns, 54 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.300ns count=2 avg=0.278ns sd=0.014ns min=0.268ns max=0.288ns {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
     ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
   Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
  Primary reporting skew groups PRO initial state:
    skew_group default.SYS_2x_CLK/func_best_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.734, max=1.114, avg=1.096, sd=0.058], skew [0.380 vs 0.489], 100% {0.734, 1.114} (wid=0.056 ws=0.052) (gid=1.095 gs=0.417)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.001, max=1.497, avg=1.433, sd=0.077], skew [0.496 vs 0.489*], 99.7% {1.150, 1.497} (wid=0.060 ws=0.053) (gid=1.468 gs=0.527)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.301, max=1.780, avg=1.729, sd=0.096], skew [0.479 vs 0.489], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.301, max=1.780, avg=1.753, sd=0.066], skew [0.479 vs 0.489], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.469, avg=1.406, sd=0.075], skew [0.486 vs 0.489], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.983, max=1.469, avg=1.412, sd=0.069], skew [0.486 vs 0.489], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 6 skew groups; 121 fragments, 130 fraglets and 97 vertices; 303 variables and 888 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 249, tested: 249, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0
  trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  leaf               0                    0           0            0                    0                  0
  -------------------------------------------------------------------------------------------------------------------
  Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
    cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
    cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
    sink capacitance : count=5228, total=3783.860fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=2266.641fF, leaf=4220.580fF, total=6487.221fF
    wire lengths     : top=0.000um, trunk=23854.954um, leaf=46739.330um, total=70594.284um
    hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.226um, total=53300.066um
  Clock DAG net violations PRO after DRV fixing:
    Unfixable Transition : {count=1, worst=[0.076ns]} avg=0.076ns sd=0.000ns sum=0.076ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.137ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
    Trunk : target=0.145ns count=66 avg=0.065ns sd=0.017ns min=0.041ns max=0.106ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.177ns count=5 avg=0.105ns sd=0.044ns min=0.062ns max=0.171ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
    Trunk : target=0.180ns count=4 avg=0.056ns sd=0.001ns min=0.055ns max=0.057ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=4 avg=0.149ns sd=0.032ns min=0.113ns max=0.179ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}
    Trunk : target=0.185ns count=9 avg=0.086ns sd=0.022ns min=0.059ns max=0.123ns {8 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.056ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.300ns count=38 avg=0.227ns sd=0.058ns min=0.000ns max=0.376ns {6 <= 0.180ns, 22 <= 0.240ns, 4 <= 0.270ns, 3 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
    Leaf  : target=0.110ns count=4 avg=0.082ns sd=0.018ns min=0.069ns max=0.109ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
    Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.012ns min=0.077ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Leaf  : target=0.140ns count=1 avg=0.119ns sd=0.000ns min=0.119ns max=0.119ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
    Leaf  : target=0.145ns count=39 avg=0.086ns sd=0.016ns min=0.041ns max=0.108ns {13 <= 0.087ns, 26 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.180ns count=2 avg=0.100ns sd=0.002ns min=0.099ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.185ns count=58 avg=0.121ns sd=0.015ns min=0.062ns max=0.140ns {4 <= 0.111ns, 54 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.300ns count=2 avg=0.278ns sd=0.014ns min=0.268ns max=0.288ns {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
     ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
   Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.SYS_2x_CLK/func_best_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.734, max=1.114, avg=1.096, sd=0.058], skew [0.380 vs 0.488], 100% {0.734, 1.114} (wid=0.056 ws=0.052) (gid=1.095 gs=0.417)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.001, max=1.497, avg=1.433, sd=0.077], skew [0.496 vs 0.488*], 99.7% {1.150, 1.497} (wid=0.060 ws=0.053) (gid=1.468 gs=0.527)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.301, max=1.780, avg=1.729, sd=0.096], skew [0.479 vs 0.488], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.301, max=1.780, avg=1.753, sd=0.066], skew [0.479 vs 0.488], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.469, avg=1.406, sd=0.075], skew [0.486 vs 0.488], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.983, max=1.469, avg=1.412, sd=0.069], skew [0.486 vs 0.488], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 3 insts, 9 nets
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
    cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
    cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
    sink capacitance : count=5228, total=3783.860fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=2266.641fF, leaf=4220.580fF, total=6487.221fF
    wire lengths     : top=0.000um, trunk=23854.954um, leaf=46739.330um, total=70594.284um
    hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.226um, total=53300.066um
  Clock DAG net violations PRO final:
    Unfixable Transition : {count=1, worst=[0.076ns]} avg=0.076ns sd=0.000ns sum=0.076ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.137ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
    Trunk : target=0.145ns count=66 avg=0.065ns sd=0.017ns min=0.041ns max=0.106ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.177ns count=5 avg=0.105ns sd=0.044ns min=0.062ns max=0.171ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
    Trunk : target=0.180ns count=4 avg=0.056ns sd=0.001ns min=0.055ns max=0.057ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=4 avg=0.149ns sd=0.032ns min=0.113ns max=0.179ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}
    Trunk : target=0.185ns count=9 avg=0.086ns sd=0.022ns min=0.059ns max=0.123ns {8 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.056ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.300ns count=38 avg=0.227ns sd=0.058ns min=0.000ns max=0.376ns {6 <= 0.180ns, 22 <= 0.240ns, 4 <= 0.270ns, 3 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
    Leaf  : target=0.110ns count=4 avg=0.082ns sd=0.018ns min=0.069ns max=0.109ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
    Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.012ns min=0.077ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Leaf  : target=0.140ns count=1 avg=0.119ns sd=0.000ns min=0.119ns max=0.119ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
    Leaf  : target=0.145ns count=39 avg=0.086ns sd=0.016ns min=0.041ns max=0.108ns {13 <= 0.087ns, 26 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.180ns count=2 avg=0.100ns sd=0.002ns min=0.099ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.185ns count=58 avg=0.121ns sd=0.015ns min=0.062ns max=0.140ns {4 <= 0.111ns, 54 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.300ns count=2 avg=0.278ns sd=0.014ns min=0.268ns max=0.288ns {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
     ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
   Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
  Primary reporting skew groups PRO final:
    skew_group default.SYS_2x_CLK/func_best_mode: unconstrained
  Skew group summary PRO final:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.734, max=1.114, avg=1.096, sd=0.058], skew [0.380 vs 0.488], 100% {0.734, 1.114} (wid=0.056 ws=0.052) (gid=1.095 gs=0.417)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.001, max=1.497, avg=1.433, sd=0.077], skew [0.496 vs 0.488*], 99.7% {1.150, 1.497} (wid=0.060 ws=0.053) (gid=1.468 gs=0.527)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.301, max=1.780, avg=1.729, sd=0.096], skew [0.479 vs 0.488], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.301, max=1.780, avg=1.753, sd=0.066], skew [0.479 vs 0.488], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.469, avg=1.406, sd=0.075], skew [0.486 vs 0.488], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.983, max=1.469, avg=1.412, sd=0.069], skew [0.486 vs 0.488], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=249, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50953 (unrouted=1052, trialRouted=0, noStatus=0, routed=49901, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1052, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:19.5 real=0:00:19.5)
**INFO: Start fixing DRV (Mem = 2536.35M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:03.2/0:41:44.2 (1.0), mem = 2536.4M

DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    10|    10|    -0.12|    61|   122|    -0.01|     0|     0|     0|     0|     0|     0|    -1.01|   -40.39|       0|       0|       0|  42.60|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.01|   -37.55|      13|       0|      48|  42.62| 0:00:07.0|  2763.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.01|   -37.55|       0|       0|       0|  42.62| 0:00:00.0|  2763.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:10.5 real=0:00:10.0 mem=2763.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:17.3/0:00:17.3 (1.0), totSession cpu/real = 0:41:20.6/0:42:01.6 (1.0), mem = 2744.5M
Running refinePlace -preserveRouting true

*** Starting refinePlace (0:41:21 mem=2744.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2744.5MB
Summary Report:
Instances move: 0 (out of 47291 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2744.5MB
*** Finished refinePlace (0:41:24 mem=2744.5M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:02, real = 0:02:01, mem = 2285.5M, totSessionCpu=0:41:24 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:21, Mem = 2669.50M).


------------------------------------------------------------
     SI Timing Summary (cpu=0.35min real=0.35min mem=2669.5M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.009  | -0.243  | -0.258  |  0.156  | -1.009  | -0.300  |  1.273  |
|           TNS (ns):| -37.251 | -9.733  | -0.258  |  0.000  | -27.260 | -4.507  |  0.000  |
|    Violating Paths:|   156   |   123   |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.563%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:05, real = 0:02:04, mem = 2277.2M, totSessionCpu=0:41:27 **
*** Timing NOT met, worst failing slack is -1.009
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:28.8/0:42:09.8 (1.0), mem = 2660.0M

*info: 249 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1024 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.009 TNS Slack -37.551 Density 42.62
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-1.009|-27.560|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.243| -9.733|
|HEPG                         |-0.258| -9.991|
|All Paths                    |-1.009|-37.551|
+-----------------------------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.258|   -1.009|  -9.991|  -37.551|    42.62%|   0:00:00.0| 2710.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.258|   -1.009|  -9.991|  -37.551|    42.62%|   0:00:00.0| 2760.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2760.3M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.243|   -1.009|  -9.733|  -37.551|    42.62%|   0:00:00.0| 2760.3M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|  -0.187|   -1.009|  -7.585|  -35.404|    42.62%|   0:00:00.0| 2760.3M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|  -0.176|   -1.009|  -7.288|  -35.106|    42.62%|   0:00:00.0| 2760.3M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.161|   -1.009|  -7.102|  -34.921|    42.62%|   0:00:01.0| 2798.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
|  -0.153|   -1.009|  -6.772|  -34.590|    42.62%|   0:00:00.0| 2800.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_559/D                                |
|  -0.142|   -1.009|  -6.578|  -34.396|    42.62%|   0:00:00.0| 2800.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
|  -0.134|   -1.009|  -5.994|  -33.812|    42.62%|   0:00:00.0| 2800.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
|  -0.126|   -1.009|  -5.823|  -33.642|    42.62%|   0:00:00.0| 2800.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
|  -0.114|   -1.009|  -5.596|  -33.415|    42.63%|   0:00:01.0| 2802.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|  -0.107|   -1.009|  -5.456|  -33.275|    42.63%|   0:00:00.0| 2802.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|  -0.102|   -1.009|  -5.324|  -33.142|    42.63%|   0:00:01.0| 2802.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_559/D                                |
|  -0.096|   -1.009|  -5.032|  -32.850|    42.63%|   0:00:00.0| 2821.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.089|   -1.009|  -4.899|  -32.718|    42.63%|   0:00:01.0| 2819.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|  -0.088|   -1.009|  -4.681|  -32.499|    42.64%|   0:00:01.0| 2819.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -0.082|   -1.009|  -4.506|  -32.324|    42.64%|   0:00:00.0| 2819.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_559/D                                |
|  -0.076|   -1.009|  -4.421|  -32.239|    42.64%|   0:00:01.0| 2819.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -0.073|   -1.009|  -4.202|  -32.020|    42.64%|   0:00:00.0| 2817.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|  -0.067|   -1.009|  -3.818|  -31.637|    42.65%|   0:00:01.0| 2815.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_559/D                                |
|  -0.062|   -1.009|  -3.501|  -31.319|    42.65%|   0:00:02.0| 2804.0M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
|  -0.056|   -1.009|  -3.128|  -30.947|    42.66%|   0:00:01.0| 2804.0M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
|  -0.053|   -1.009|  -2.810|  -30.628|    42.67%|   0:00:01.0| 2805.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -0.049|   -1.009|  -2.500|  -30.319|    42.67%|   0:00:02.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.045|   -1.009|  -2.335|  -30.153|    42.68%|   0:00:01.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.043|   -1.009|  -2.245|  -30.063|    42.68%|   0:00:01.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -0.039|   -1.009|  -1.891|  -29.710|    42.68%|   0:00:01.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
|  -0.037|   -1.009|  -1.559|  -29.378|    42.69%|   0:00:01.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.034|   -1.009|  -1.294|  -29.113|    42.69%|   0:00:01.0| 2807.0M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_235/D                                |
|  -0.031|   -1.009|  -1.121|  -28.939|    42.70%|   0:00:01.0| 2808.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.030|   -1.009|  -0.941|  -28.759|    42.70%|   0:00:01.0| 2808.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.030|   -1.009|  -0.832|  -28.651|    42.70%|   0:00:01.0| 2808.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.030|   -1.009|  -0.807|  -28.625|    42.70%|   0:00:01.0| 2807.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.030|   -1.009|  -0.800|  -28.618|    42.71%|   0:00:00.0| 2807.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.030|   -1.009|  -0.800|  -28.618|    42.71%|   0:00:00.0| 2807.5M|test_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.8 real=0:00:22.0 mem=2807.5M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -1.009|   -1.009| -27.560|  -28.618|    42.71%|   0:00:00.0| 2807.5M|test_worst_scenario|  reg2out| sd_DQ_out[29]                                      |
|  -0.995|   -0.995| -27.530|  -28.587|    42.71%|   0:00:00.0| 2807.5M|func_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
|  -0.995|   -0.995| -27.530|  -28.587|    42.71%|   0:00:01.0| 2807.5M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2807.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.4 real=0:00:23.0 mem=2807.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.530|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.030| -0.800|
|HEPG                         |-0.258| -1.058|
|All Paths                    |-0.995|-28.587|
+-----------------------------+------+-------+

** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.587 Density 42.71
Update Timing Windows (Threshold 0.011) ...
Re Calculate Delays on 52 Nets
OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.530|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.031| -0.803|
|HEPG                         |-0.258| -1.061|
|All Paths                    |-0.995|-28.591|
+-----------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:24.5 real=0:00:24.0 mem=2807.5M) ***
*** SetupOpt [finish] : cpu/real = 0:00:34.0/0:00:34.0 (1.0), totSession cpu/real = 0:42:02.8/0:42:43.7 (1.0), mem = 2788.4M
Running refinePlace -preserveRouting true

*** Starting refinePlace (0:42:03 mem=2788.4M) ***
Move report: Detail placement moves 4 insts, mean move: 2.66 um, max move: 5.17 um
	Max move on inst (I_BLENDER_0/U6775): (395.81, 479.86) --> (395.96, 474.85)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2788.4MB
Summary Report:
Instances move: 4 (out of 47411 movable)
Instances flipped: 0
Mean displacement: 2.66 um
Max displacement: 5.17 um (Instance: I_BLENDER_0/U6775) (395.808, 479.864) -> (395.96, 474.848)
	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2788.4MB
*** Finished refinePlace (0:42:06 mem=2788.4M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:06.6/0:42:47.5 (1.0), mem = 2707.4M

*info: 249 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1024 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.591 Density 42.71
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.530|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.031| -0.803|
|HEPG                         |-0.258| -1.061|
|All Paths                    |-0.995|-28.591|
+-----------------------------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.258|   -0.995|  -1.061|  -28.591|    42.71%|   0:00:00.0| 2728.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.258|   -0.995|  -0.808|  -28.337|    42.71%|   0:00:02.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.258|   -0.995|  -0.771|  -28.300|    42.71%|   0:00:00.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.258|   -0.995|  -0.750|  -28.279|    42.71%|   0:00:01.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.258|   -0.995|  -0.673|  -28.202|    42.71%|   0:00:01.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_248/D                                |
|  -0.258|   -0.995|  -0.668|  -28.197|    42.71%|   0:00:00.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_248/D                                |
|  -0.258|   -0.995|  -0.643|  -28.172|    42.71%|   0:00:00.0| 2810.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_414/D                                |
|  -0.258|   -0.995|  -0.643|  -28.172|    42.71%|   0:00:00.0| 2810.9M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.4 real=0:00:04.0 mem=2810.9M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.995|   -0.995| -27.530|  -28.172|    42.71%|   0:00:00.0| 2810.9M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
|  -0.995|   -0.995| -27.435|  -28.078|    42.71%|   0:00:03.0| 2810.9M|func_worst_scenario|  reg2out| sd_DQ_out[2]                                       |
|  -0.995|   -0.995| -27.436|  -28.078|    42.71%|   0:00:00.0| 2810.9M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=2810.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.0 real=0:00:07.0 mem=2810.9M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.436|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.031| -0.385|
|HEPG                         |-0.258| -0.643|
|All Paths                    |-0.995|-28.078|
+-----------------------------+------+-------+

** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.078 Density 42.71
Update Timing Windows (Threshold 0.011) ...
Re Calculate Delays on 2 Nets
OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.436|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.031| -0.385|
|HEPG                         |-0.258| -0.643|
|All Paths                    |-0.995|-28.078|
+-----------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:08.1 real=0:00:08.0 mem=2810.9M) ***
*** SetupOpt [finish] : cpu/real = 0:00:16.8/0:00:16.8 (1.0), totSession cpu/real = 0:42:23.4/0:43:04.2 (1.0), mem = 2791.8M
Running refinePlace -preserveRouting true

*** Starting refinePlace (0:42:24 mem=2791.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2791.8MB
Summary Report:
Instances move: 0 (out of 47408 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 2791.8MB
*** Finished refinePlace (0:42:27 mem=2791.8M) ***
End: GigaOpt Optimization in TNS mode

GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:29 mem=2714.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55448
AAE_INFO-618: Total number of nets in the design is 51332,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:24.6 REAL=0:00:24.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:27.0 REAL=0:00:27.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 func_best_scenario
  Dominating endpoints: 9883
  Dominating TNS: -0.522

 test_best_scenario
  Dominating endpoints: 4808
  Dominating TNS: -0.002

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View test_best_scenario -- Total Number of Nets Skipped = 2258. 
Glitch Analysis: View test_best_scenario -- Total Number of Nets Analyzed = 55448. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Skipped = 971. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Analyzed = 1491. 
Total number of fetched objects 55448
AAE_INFO-618: Total number of nets in the design is 51332,  3.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:02.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:41.0 real=0:00:41.0 totSessionCpu=0:01:34 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:44.9 real=0:00:44.0 totSessionCpu=0:01:35 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/coe_eosdata_r99pzp/test_best_scenario.twf, for view: test_best_scenario 
	 Dumping view 2 test_best_scenario 
Timing Data dump into file /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/coe_eosdata_r99pzp/func_best_scenario.twf, for view: func_best_scenario 
	 Dumping view 3 func_best_scenario 
Done building hold timer [5268 node(s), 5930 edge(s), 2 view(s)] (fixHold) cpu=0:00:47.6 real=0:00:47.0 totSessionCpu=0:01:38 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:47.6/0:00:47.4 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:54.1 real=0:00:55.0 totSessionCpu=0:43:23 mem=2714.8M ***
Restoring Auto Hold Views:  func_best_scenario test_best_scenario
Restoring Active Hold Views:  test_best_scenario func_best_scenario 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/coe_eosdata_r99pzp/test_best_scenario.twf 
	 Loading view 2 test_best_scenario 
Loading timing data from /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/coe_eosdata_r99pzp/func_best_scenario.twf 
	 Loading view 3 func_best_scenario 

*Info: minBufDelay = 57.6 ps, libStdDelay = 10.9 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: test_worst_scenario func_worst_scenario


------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.995  | -0.031  | -0.262  |  0.156  | -0.995  | -0.300  |  1.273  |
|           TNS (ns):| -27.782 | -0.385  | -0.262  |  0.000  | -27.135 | -4.507  |  0.000  |
|    Violating Paths:|   57    |   24    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.005  |  0.138  | -0.011  |  0.027  |  0.293  | -0.055  |
|           TNS (ns):| -0.232  |  0.000  |  0.000  | -0.160  |  0.000  |  0.000  | -0.072  |
|    Violating Paths:|   32    |    0    |    0    |   29    |    0    |    0    |    3    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.651%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:05, real = 0:04:05, mem = 2310.8M, totSessionCpu=0:43:27 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:26.7/0:44:09.0 (1.0), mem = 2712.9M
*info: Run optDesign holdfix with 1 thread.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.


*** Starting Core Fixing (fixHold) cpu=0:00:59.7 real=0:01:01 totSessionCpu=0:43:28 mem=2731.9M density=42.707% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.055|    -0.23|      32|          0|       0(     0)|    42.71%|   0:00:00.0|  2741.9M|
|   1|  -0.055|    -0.23|      32|          0|       0(     0)|    42.71%|   0:00:00.0|  2761.0M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.055|    -0.23|      32|          0|       0(     0)|    42.71%|   0:00:00.0|  2761.0M|
|   1|  -0.055|    -0.08|       5|         26|       0(     0)|    42.72%|   0:00:01.0|  2781.6M|
|   2|  -0.055|    -0.07|       4|          1|       0(     0)|    42.72%|   0:00:00.0|  2781.6M|
|   3|  -0.055|    -0.07|       3|          1|       0(     0)|    42.72%|   0:00:00.0|  2781.6M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 28 cells added for Phase I


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is clock net.

Resizing failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is clock net.


*** Finished Core Fixing (fixHold) cpu=0:01:04 real=0:01:05 totSessionCpu=0:43:32 mem=2791.6M density=42.723% ***

*info:
*info: Added a total of 28 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           26 cells of type 'NBUFFX2_LVT' used
*info:            2 cells of type 'NBUFFX4_RVT' used

*** Finish Post Route Hold Fixing (cpu=0:01:04 real=0:01:05 totSessionCpu=0:43:32 mem=2791.6M density=42.723%) ***
*** HoldOpt [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:43:32.4/0:44:14.7 (1.0), mem = 2772.5M
**INFO: total 28 insts, 0 nets marked don't touch
**INFO: total 28 insts, 0 nets marked don't touch DB property
**INFO: total 28 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true

*** Starting refinePlace (0:43:33 mem=2772.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2772.5MB
Summary Report:
Instances move: 0 (out of 47436 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2772.5MB
*** Finished refinePlace (0:43:36 mem=2772.5M) ***

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:04:15, real = 0:04:15, mem = 2315.1M, totSessionCpu=0:43:37 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2715.55M, totSessionCpu=0:43:39).
**optDesign ... cpu = 0:04:17, real = 0:04:17, mem = 2317.8M, totSessionCpu=0:43:39 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "CTS_RULE"
Worst Slack : -0.262 ns

Start Layer Assignment ...
WNS(-0.262ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 51360.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 652 (1.3%)
Default Rule : ""
Non Default Rules : "CTS_RULE"
Worst Slack : -0.995 ns

Start Layer Assignment ...
WNS(-0.995ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 38 cadidates out of 51360.
Total Assign Layers on 3 Nets (cpu 0:00:01.2).
GigaOpt: setting up router preferences
GigaOpt: 60 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 794 (1.6%)


------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.995  | -0.031  | -0.262  |  0.156  | -0.995  | -0.300  |  1.273  |
|           TNS (ns):| -27.782 | -0.385  | -0.262  |  0.000  | -27.135 | -4.507  |  0.000  |
|    Violating Paths:|   57    |   24    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.667%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:24, real = 0:04:24, mem = 2234.6M, totSessionCpu=0:43:46 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 437
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 437

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
#setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
#Start globalDetailRoute on Sun May 28 18:18:00 2023
#
#num needed restored net=0
#need_extraction net=0 (total=51360)
#Processed 507 dirty instances, 1758 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(443 insts marked dirty, reset pre-exisiting dirty flag on 448 insts, 1130 nets marked need extraction)
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun May 28 18:18:04 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 581 nets.
#Voltage range [0.000 - 0.750] has 50336 nets.
#Voltage range [0.750 - 0.750] has 2 nets.
#Voltage range [0.000 - 0.950] has 436 nets.
#Voltage range [0.750 - 0.950] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2078.74 (MB), peak = 2701.67 (MB)
#Merging special wires: starts on Sun May 28 18:18:06 2023 with memory = 2080.50 (MB), peak = 2701.67 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 206.84100 488.39600 ) on M1 for NET I_BLENDER_0/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 200.60900 481.70800 ) on M1 for NET I_BLENDER_0/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 105.60900 77.08400 ) on M1 for NET I_PCI_TOP/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RSTB at ( 103.96000 78.43600 ) on M1 for NET I_PCI_TOP/FE_OFN3705_n1786. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN SE at ( 208.16400 489.25400 ) on M1 for NET FE_OFN1184_scan_enable. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 466.67800 442.34500 ) on M1 for NET I_SDRAM_TOP/I_SDRAM_IF/FE_OFN1639_n1787. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 400.85500 465.74300 ) on M1 for NET I_BLENDER_0/n2752. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 325.38300 425.44800 ) on M1 for NET I_BLENDER_0/n5003. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 394.16700 499.16800 ) on M1 for NET I_BLENDER_0/FE_OFN3827_n764. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 409.43900 462.23200 ) on M1 for NET I_BLENDER_0/FE_OFN3827_n764. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 80.89500 293.34500 ) on M1 for NET I_BLENDER_1/FE_OFN4184_n3842. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 285.19000 241.70200 ) on M1 for NET I_SDRAM_TOP/I_SDRAM_IF/FE_OFN1840_n387. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 416.35900 499.18300 ) on M1 for NET I_BLENDER_0/FE_OFN3322_n2702. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 388.84700 469.08700 ) on M1 for NET I_BLENDER_0/FE_OFN3322_n2702. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 407.54300 465.74300 ) on M1 for NET I_BLENDER_0/FE_OFN3322_n2702. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 214.56300 433.88800 ) on M1 for NET I_BLENDER_0/n6352. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 346.68100 475.76000 ) on M1 for NET I_BLENDER_0/FE_OFN3248_s3_op2_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 194.80300 465.64700 ) on M1 for NET I_BLENDER_0/n6343. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 91.01700 293.36000 ) on M1 for NET I_BLENDER_1/FE_OFN3165_n3835. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 93.51100 286.65700 ) on M1 for NET I_BLENDER_1/FE_OFN3165_n3835. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1111 routed nets are extracted.
#    734 (1.43%) extracted nets are partially routed.
#49181 routed net(s) are imported.
#16 (0.03%) nets are without wires.
#1052 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 51360.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.75 (MB)
#Total memory = 2091.40 (MB)
#Peak memory = 2701.67 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun May 28 18:18:09 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 33.75 (MB)
#Total memory = 2091.40 (MB)
#Peak memory = 2701.67 (MB)
#
#
#Start global routing on Sun May 28 18:18:09 2023
#
#
#Start global routing initialization on Sun May 28 18:18:09 2023
#
#Number of eco nets is 825
#
#Start global routing data preparation on Sun May 28 18:18:09 2023
#
#Start routing resource analysis on Sun May 28 18:18:09 2023
#
#Routing resource analysis is done on Sun May 28 18:18:11 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3212        1853       32190    56.28%
#  M2             V        3413        1981       32190    35.95%
#  M3             H        1608         925       32190    35.97%
#  M4             V        1707         990       32190    36.21%
#  M5             H         805         461       32190    35.68%
#  M6             V        1348           0       32190     0.15%
#  M7             H         586          47       32190     0.00%
#  M8             V         621          53       32190     1.23%
#  M9             H         316           0       32190     0.57%
#  MRDL           V         165           0       32190    10.81%
#  --------------------------------------------------------------
#  Total                  13782      19.81%      321900    21.29%
#
#  179 nets (0.35%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 28 18:18:11 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2097.89 (MB), peak = 2701.67 (MB)
#
#
#Global routing initialization is done on Sun May 28 18:18:12 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2099.38 (MB), peak = 2701.67 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2107.67 (MB), peak = 2701.67 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2107.68 (MB), peak = 2701.67 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2111.68 (MB), peak = 2701.67 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1052 (skipped).
#Total number of routable nets = 50308.
#Total number of nets in the design = 51360.
#
#841 routable nets have only global wires.
#49467 routable nets have only detail routed wires.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#306 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  6            1                 1             834  
#     CTS_RULE                  0            0                 0               0  
#-------------------------------------------------------------------------------
#        Total                  6            1                 1             834  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                179            3                 3              0           49995  
#     CTS_RULE                  0          131                 0            131               0  
#----------------------------------------------------------------------------------------------
#        Total                179          134                 3            131           49995  
#----------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2           14(0.07%)      3(0.01%)   (0.08%)
#  M3            1(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)   (0.00%)
#  MRDL          0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     15(0.01%)      3(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 310
#Total wire length = 1138689 um.
#Total half perimeter of net bounding box = 1018492 um.
#Total wire length on LAYER M1 = 40760 um.
#Total wire length on LAYER M2 = 364272 um.
#Total wire length on LAYER M3 = 305987 um.
#Total wire length on LAYER M4 = 160265 um.
#Total wire length on LAYER M5 = 79271 um.
#Total wire length on LAYER M6 = 104182 um.
#Total wire length on LAYER M7 = 58406 um.
#Total wire length on LAYER M8 = 12715 um.
#Total wire length on LAYER M9 = 12831 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 367294
#Total number of multi-cut vias = 1692 (  0.5%)
#Total number of single cut vias = 365602 ( 99.5%)
#Up-Via Summary (total 367294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            186656 ( 99.8%)       303 (  0.2%)     186959
# M2            137053 ( 99.7%)       370 (  0.3%)     137423
# M3             25547 ( 98.6%)       350 (  1.4%)      25897
# M4              8256 ( 96.1%)       334 (  3.9%)       8590
# M5              3960 ( 92.2%)       333 (  7.8%)       4293
# M6              2841 ( 99.9%)         2 (  0.1%)       2843
# M7               826 (100.0%)         0 (  0.0%)        826
# M8               463 (100.0%)         0 (  0.0%)        463
#-----------------------------------------------------------
#               365602 ( 99.5%)      1692 (  0.5%)     367294 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 205.8
#Average of max src_to_sink distance for priority net 160.5
#Average of ave src_to_sink distance for priority net 98.5
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 21.46 (MB)
#Total memory = 2112.87 (MB)
#Peak memory = 2701.67 (MB)
#
#Finished global routing on Sun May 28 18:18:15 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2104.75 (MB), peak = 2701.67 (MB)
#Start Track Assignment.
#Done with 100 horizontal wires in 2 hboxes and 154 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 310
#Total wire length = 1139471 um.
#Total half perimeter of net bounding box = 1018492 um.
#Total wire length on LAYER M1 = 40801 um.
#Total wire length on LAYER M2 = 364696 um.
#Total wire length on LAYER M3 = 306247 um.
#Total wire length on LAYER M4 = 160286 um.
#Total wire length on LAYER M5 = 79282 um.
#Total wire length on LAYER M6 = 104188 um.
#Total wire length on LAYER M7 = 58409 um.
#Total wire length on LAYER M8 = 12722 um.
#Total wire length on LAYER M9 = 12839 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 367294
#Total number of multi-cut vias = 1692 (  0.5%)
#Total number of single cut vias = 365602 ( 99.5%)
#Up-Via Summary (total 367294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            186656 ( 99.8%)       303 (  0.2%)     186959
# M2            137053 ( 99.7%)       370 (  0.3%)     137423
# M3             25547 ( 98.6%)       350 (  1.4%)      25897
# M4              8256 ( 96.1%)       334 (  3.9%)       8590
# M5              3960 ( 92.2%)       333 (  7.8%)       4293
# M6              2841 ( 99.9%)         2 (  0.1%)       2843
# M7               826 (100.0%)         0 (  0.0%)        826
# M8               463 (100.0%)         0 (  0.0%)        463
#-----------------------------------------------------------
#               365602 ( 99.5%)      1692 (  0.5%)     367294 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2275.97 (MB), peak = 2701.67 (MB)
#
#number of short segments in preferred routing layers
#	M7        Total 
#	1         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 218.32 (MB)
#Total memory = 2275.97 (MB)
#Peak memory = 2701.67 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.8% of the total area was rechecked for DRC, and 13.1% required routing.
#   number of violations = 51
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            2       49       51
#	Totals        2       49       51
#443 out of 47721 instances (0.9%) need to be verified(marked ipoed), dirty area = 0.3%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 51
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            2       49       51
#	Totals        2       49       51
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 2379.59 (MB), peak = 2701.67 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2379.50 (MB), peak = 2701.67 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2379.50 (MB), peak = 2701.67 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 310
#Total wire length = 1138899 um.
#Total half perimeter of net bounding box = 1018492 um.
#Total wire length on LAYER M1 = 40742 um.
#Total wire length on LAYER M2 = 364246 um.
#Total wire length on LAYER M3 = 306152 um.
#Total wire length on LAYER M4 = 160344 um.
#Total wire length on LAYER M5 = 79270 um.
#Total wire length on LAYER M6 = 104186 um.
#Total wire length on LAYER M7 = 58418 um.
#Total wire length on LAYER M8 = 12714 um.
#Total wire length on LAYER M9 = 12828 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 368155
#Total number of multi-cut vias = 1692 (  0.5%)
#Total number of single cut vias = 366463 ( 99.5%)
#Up-Via Summary (total 368155):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            186888 ( 99.8%)       303 (  0.2%)     187191
# M2            137560 ( 99.7%)       370 (  0.3%)     137930
# M3             25665 ( 98.7%)       350 (  1.3%)      26015
# M4              8264 ( 96.1%)       334 (  3.9%)       8598
# M5              3958 ( 92.2%)       333 (  7.8%)       4291
# M6              2839 ( 99.9%)         2 (  0.1%)       2841
# M7               826 (100.0%)         0 (  0.0%)        826
# M8               463 (100.0%)         0 (  0.0%)        463
#-----------------------------------------------------------
#               366463 ( 99.5%)      1692 (  0.5%)     368155 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -154.30 (MB)
#Total memory = 2121.67 (MB)
#Peak memory = 2701.67 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -154.30 (MB)
#Total memory = 2121.67 (MB)
#Peak memory = 2701.67 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:10
#Elapsed time = 00:01:10
#Increased memory = -189.09 (MB)
#Total memory = 2045.47 (MB)
#Peak memory = 2701.67 (MB)
#Number of warnings = 21
#Total number of warnings = 32
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 28 18:19:10 2023
#
**optDesign ... cpu = 0:05:35, real = 0:05:34, mem = 1961.8M, totSessionCpu=0:44:56 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47721 and nets=51360 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2572.1M)
Extracted 10.0004% (CPU Time= 0:00:02.2  MEM= 2773.9M)
Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2773.9M)
Extracted 30.0004% (CPU Time= 0:00:03.2  MEM= 2773.9M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 2773.9M)
Extracted 50.0004% (CPU Time= 0:00:04.1  MEM= 2773.9M)
Extracted 60.0004% (CPU Time= 0:00:04.6  MEM= 2777.9M)
Extracted 70.0003% (CPU Time= 0:00:05.7  MEM= 2777.9M)
Extracted 80.0004% (CPU Time= 0:00:06.9  MEM= 2777.9M)
Extracted 90.0003% (CPU Time= 0:00:09.3  MEM= 2777.9M)
Extracted 100% (CPU Time= 0:00:12.1  MEM= 2777.9M)
Number of Extracted Resistors     : 832081
Number of Extracted Ground Cap.   : 863373
Number of Extracted Coupling Cap. : 2780820
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2742.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.7  Real Time: 0:00:16.0  MEM: 2742.578M)
**optDesign ... cpu = 0:05:51, real = 0:05:50, mem = 1939.7M, totSessionCpu=0:45:13 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2588.94)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2660.44 CPU=0:00:26.3 REAL=0:00:26.0)
End delay calculation (fullDC). (MEM=2660.44 CPU=0:00:29.3 REAL=0:00:29.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2660.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 2660.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2619.65)
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55476. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 854. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1461. 
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  6.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2625.8 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2625.8 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:47.6 real=0:00:47.0 totSessionCpu=0:46:01 mem=2625.8M)


------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.976  | -0.079  | -0.259  |  0.158  | -0.976  | -0.290  |  1.275  |
|           TNS (ns):| -28.374 | -1.156  | -0.259  |  0.000  | -26.958 | -4.288  |  0.000  |
|    Violating Paths:|   81    |   48    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.667%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:42, real = 0:06:40, mem = 2078.4M, totSessionCpu=0:46:03 **
**optDesign ... cpu = 0:06:42, real = 0:06:40, mem = 2078.4M, totSessionCpu=0:46:03 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.976
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 249 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:03.9/0:46:44.7 (1.0), mem = 2603.1M

*info: 249 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1024 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.976 TNS Slack -28.664 Density 42.72
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.976|-27.249|
|reg2cgate                    |-0.259| -0.259|
|reg2reg                      |-0.079| -1.156|
|HEPG                         |-0.259| -1.415|
|All Paths                    |-0.976|-28.664|
+-----------------------------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.259|   -0.976|  -1.415|  -28.664|    42.72%|   0:00:00.0| 2800.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.259|   -0.976|  -1.357|  -28.606|    42.72%|   0:00:00.0| 2800.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2800.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:00.0 mem=2800.7M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.976|-27.249|
|reg2cgate                    |-0.259| -0.259|
|reg2reg                      |-0.079| -1.098|
|HEPG                         |-0.259| -1.357|
|All Paths                    |-0.976|-28.606|
+-----------------------------+------+-------+

** GigaOpt Optimizer WNS Slack -0.976 TNS Slack -28.606 Density 42.72
OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.976|-27.249|
|reg2cgate                    |-0.259| -0.259|
|reg2reg                      |-0.079| -1.098|
|HEPG                         |-0.259| -1.357|
|All Paths                    |-0.976|-28.606|
+-----------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 131 constrained nets 
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=2800.7M) ***
*** SetupOpt [finish] : cpu/real = 0:00:10.9/0:00:11.0 (1.0), totSession cpu/real = 0:46:14.9/0:46:55.6 (1.0), mem = 2781.6M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:06:53, real = 0:06:52, mem = 2278.0M, totSessionCpu=0:46:15 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2711.57M, totSessionCpu=0:46:17).
**optDesign ... cpu = 0:06:55, real = 0:06:54, mem = 2278.4M, totSessionCpu=0:46:17 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:00, real = 0:06:58, mem = 2186.6M, totSessionCpu=0:46:21 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=21.9336)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:25.5 REAL=0:00:25.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:27.8 REAL=0:00:27.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View test_best_scenario -- Total Number of Nets Skipped = 2266. 
Glitch Analysis: View test_best_scenario -- Total Number of Nets Analyzed = 55476. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Skipped = 975. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Analyzed = 1495. 
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  3.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:02.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:41.6 real=0:00:41.0 totSessionCpu=0:02:20 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:45.1/0:00:45.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2685.94)
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2754.18 CPU=0:00:24.8 REAL=0:00:25.0)
End delay calculation (fullDC). (MEM=2754.18 CPU=0:00:26.9 REAL=0:00:27.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2754.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 2754.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2714.39)
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55476. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 854. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1461. 
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  6.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2720.55 CPU=0:00:02.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2720.55 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:43.1 real=0:00:42.0 totSessionCpu=0:47:50 mem=2720.5M)

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.976  | -0.078  | -0.259  |  0.158  | -0.976  | -0.290  |  1.275  |
|           TNS (ns):| -28.315 | -1.098  | -0.259  |  0.000  | -26.958 | -4.288  |  0.000  |
|    Violating Paths:|   80    |   47    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.005  |  0.138  |  0.003  |  0.027  |  0.293  | -0.055  |
|           TNS (ns):| -0.072  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.072  |
|    Violating Paths:|    3    |    0    |    0    |    0    |    0    |    0    |    3    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.667%
Total number of glitch violations: 2
------------------------------------------------------------
**optDesign ... cpu = 0:08:32, real = 0:08:34, mem = 2251.0M, totSessionCpu=0:47:54 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> saveDesign ORCA_TOP_route.innovus
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/28 18:22:10, mem=2145.4M)
% Begin Save ccopt configuration ... (date=05/28 18:22:10, mem=2145.4M)
% End Save ccopt configuration ... (date=05/28 18:22:11, total cpu=0:00:00.3, real=0:00:01.0, peak res=2145.9M, current mem=2145.9M)
% Begin Save netlist data ... (date=05/28 18:22:11, mem=2145.9M)
Writing Binary DB to ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 18:22:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=2145.9M, current mem=2145.9M)
Saving congestion map file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 18:22:12, mem=2147.0M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 18:22:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2147.0M, current mem=2147.0M)
% Begin Save clock tree data ... (date=05/28 18:22:14, mem=2187.7M)
% End Save clock tree data ... (date=05/28 18:22:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2187.7M, current mem=2187.7M)
Saving preference file ORCA_TOP_route.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 18:22:15, mem=2187.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 18:22:15, total cpu=0:00:00.3, real=0:00:00.0, peak res=2187.8M, current mem=2187.8M)
Saving PG file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2614.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/28 18:22:16, mem=2187.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
func_worst_scenario
% End Save placement data ... (date=05/28 18:22:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=2187.8M, current mem=2187.8M)
% Begin Save routing data ... (date=05/28 18:22:16, mem=2187.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=2614.7M) ***
% End Save routing data ... (date=05/28 18:22:17, total cpu=0:00:00.8, real=0:00:01.0, peak res=2188.0M, current mem=2188.0M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2810.7M) ***
#Saving pin access data to file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.apa ...
#
Saving power intent database ...
% Begin Save power constraints data ... (date=05/28 18:22:19, mem=2190.0M)
% End Save power constraints data ... (date=05/28 18:22:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=2190.0M, current mem=2190.0M)
cmin cmax
Generated self-contained design ORCA_TOP_route.innovus.dat.tmp
#% End save design ... (date=05/28 18:22:23, total cpu=0:00:06.9, real=0:00:13.0, peak res=2190.4M, current mem=2190.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          58  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 58 warning(s), 0 error(s)

<CMD> report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.route.ccopt_skew_groups.rpt
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.5 real=0:00:00.5)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.2)
<CMD> report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.route.ccopt_clock_trees.rpt
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.2)
<CMD> verify_drc -limit 100000 -report ../reports/ORCA_TOP.innovus.route.drc.all.rpt
#-limit 100000                           # int, default=100000, user setting
#-report ../reports/ORCA_TOP.innovus.route.drc.all.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 2649.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 3288 Viols.

 *** End Verify DRC (CPU: 0:02:03  ELAPSED TIME: 122.00  MEM: 0.0M) ***

<CMD> verify_drc -limit 100000 -check_only regular -report ../reports/ORCA_TOP.innovus.route.drc.regular.rpt
#-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
#-limit 100000                           # int, default=100000, user setting
#-report ../reports/ORCA_TOP.innovus.route.drc.regular.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 2649.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:01:51  ELAPSED TIME: 111.00  MEM: 0.0M) ***

<CMD> verifyConnectivity -error 100000 -noAntenna -report ../reports/ORCA_TOP.innovus.route.connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun May 28 18:26:21 2023

Design Name: ORCA_TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (820.0400, 770.0320)
Error Limit = 100000; Warning Limit = 50
Check all nets
**** 18:26:21 **** Processed 5000 nets.
**** 18:26:21 **** Processed 10000 nets.
**** 18:26:22 **** Processed 15000 nets.
**** 18:26:22 **** Processed 20000 nets.
**** 18:26:22 **** Processed 25000 nets.
**** 18:26:22 **** Processed 30000 nets.
**** 18:26:22 **** Processed 35000 nets.
**** 18:26:23 **** Processed 40000 nets.
Net I_PCI_TOP/n23: terminal using multiple pins.
**** 18:26:23 **** Processed 45000 nets.
**** 18:26:23 **** Processed 50000 nets.
**WARN: (IMPVFC-97):	IO pin VDD of net VDD has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
**WARN: (IMPVFC-97):	IO pin VSS of net VSS has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.
**WARN: (IMPVFC-97):	IO pin VDDH of net VDDH has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
Net VDDH: no routing.

Begin Summary 
    1 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
    20012 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-97): Illegal use of two different pins of the same terminal.
    180 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    10168 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    30362 total info(s) created.
End Summary

End Time: Sun May 28 18:26:26 2023
Time Elapsed: 0:00:06.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 30362 Viols.  0 Wrngs.
  (CPU Time: 0:00:06.0  MEM: 178.141M)

<CMD> timeDesign -postRoute -prefix route -outDir ../reports/ORCA_TOP.innovus -expandedViews
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47721 and nets=51360 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2688.9M)
Extracted 10.0004% (CPU Time= 0:00:02.2  MEM= 2898.6M)
Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2898.6M)
Extracted 30.0004% (CPU Time= 0:00:03.3  MEM= 2898.6M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 2898.6M)
Extracted 50.0004% (CPU Time= 0:00:04.2  MEM= 2898.6M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2902.6M)
Extracted 70.0003% (CPU Time= 0:00:05.9  MEM= 2902.6M)
Extracted 80.0004% (CPU Time= 0:00:07.3  MEM= 2902.6M)
Extracted 90.0003% (CPU Time= 0:00:09.9  MEM= 2902.6M)
Extracted 100% (CPU Time= 0:00:12.6  MEM= 2902.6M)
Number of Extracted Resistors     : 832081
Number of Extracted Ground Cap.   : 863373
Number of Extracted Coupling Cap. : 2780820
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2865.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.2  Real Time: 0:00:16.0  MEM: 2865.344M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2845.34)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2857.12 CPU=0:00:25.7 REAL=0:00:25.0)
End delay calculation (fullDC). (MEM=2857.12 CPU=0:00:28.7 REAL=0:00:29.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2857.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 2857.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2700.33)
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55476. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 854. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1461. 
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  6.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2706.48 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2706.48 CPU=0:00:03.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:43.2 real=0:00:43.0 totSessionCpu=0:53:06 mem=2706.5M)


------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.976  | -0.078  | -0.259  |  0.158  | -0.976  | -0.290  |  1.275  |
|           TNS (ns):| -28.315 | -1.098  | -0.259  |  0.000  | -26.958 | -4.288  |  0.000  |
|    Violating Paths:|   80    |   47    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.259  |  0.070  | -0.259  |  0.346  | -0.030  |  0.142  | 14.327  |
|                    | -0.306  |  0.000  | -0.259  |  0.000  | -0.047  |  0.000  |  0.000  |
|                    |    3    |    0    |    1    |    0    |    2    |    0    |    0    |
|                    |  5986   |  5812   |    8    |   54    |   116   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.976  | -0.078  |  0.474  |  0.158  | -0.976  | -0.290  |  1.275  |
|                    | -28.056 | -1.098  |  0.000  |  0.000  | -26.958 | -4.288  |  0.000  |
|                    |   79    |   47    |    0    |    0    |   32    |   32    |    0    |
|                    |  9876   |  9640   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.667%
Total number of glitch violations: 2
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 67.95 sec
Total Real time: 68.0 sec
Total Memory Usage: 2683.921875 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -si -prefix route_si -outDir ../reports/ORCA_TOP.innovus -expandedViews
**WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
<CMD> timeDesign -postRoute -hold -prefix route -outDir ../reports/ORCA_TOP.innovus -expandedViews
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47721 and nets=51360 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2679.9M)
Extracted 10.0004% (CPU Time= 0:00:02.2  MEM= 2889.7M)
Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2889.7M)
Extracted 30.0004% (CPU Time= 0:00:03.3  MEM= 2889.7M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 2889.7M)
Extracted 50.0004% (CPU Time= 0:00:04.2  MEM= 2889.7M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2893.7M)
Extracted 70.0003% (CPU Time= 0:00:05.8  MEM= 2893.7M)
Extracted 80.0004% (CPU Time= 0:00:07.1  MEM= 2893.7M)
Extracted 90.0003% (CPU Time= 0:00:09.7  MEM= 2893.7M)
Extracted 100% (CPU Time= 0:00:12.4  MEM= 2893.7M)
Number of Extracted Resistors     : 832081
Number of Extracted Ground Cap.   : 863373
Number of Extracted Coupling Cap. : 2780820
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2870.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.0  Real Time: 0:00:16.0  MEM: 2870.414M)

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2644.77)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2716.27 CPU=0:00:28.0 REAL=0:00:28.0)
End delay calculation (fullDC). (MEM=2716.27 CPU=0:00:31.1 REAL=0:00:31.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2716.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:01.0, MEM = 2716.3M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2675.48)
Glitch Analysis: View test_best_scenario -- Total Number of Nets Skipped = 2266. 
Glitch Analysis: View test_best_scenario -- Total Number of Nets Analyzed = 55476. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Skipped = 975. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Analyzed = 1495. 
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  3.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2681.63 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2681.63 CPU=0:00:02.7 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:44.9 real=0:00:44.0 totSessionCpu=0:54:17 mem=2681.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.005  |  0.138  |  0.003  |  0.027  |  0.293  | -0.055  |
|           TNS (ns):| -0.072  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.072  |
|    Violating Paths:|    3    |    0    |    0    |    0    |    0    |    0    |    3    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  |  0.001  |  0.007  |  1.432  |  0.008  |  0.027  |  0.294  |  0.001  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  5951   |  5796   |    8    |   41    |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.055  |  0.005  |  0.138  |  0.003  |  0.028  |  0.293  | -0.055  |
|                    | -0.072  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.072  |
|                    |    3    |    0    |    0    |    0    |    0    |    0    |    3    |
|                    |  9883   |  9647   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.667%
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 66.24 sec
Total Real time: 65.0 sec
Total Memory Usage: 2593.78125 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold -si -prefix route_si -outDir ../reports/ORCA_TOP.innovus -expandedViews
**WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
<CMD> report_power > ../reports/ORCA_TOP.innovus.route.power.rpt

Power Net Detected:
        Voltage	    Name
          0.95V	    VDDH
             0V	    VSS
          0.75V	    VDD
Using Power View: test_worst_scenario.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2618.14)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2717.65 CPU=0:00:29.6 REAL=0:00:29.0)
End delay calculation (fullDC). (MEM=2717.65 CPU=0:00:31.8 REAL=0:00:31.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2717.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 2717.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2672.86)
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55476. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 854. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1461. 
Total number of fetched objects 55476
AAE_INFO-618: Total number of nets in the design is 51360,  6.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2679.02 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2679.02 CPU=0:00:03.4 REAL=0:00:03.0)

Begin Power Analysis

          0.95V	    VDDH
             0V	    VSS
          0.75V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2157.59MB/3947.09MB/2701.18MB)

Begin Processing Timing Window Data for Power Calculation

SYS_2x_CLK(416.667MHz) SYS_CLK(208.333MHz) v_SDRAM_CLK(166.667MHz) SD_DDR_CLKn(166.667MHz) SD_DDR_CLK(166.667MHz) SDRAM_CLK(166.667MHz) v_PCI_CLK(133.333MHz) PCI_CLK(133.333MHz) ate_clk(33.3333MHz) ** INFO:  (VOLTUS_POWR-2054): Setting default frequency to the dominant frequency 33.3333MHz.

	To force set default frequency/period. Use either of the following command options:
		set_power_analysis_mode        -default_frequency <frequency value>
		set_default_switching_activity -period            <period value>.

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2171.13MB/3947.09MB/2701.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2171.18MB/3947.09MB/2701.18MB)

Begin Processing Signal Activity


Starting Levelizing
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT)
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT): 10%
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT): 20%
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT): 30%
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT): 40%
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT): 50%
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT): 60%
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT): 70%
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT): 80%
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT): 90%

Finished Levelizing
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT)

Starting Activity Propagation
2023-May-28 18:29:28 (2023-May-29 01:29:28 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-May-28 18:29:29 (2023-May-29 01:29:29 GMT): 10%
2023-May-28 18:29:29 (2023-May-29 01:29:29 GMT): 20%
2023-May-28 18:29:29 (2023-May-29 01:29:29 GMT): 30%

Finished Activity Propagation
2023-May-28 18:29:30 (2023-May-29 01:29:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2179.65MB/3947.09MB/2701.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 4
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
DCAP_HVT                                  internal power, 
SRAM2RW128x16                             leakge power, 
SRAM2RW32x4                               leakge power, 
SRAM2RW64x32                              leakge power, 
SRAM2RW64x8                               leakge power, 
TIEH_HVT                                  internal power, 
TIEL_HVT                                  internal power, 



Starting Calculating power
2023-May-28 18:29:30 (2023-May-29 01:29:30 GMT)
 ... Calculating switching power
2023-May-28 18:29:31 (2023-May-29 01:29:31 GMT): 10%
2023-May-28 18:29:31 (2023-May-29 01:29:31 GMT): 20%
2023-May-28 18:29:31 (2023-May-29 01:29:31 GMT): 30%
2023-May-28 18:29:31 (2023-May-29 01:29:31 GMT): 40%
2023-May-28 18:29:31 (2023-May-29 01:29:31 GMT): 50%
 ... Calculating internal and leakage power
2023-May-28 18:29:32 (2023-May-29 01:29:32 GMT): 60%
2023-May-28 18:29:34 (2023-May-29 01:29:34 GMT): 70%
2023-May-28 18:29:35 (2023-May-29 01:29:35 GMT): 80%
2023-May-28 18:29:36 (2023-May-29 01:29:36 GMT): 90%

Finished Calculating power
2023-May-28 18:29:37 (2023-May-29 01:29:37 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2180.80MB/3947.09MB/2701.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2180.81MB/3947.09MB/2701.18MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2180.88MB/3947.09MB/2701.18MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2181.10MB/3947.09MB/2701.18MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-May-28 18:29:37 (2023-May-29 01:29:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ORCA_TOP
*
*	Liberty Libraries used:
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.06299542 	   57.4357%
Total Switching Power:       4.07233063 	   38.5778%
Total Leakage Power:         0.42082135 	    3.9865%
Total Power:                10.55614739
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         1.458      0.2417     0.04361       1.743       16.52
Macro                            0.02089     0.02926    0.007038     0.05718      0.5417
IO                                     0           0     3.8e-08     3.8e-08     3.6e-07
Combinational                      4.264       3.374      0.3687       8.006       75.85
Clock (Combinational)             0.3064      0.4143     0.00106      0.7217       6.837
Clock (Sequential)               0.01414     0.01299   0.0004409     0.02757      0.2612
-----------------------------------------------------------------------------------------
Total                              6.063       4.072      0.4208       10.56         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDDH                     0.95     0.3386      0.2984     0.08839      0.7254       6.872
VDD                      0.75      5.724       3.774      0.3324       9.831       93.13


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
PCI_CLK                            0.012      0.0163   9.214e-05      0.0284       0.269
ate_clk                           0.2113      0.3385    0.001351      0.5511       5.221
SDRAM_CLK                          0.188       0.299   0.0006511      0.4877        4.62
SYS_CLK                          0.04061     0.06006   0.0001679      0.1008      0.9552
SYS_2x_CLK                       0.07143     0.04981   0.0004523      0.1217       1.153
-----------------------------------------------------------------------------------------
Total                             0.3205      0.4273    0.001501      0.7493       7.098
-----------------------------------------------------------------------------------------
Clock: PCI_CLK
Clock Period: 0.007500 usec 
Clock Toggle Rate:   266.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: ate_clk
Clock Period: 0.030000 usec 
Clock Toggle Rate:    66.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: SDRAM_CLK
Clock Period: 0.006000 usec 
Clock Toggle Rate:   333.3333 Mhz 
Clock Static Probability:  0.5000
  
Clock: SYS_CLK
Clock Period: 0.004800 usec 
Clock Toggle Rate:   416.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: SYS_2x_CLK
Clock Period: 0.002400 usec 
Clock Toggle Rate:   833.3333 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: occ_int2/U_clk_control_i_0/CTS_cdb_inv_02723 (IBUFFX16_LVT):          0.02046
*              Highest Leakage Power: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_ (SDFFX1_RVT):         0.003934
*                Total Cap:      2.03088e-10 F
*                Total instances in design: 47721
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=2199.39MB/3947.09MB/2701.18MB)

<CMD> redirect -tee ../reports/ORCA_TOP.innovus.route.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.route.summary.rpt
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.route.summary.rpt.
<CMD> saveNetlist ../outputs/ORCA_TOP.route.innovus.vg
Writing Netlist "../outputs/ORCA_TOP.route.innovus.vg" ...
<CMD> saveModel -spef -dir ORCA_TOP_route_spef

(saveModel) Begin generating models for ORCA_TOP (05/28/2023 18:29:40).


**WARN: (IMPSYT-3038):	Content in existing directory ORCA_TOP_route_spef/ORCA_TOP_route_spef will be overwritten.
(saveModel) Running write_lef_abstract...


******* START VERIFY ANTENNA ********
Report File: ORCA_TOP.antenna.rpt
**WARN: (IMPVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Use 'lefOut -5.5 | -5.6 fileName' instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
Type 'man IMPVPA-55' for more detail.
LEF Macro File: ORCA_TOP_route_spef/library/ORCA_TOP_antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
25000 nets processed: 0 violations
30000 nets processed: 0 violations
35000 nets processed: 0 violations
40000 nets processed: 0 violations
45000 nets processed: 0 violations
50000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:12.8  MEM: 0.000M)

(saveModel) Running defOut...

Writing DEF file 'ORCA_TOP_route_spef/ORCA_TOP.def', current time is Sun May 28 18:29:53 2023 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'ORCA_TOP_route_spef/ORCA_TOP.def' is written, current time is Sun May 28 18:29:55 2023 ...
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/28 18:29:55, mem=2197.3M)
% Begin Save ccopt configuration ... (date=05/28 18:29:55, mem=2197.3M)
% End Save ccopt configuration ... (date=05/28 18:29:55, total cpu=0:00:00.3, real=0:00:00.0, peak res=2197.5M, current mem=2197.5M)
% Begin Save netlist data ... (date=05/28 18:29:55, mem=2197.5M)
Writing Binary DB to ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 18:29:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=2197.5M, current mem=2197.5M)
Saving congestion map file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 18:29:56, mem=2198.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 18:29:56, total cpu=0:00:00.1, real=0:00:01.0, peak res=2198.2M, current mem=2198.2M)
% Begin Save clock tree data ... (date=05/28 18:29:59, mem=2238.7M)
% End Save clock tree data ... (date=05/28 18:29:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=2238.7M, current mem=2238.7M)
Saving preference file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 18:29:59, mem=2238.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 18:30:00, total cpu=0:00:00.3, real=0:00:01.0, peak res=2239.0M, current mem=2239.0M)
Saving PG file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2641.0M) ***
Saving Drc markers ...
... 30362 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/28 18:30:01, mem=2239.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
func_worst_scenario
% End Save placement data ... (date=05/28 18:30:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2239.0M, current mem=2239.0M)
% Begin Save routing data ... (date=05/28 18:30:01, mem=2239.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=2641.0M) ***
% End Save routing data ... (date=05/28 18:30:02, total cpu=0:00:00.7, real=0:00:01.0, peak res=2239.2M, current mem=2239.2M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2833.0M) ***
#Saving pin access data to file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.apa ...
#
Saving power intent database ...
% Begin Save power constraints data ... (date=05/28 18:30:03, mem=2239.3M)
% End Save power constraints data ... (date=05/28 18:30:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2239.3M, current mem=2239.3M)
cmin cmax
Generated self-contained design ORCA_TOP.enc.dat.tmp
#% End save design ... (date=05/28 18:30:07, total cpu=0:00:07.5, real=0:00:12.0, peak res=2239.7M, current mem=2239.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          58  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 58 warning(s), 0 error(s)

cmin cmax
RC Out has the following PVT Info:
   RC:cmin, Operating temperature -40 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:08.7  MEM= 2683.1M)
RC Out has the following PVT Info:
   RC:cmax, Operating temperature -40 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:08.4  MEM= 2687.1M)
no files matched glob pattern "../outputs/ORCA_TOP*innovus*.spef.gz"
invalid command name "\\\\\\\\\\\\"
<CMD> report_timing
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   sd_DQ_out[31]                             (^) checked with trailing edge of 'SD_DDR_CLK'
Beginpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (^) triggered by  leading edge of 'SDRAM_CLK'
Path Groups: {reg2out}
Analysis View: func_worst_scenario
Other End Arrival Time          2.050
+ Source Insertion Delay        0.963
- External Delay                0.750
+ Phase Shift                   0.000
+ CPPR Adjustment               0.007
- Uncertainty                   0.100
= Required Time                 2.170
- Arrival Time                  3.146
= Slack Time                   -0.976
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.490
     = Beginpoint Arrival Time       1.490
      --------------------------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Load    Fanout   Cell              Pin                              
                 Time                                                                                     
      --------------------------------------------------------------------------------------------------  
                1.490      0.125     102.741 91                         I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK
      0.319     1.810      0.073     2.952   1        DFFARX1_LVT       I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q
      0.066     1.875      0.066     21.493  1        INVX4_LVT         I_SDRAM_TOP/I_SDRAM_IF/FE_PSBC7079_DQ_out_0_31/Y
      0.054     1.930      0.054     92.163  2        INVX32_LVT        I_SDRAM_TOP/I_SDRAM_IF/FE_PSBC7078_DQ_out_0_31/Y
      0.656     2.586      0.298     3.213   1        AO22X1_HVT        I_SDRAM_TOP/I_SDRAM_IF/U13008/Y
      0.226     2.812      0.049     2.322   1        IBUFFX16_LVT      CTS_cmf_inv_02546/Y
      0.233     3.045      0.121     91.803  1        IBUFFX32_RVT      CTS_ccl_a_inv_00029/Y
      0.102     3.146      0.179     91.803                             sd_DQ_out[31]
      --------------------------------------------------------------------------------------------------


*** Memory Usage v#1 (Current mem = 2683.109M, initial mem = 289.684M) ***
*** Message Summary: 15429 warning(s), 27 error(s)

--- Ending "Innovus" (totcpu=0:56:37, real=0:59:29, mem=2683.1M) ---
