m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dS:/DevTools/modelsim/examples
T_opt
!s110 1732253821
V=:nl=en<ePRE:]g02T:dH0
Z1 04 6 4 work tb_top fast 0
=21-60189527dbd9-6740187d-98-405c
Z2 o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
Z3 OL;O;10.4;61
T_opt1
!s110 1730990196
VJ3o1CAlSYhkU>WMiU69SA0
R1
=5-60189527dbd9-672cd073-3a8-6dac
R2
n@_opt1
R3
R0
T_opt2
!s110 1730707139
V@a9f8:jcP5Wamg;e_ZcW11
R1
=1-60189527dbd9-67287ec2-359-5ac
o-quiet -auto_acc_if_foreign -work work
n@_opt2
R3
R0
vADC
Z4 !s110 1732252581
!i10b 1
!s100 Gl>PFi5lkP:4LWO7hhGUl2
IMk=::BF<R1UTIFP:oYU8G1
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/gowin_workfile
Z7 w1732251740
Z8 8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/gowin_workfile/prim_sim.v
Z9 FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/gowin_workfile/prim_sim.v
L0 17018
Z10 OL;L;10.4;61
r1
!s85 0
31
Z11 !s108 1732252580.841000
Z12 !s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/gowin_workfile/prim_sim.v|
Z13 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/gowin_workfile/prim_sim.v|
!i113 0
Z14 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@d@c
vADCLRC
R4
!i10b 1
!s100 o;@Eg>b^^W]zHnzgPX;3W0
IIT28i^MU]UCozzR1SRjYa0
R5
R6
R7
R8
R9
L0 16916
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@a@d@c@l@r@c
vADCULC
R4
!i10b 1
!s100 0F=[TCUXP:L03<P02iQ:m1
IiDTIAV_5^Pd3T2DPaz9^70
R5
R6
R7
R8
R9
L0 16970
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@a@d@c@u@l@c
vAE350_RAM
R4
!i10b 1
!s100 i^9mh067YfC:D?3aC6zI52
I;@gQPB4:g@2dfE:h@]T8D0
R5
R6
R7
R8
R9
L0 16769
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@a@e350_@r@a@m
vAE350_SOC
R4
!i10b 1
!s100 Bh4m0TAV`V4cFS@W@JXO73
IPQafn@:nBlIa7On]_?1d]0
R5
R6
R7
R8
R9
L0 16415
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@a@e350_@s@o@c
vAHBVI
Z15 !s110 1732243491
!i10b 1
!s100 Kf<H`I]0=cFakbz[iI>M:1
IZ_3jk^zF@jSM5;SU>@;VT0
R5
R6
Z16 w1732243421
Z17 8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVI.v
Z18 FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVI.v
L0 1
R10
r1
!s85 0
31
Z19 !s108 1732243491.390000
Z20 !s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVI.v|
Z21 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVI.v|
!i113 0
R14
n@a@h@b@v@i
vAHBVP
!s110 1732253817
!i10b 1
!s100 AZhSm[V>IYFnX[SmZ=IBB2
I>QS8ISX55ko:UKgSXhSkW1
R5
R6
w1732253809
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v
L0 1
R10
r1
!s85 0
31
!s108 1732253817.595000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/AHBVP.v|
!i113 0
R14
n@a@h@b@v@p
valgorithm
!s110 1730623471
!i10b 1
!s100 <:][49i:3jMi^9Y4GbKn]2
I3NA6TW[QX5F]?Kb4`Y0`41
R5
Z22 dF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/gowin_workfile
w1730618486
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/VP/algorithm.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/VP/algorithm.v
L0 3
R10
r1
!s85 0
31
!s108 1730623471.345000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/VP/algorithm.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/VP/algorithm.v|
!i113 0
R14
vALU
Z23 !s110 1732252580
!i10b 1
!s100 d;;gj8nZEWZHWUcCWo78Y0
IDJVi8gaIN=lb]T43<3e]:0
R5
R6
R7
R8
R9
L0 306
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@a@l@u
vbinarizer
!s110 1730872374
!i10b 1
!s100 @[Pl5<MQOhXWfQ4zkK5U41
IPRckDB2AmnY96mZTkLR7j3
R5
R6
w1730872371
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/binarizer.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/binarizer.v
L0 1
R10
r1
!s85 0
31
!s108 1730872374.877000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/binarizer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/binarizer.v|
!i113 0
R14
vCAM
Z24 !s110 1730965147
!i10b 1
!s100 4WeWL@f8:<kEgl<XFkmVL2
IBYS1WFK@OCg_Og`MF?`[V1
R5
R6
Z25 w1730873319
Z26 8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v
Z27 FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v
L0 1
R10
r1
!s85 0
31
Z28 !s108 1730965147.128000
Z29 !s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v|
Z30 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/CAM.v|
!i113 0
R14
n@c@a@m
vCLKDIV
R4
!i10b 1
!s100 kR@4>NcodJ0HKSB]0WP8@1
IlE7gLN53Oc0dZ8h7WaJNK2
R5
R6
R7
R8
R9
L0 12444
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@c@l@k@d@i@v
vCLKDIV2
R4
!i10b 1
!s100 >VOUe:h=[:lO6a>WX59^V0
I2]1GYlU875PH]bz[_PeB?3
R5
R6
R7
R8
R9
L0 12623
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@c@l@k@d@i@v2
vcmos_8_16bit
R24
!i10b 1
!s100 TMVQA4i^L4;5HSg8NI24X1
I5A<9HZe2iQC[L@lON7K_o2
R5
R6
R25
R26
R27
L0 130
R10
r1
!s85 0
31
R28
R29
R30
!i113 0
R14
vCMSER
R4
!i10b 1
!s100 :oMnS?Y93E77B1GP_6OeM1
I]D<o2JIG@KQ;gUk2cfz2;1
R5
R6
R7
R8
R9
L0 16859
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@c@m@s@e@r
vCMSERA
R4
!i10b 1
!s100 DAlzDK?GNL50ieQ;YfLJa0
Ia1eE@MBid4e1:;m?48Ec_0
R5
R6
R7
R8
R9
L0 16890
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@c@m@s@e@r@a
vcutter
!s110 1730794207
!i10b 1
!s100 OVRl4=bb^N<kUK;jfeNIG1
IkfUg_QigAUf7ScZU<:odG2
R5
R6
w1730793782
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/cutter.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/cutter.v
L0 1
R10
r1
!s85 0
31
!s108 1730794207.442000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/cutter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/cutter.v|
!i113 0
R14
vDCE
R4
!i10b 1
!s100 `;C;LUP7z]IS2o^IZQdUC3
ITb[c]3cJB=AF7eP`oN`Fc0
R5
R6
R7
R8
R9
L0 11833
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@c@e
vDCS
R4
!i10b 1
!s100 2o_NX4E?Hj><?NMO12maz1
IPI;OK4?n9TzX=O;oJOdZz3
R5
R6
R7
R8
R9
L0 11851
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@c@s
vDDRDLL
R4
!i10b 1
!s100 KG=Y1@75?Te2zPM>S`SJG3
I=`@OfBY;2S9N6;X?:3CHP0
R5
R6
R7
R8
R9
L0 12124
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@d@r@d@l@l
vDFFCE
R23
!i10b 1
!s100 <5NAeMV_l_l[c[487Y6zo1
I6i[Ud=O_]cU6I2eD95KQI0
R5
R6
R7
R8
R9
L0 471
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@f@f@c@e
vDFFPE
R23
!i10b 1
!s100 _e7We4dM2nWNH]j90GAoK0
IhbY`5izn`;@R0R_nD<@X81
R5
R6
R7
R8
R9
L0 441
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@f@f@p@e
vDFFRE
R23
!i10b 1
!s100 A><22B2j]ZYHnf7DN7c@:2
I>HT0e0TV1O]?kjmk2ndIg0
R5
R6
R7
R8
R9
L0 411
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@f@f@r@e
vDFFSE
R23
!i10b 1
!s100 ROHXMF]`79?LaIlE@Ci`01
IdazjEn=Oj]B<GeW]FnST_2
R5
R6
R7
R8
R9
L0 381
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@f@f@s@e
vDHCE
R4
!i10b 1
!s100 2RceR0`K^Y3R3mjW95Gbl2
IS`8>H]dX;0<eL=@2nZ6aV1
R5
R6
R7
R8
R9
L0 12664
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@h@c@e
vDLCE
R23
!i10b 1
!s100 _9jMQf:FIb]lbk@PB?J1_3
I28>TZ529HDgK_148f8P2e2
R5
R6
R7
R8
R9
L0 502
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@l@c@e
vDLLDLY
R4
!i10b 1
!s100 YXLC858[FA=Wfk_z5D^gQ0
IZeE?c6X;Oa@PLWEjgl23d0
R5
R6
R7
R8
R9
L0 12254
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@l@l@d@l@y
vDLPE
R23
!i10b 1
!s100 0FSN[5f7]YMAZj?Y`^3oF1
IC0mQ8MFX9aSODh2JmRX502
R5
R6
R7
R8
R9
L0 527
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@l@p@e
vDPB
R4
!i10b 1
!s100 _5fF:LXoM75nPTFYbo^??1
IBiZ`C[>J]k2HJT9<Y;?h20
R5
R6
R7
R8
R9
L0 2201
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@p@b
vDPX9B
R4
!i10b 1
!s100 SB6j^P^biQZLN`Ch8k`WT3
I3DT3l=nci_NUZGDoU9NdC3
R5
R6
R7
R8
R9
L0 2613
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@p@x9@b
vDQS
R4
!i10b 1
!s100 fCeGnGWmc:f5k=jUW8NDn0
IA2D:mnY5:5H1nbiMSm?^80
R5
R6
R7
R8
R9
L0 18129
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@d@q@s
vedge_detector
!s110 1730805759
!i10b 1
!s100 obS3oIm4nBbOEN3BXfjch1
IZc5UgO]dABiQCEnn:KHP30
R5
R6
w1730800362
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edge_detector.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edge_detector.v
L0 1
R10
r1
!s85 0
31
!s108 1730805759.285000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edge_detector.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edge_detector.v|
!i113 0
R14
vedger
!s110 1730989437
!i10b 1
!s100 h[AVNRgAUeKS6`iLR>HIn3
I73``:Z2aFgFF`c@n2h94O3
R5
R6
w1730968317
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edger.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edger.v
L0 1
R10
r1
!s85 0
31
!s108 1730989437.852000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edger.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/edger.v|
!i113 0
R14
vELVDS_IOBUF
R23
!i10b 1
!s100 M]<dkm4S>6D]mAZ8FBM^61
Id[9Ui4oiWF:>ZQzPGlV?_1
R5
R6
R7
R8
R9
L0 927
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@e@l@v@d@s_@i@o@b@u@f
vELVDS_IOBUF_R
R23
!i10b 1
!s100 <:[7Ma<L1;P8FH2JUSbRB3
I]`MiaPZ3C1=z1@T0NMK1K3
R5
R6
R7
R8
R9
L0 1022
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@e@l@v@d@s_@i@o@b@u@f_@r
vELVDS_OBUF
R23
!i10b 1
!s100 ?[VAW5bdOz_^V@oaloM5S2
I6[NJ2kW=SNF][Fa:EAPVV2
R5
R6
R7
R8
R9
L0 911
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@e@l@v@d@s_@o@b@u@f
vELVDS_TBUF
R23
!i10b 1
!s100 Zj<0EI_GdH:LFZVVCl@6S2
I8oT`zkc:MjX]HC<oWnF2C0
R5
R6
R7
R8
R9
L0 920
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@e@l@v@d@s_@t@b@u@f
vFIFO
Z31 !s110 1730989902
!i10b 1
!s100 X`6=c1o9?E=4lX2GWcW_22
IYh@Tng?a<][bR7^03zdVQ2
R5
R6
Z32 w1730989899
Z33 8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v
Z34 FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v
L0 792
R10
r1
!s85 0
31
Z35 !s108 1730989902.007000
Z36 !s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v|
Z37 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/scaler.v|
!i113 0
R14
n@f@i@f@o
vFIFO1
!s110 1730607619
!i10b 1
!s100 7UaJ14IV]ieg;eZYiK7LP0
IDM7ZdzkdMZAcd1D1Xf6>F0
R5
R22
w1730605235
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/VP/FIFO.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/VP/FIFO.v
L0 73
R10
r1
!s85 0
31
!s108 1730607619.052000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/VP/FIFO.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/VP/FIFO.v|
!i113 0
R14
n@f@i@f@o1
vFifoAddrCnt
R31
!i10b 1
!s100 eeDj[4Z56D]Y;_bl=;ZFN1
I]l1N?`nB02C7>8B=6L[W@2
R5
R6
R32
R33
R34
L0 1136
R10
r1
!s85 0
31
R35
R36
R37
!i113 0
R14
n@fifo@addr@cnt
vfill_brank
!s110 1730862759
!i10b 1
!s100 EG;<]VQ@aODfA3ijdAUoS1
I4GYKFe6U3?MoaeN]8jEJ[2
R5
R6
w1730862725
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/fill_brank.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/fill_brank.v
L0 3
R10
r1
!s85 0
31
!s108 1730862759.476000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/fill_brank.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/fill_brank.v|
!i113 0
R14
vfiller
!s110 1732250573
!i10b 1
!s100 h8E:Eciol[C@G4ofc950c3
I_=FJ;VfG_bCR<@Dz>B3201
R5
R6
w1732250478
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filler.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filler.v
L0 1
R10
r1
!s85 0
31
!s108 1732250573.953000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filler.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filler.v|
!i113 0
R14
vfiller2
!s110 1732253713
!i10b 1
!s100 :]6]aa7G@;D]jUhc08lo62
ICOC;;W4UP4XmoN<5Jn9760
R5
R6
w1732253685
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filler2.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filler2.v
L0 1
R10
r1
!s85 0
31
!s108 1732253713.496000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filler2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filler2.v|
!i113 0
R14
vfilter
Z38 !s110 1730989775
!i10b 1
!s100 8XVE4k7_5iV:?g^zDOQk;3
Iz:OOHB0L[:N`e6P:<i=BY1
R5
R6
Z39 w1730989728
Z40 8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v
Z41 FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v
L0 1
R10
r1
!s85 0
31
Z42 !s108 1730989775.723000
Z43 !s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v|
Z44 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/filter.v|
!i113 0
R14
vgaussian
R38
!i10b 1
!s100 OmABRM52`_<Yl5EIofdDT1
IL6Vgdd4co`Shm9o9T3BnS2
R5
R6
R39
R40
R41
L0 128
R10
r1
!s85 0
31
R42
R43
R44
!i113 0
R14
vGND
R23
!i10b 1
!s100 AzIzBzDX9ZEHEJEihLJZL3
IGLh53PO3;m;KjYZ@GYl]C1
R5
R6
R7
R8
R9
L0 785
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@g@n@d
vGrayCnt
R31
!i10b 1
!s100 XI00]`2ImC2_4lkJL8=9K3
IUhLFz`lTY;lkMI37zWkUV3
R5
R6
R32
R33
R34
L0 1200
R10
r1
!s85 0
31
R35
R36
R37
!i113 0
R14
n@gray@cnt
vGrayDecode
R31
!i10b 1
!s100 o3M?a4CY=J1<]gYEizMa@0
I4K7adW:WCjGN9<QeDzDB03
R5
R6
R32
R33
R34
L0 1264
R10
r1
!s85 0
31
R35
R36
R37
!i113 0
R14
n@gray@decode
vGSR
R23
!i10b 1
!s100 ReEDNNNFA`:J60`TolIbf1
IMj@?GdX?MPDZ5YDXU:miN2
R5
R6
R7
R8
R9
L0 807
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@g@s@r
vGTR12_PMAC
R4
!i10b 1
!s100 43X`G@T`PGK=WD[;9n8nP3
IHUY<5P8>6Gz_3ceZ>h4b@3
R5
R6
R7
R8
R9
L0 17897
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@g@t@r12_@p@m@a@c
vGTR12_QUAD
R4
!i10b 1
!s100 MfHGOR=D_z`k?M8B5;2b=0
IPeeJiIP>Jzc^oCVEEM53N1
R5
R6
R7
R8
R9
L0 17569
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@g@t@r12_@q@u@a@d
vGTR12_UPAR
R4
!i10b 1
!s100 aBjIgmz?nfKOXQT^j5[Tc0
IM4D8AWQL^DaJJ8Gz]^J@21
R5
R6
R7
R8
R9
L0 17838
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@g@t@r12_@u@p@a@r
vHDMI_PLL
!s110 1730607618
!i10b 1
!s100 cVIPDGRC^bXVJ0F?dkW;i0
IV@]U9zB7`QSB44Kg:`;=]1
R5
R22
w1730031600
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/PLL/HDMI_PLL.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/PLL/HDMI_PLL.v
Z45 L0 10
R10
r1
!s85 0
31
!s108 1730607618.521000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/PLL/HDMI_PLL.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/DVP/src/PLL/HDMI_PLL.v|
!i113 0
R14
n@h@d@m@i_@p@l@l
vi2c_config
R24
!i10b 1
!s100 cc2^Y@>^id4M2VS]6QVTG2
IMN:ZF`FnRNWdbQDaecLU=1
R5
R6
R25
R26
R27
L0 329
R10
r1
!s85 0
31
R28
R29
R30
!i113 0
R14
vi2c_master_bit_ctrl
R24
!i10b 1
!s100 bV^@l1k:`j^hX<gbSUoaL2
IDXT<X6A^`<8V:TeJFL>1m3
R5
R6
R25
R26
R27
L0 1118
R10
r1
!s85 0
31
R28
R29
R30
!i113 0
R14
vi2c_master_byte_ctrl
R24
!i10b 1
!s100 _Z;WaX1U3mE;H@VD<Q6TL0
IJd4_gP[oUT6Jj<Ia=gk8X1
R5
R6
R25
R26
R27
L0 744
R10
r1
!s85 0
31
R28
R29
R30
!i113 0
R14
vi2c_master_top
R24
!i10b 1
!s100 Qm^LjFK<OcR:IalI8UoJU2
Iad0HS3eY@79QZ:6EY6eBS0
R5
R6
R25
R26
R27
L0 448
R10
r1
!s85 0
31
R28
R29
R30
!i113 0
R14
vI3C_IOBUF
R23
!i10b 1
!s100 mzLZISAEWkR4CzW5`1EBV2
IQ87mnA4A=<4Qf9ogWO?o10
R5
R6
R7
R8
R9
L0 1042
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i3@c_@i@o@b@u@f
vIBUF
R23
!i10b 1
!s100 288Z9ZfTOAb^`GRo3iigM1
Ic]FIMkH[^>Le3^;E5C_A92
R5
R6
R7
R8
R9
L0 819
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@b@u@f
vIBUF_R
R23
!i10b 1
!s100 ;gaDSeE;4WC@O<MMLMElQ1
IEVnd>k13H:YZ?lz9R8:f?3
R5
R6
R7
R8
R9
L0 997
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@b@u@f_@r
vIDDR
R4
!i10b 1
!s100 cD84cl]OZjDN:AWRIKQFM1
IE6^9GV;OfdIFJWUkdIcYR0
R5
R6
R7
R8
R9
L0 7565
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@d@r
vIDDR_MEM
R4
!i10b 1
!s100 Mk]nY0bTMZ_<[<[;_Niz<0
IPlBei:5BWg0hBQAR@2aQC2
R5
R6
R7
R8
R9
L0 7697
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@d@r_@m@e@m
vIDDRC
R4
!i10b 1
!s100 EoQBanRdULgRo9[5bBGMa3
IC:e91VWNGYWG`d=fLaVnB1
R5
R6
R7
R8
R9
L0 7626
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@d@r@c
vIDES10
R4
!i10b 1
!s100 >hYIF1LAKDdOAOeM;X5oN3
Ih1^aG^W>QYB<?[8iU4Vil0
R5
R6
R7
R8
R9
L0 8447
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@e@s10
vIDES14
R4
!i10b 1
!s100 d?>Gi>e2n9Clj7H_fF8kU1
IJCE=j`c6FJ68c5gzZW8]50
R5
R6
R7
R8
R9
L0 9512
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@e@s14
vIDES16
R4
!i10b 1
!s100 ]Yjac8McZQYe1X[5md6j[1
IejlzO]B?iGok;0@JYNKVe2
R5
R6
R7
R8
R9
L0 8678
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@e@s16
vIDES32
R4
!i10b 1
!s100 EKYUZ`bO^k_3m0f;WSfL;3
I7K[UXiek0JU>S9QmZ`Wj43
R5
R6
R7
R8
R9
L0 9761
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@e@s32
vIDES4
R4
!i10b 1
!s100 i58mTazH>NlT<MCjC8z273
IVMB>^Na;XniALdZN^7o^[0
R5
R6
R7
R8
R9
L0 8030
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@e@s4
vIDES4_MEM
R4
!i10b 1
!s100 W:oS2?7K]9[X7O=hM7n1H0
Imh]lmn4jOba1=E;7EW4aO0
R5
R6
R7
R8
R9
L0 8937
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@e@s4_@m@e@m
vIDES8
R4
!i10b 1
!s100 c5:eO1<9MgCJ:KI3BT7kA1
Ie@P=OL;JnMlkgezPnR6<G1
R5
R6
R7
R8
R9
L0 8233
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@e@s8
vIDES8_MEM
R4
!i10b 1
!s100 nm;hD8;ghnH?^b`b48eJ60
ILMJf<CVXC8JhP9MbzDNe43
R5
R6
R7
R8
R9
L0 9314
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@d@e@s8_@m@e@m
vimage_cut
!s110 1730788370
!i10b 1
!s100 GO0]_;AT6bEogk<B3AT5Q2
I7mHhg]KMVGFaRSdmhBYG01
R5
R6
w1730788367
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/image_cut.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/image_cut.v
L0 3
R10
r1
!s85 0
31
!s108 1730788370.302000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/image_cut.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/image_cut.v|
!i113 0
R14
vINV
R23
!i10b 1
!s100 LdjIc5CWm^IWIJQJQ^RRb3
IdaJOOCWn^iBh:oS`RbBm73
R5
R6
R7
R8
R9
L0 774
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@n@v
vIOBUF
R23
!i10b 1
!s100 d`g[YS8KCfNUCA0;ENYXj1
I9N9E:1oDj3CFGnSl?hWk[0
R5
R6
R7
R8
R9
L0 849
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@o@b@u@f
vIOBUF_R
R23
!i10b 1
!s100 GE:JRYV@Udn7di9d6g?@g0
I?JMJm_K7kX;G`lFZCXN^J1
R5
R6
R7
R8
R9
L0 1008
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@o@b@u@f_@r
vIODELAY
R4
!i10b 1
!s100 BK]zL<MH50E`4mJDdF>602
IQed2Cm;:@WgH_3Q2DMKSL1
R5
R6
R7
R8
R9
L0 11354
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@o@d@e@l@a@y
vIVIDEO
R4
!i10b 1
!s100 gn1WV?WF^1oVzHC:iEoVP0
IKYCe3aLPX28^8eLdAE__W1
R5
R6
R7
R8
R9
L0 9119
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@i@v@i@d@e@o
vline_shift_ram
R38
!i10b 1
!s100 :`Ol]eLPeRH208EVzAY9i3
I2enKJDW[L>Lb:X<;NWiXX2
R5
R6
R39
R40
R41
L0 943
R10
r1
!s85 0
31
R42
R43
R44
!i113 0
R14
vLUT1
R23
!i10b 1
!s100 Ofkki3UZE3bE9=bG]^GY[1
IZK1j2Daj8d9H2onZ2K?bZ2
R5
R6
R7
R8
R9
L0 185
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@l@u@t1
vLUT2
R23
!i10b 1
!s100 TIDQPYBI>Y6PM@TPYSTE10
I_<Ug]1O=Kz`;0e^6ZL9]V0
R5
R6
R7
R8
R9
L0 197
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@l@u@t2
vLUT3
R23
!i10b 1
!s100 YZHG;RnNil5:aY7[NK1Ij3
I`aE0IggIV`RLBGJU=3Vh?2
R5
R6
R7
R8
R9
L0 209
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@l@u@t3
vLUT4
R23
!i10b 1
!s100 L;=f95H3?>OKRoJb<j01J3
I=jd=0=L4Him[`5=:;d2e90
R5
R6
R7
R8
R9
L0 221
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@l@u@t4
vLUT5
R23
!i10b 1
!s100 k6Pm816;A`F;:W`i0CoiI0
I0<Hhe8dbJ_lM;4jhaZ@<S0
R5
R6
R7
R8
R9
L0 233
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@l@u@t5
vLUT6
R23
!i10b 1
!s100 55OB=Q@BKkV4HGNM>fMmg3
I;ag[G3EKSLc_DNag2KT:e0
R5
R6
R7
R8
R9
L0 245
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@l@u@t6
vLUT7
R23
!i10b 1
!s100 DSmhUU^?ifAGl9ZoIz2^c1
I3@V_lP7UJLL`HKSNeUn0^2
R5
R6
R7
R8
R9
L0 265
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@l@u@t7
vLUT8
R23
!i10b 1
!s100 z86bGGFmT0<6ddc>eL98z1
IFQmHm1iBR<bhJIa0DEQhK1
R5
R6
R7
R8
R9
L0 285
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@l@u@t8
vlut_ov5640_rgb565
R24
!i10b 1
!s100 j3]`X08aB]kB7a]0cf`@^2
IiF;F=<]El<gW49YkjL<>J1
R5
R6
R25
R26
R27
L0 1495
R10
r1
!s85 0
31
R28
R29
R30
!i113 0
R14
vmatrix3x3
R38
!i10b 1
!s100 ncL6K>DJ@[oSAIaGje@8B3
I0I?Mg@ND=H7D`XN<AOXU31
R5
R6
R39
R40
R41
L0 827
R10
r1
!s85 0
31
R42
R43
R44
!i113 0
R14
vMatrix3x3Median
R38
!i10b 1
!s100 g0Kc]Zb<KCC5V0I8l;7h23
I>VzHN?CC0;>z^=5kBI0gF0
R5
R6
R39
R40
R41
L0 616
R10
r1
!s85 0
31
R42
R43
R44
!i113 0
R14
n@matrix3x3@median
vmean
R38
!i10b 1
!s100 @c6QFT12bcz`<DgH]jGj>2
IoPL77nYU:PGO5I;l@_2=n0
R5
R6
R39
R40
R41
L0 281
R10
r1
!s85 0
31
R42
R43
R44
!i113 0
R14
vmedian
R38
!i10b 1
!s100 1zR;6:GmN7BoAlRXS3Qh61
IJIjHL2[8MU7V35>Rb1_GE0
R5
R6
R39
R40
R41
L0 434
R10
r1
!s85 0
31
R42
R43
R44
!i113 0
R14
vMIPI_DPHY
R4
!i10b 1
!s100 Q_@gB_]Y;bH<C^nVknN>=1
IT:b8CJ[1o9317XbC8GHnb0
R5
R6
R7
R8
R9
L0 17255
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@i@p@i_@d@p@h@y
vMIPI_DPHY_RX
R4
!i10b 1
!s100 NPaD5V4e3C2GihN`gnMJ@3
IO5Ao50VBOlI[`:KINi2:l0
R5
R6
R7
R8
R9
L0 17066
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@i@p@i_@d@p@h@y_@r@x
vMIPI_IBUF
R23
!i10b 1
!s100 XSL2bPQLhD^9nYbGO?Q;A2
I@]4:kEVHbSodOdE<TYOV`3
R5
R6
R7
R8
R9
L0 947
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@i@p@i_@i@b@u@f
vMIPI_OBUF_A
R23
!i10b 1
!s100 ]^R[6i^hn<DVU<acLSkJ?2
Ie7mVAQN9gBYYNic1F@c920
R5
R6
R7
R8
R9
L0 983
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@i@p@i_@o@b@u@f_@a
vMULT12X12
R4
!i10b 1
!s100 V6Q?<@XoEmN22LB4?JQdY0
IVNS:VKVXi09j6k0I4l1dY0
R5
R6
R7
R8
R9
L0 6671
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@l@t12@x12
vMULT27X36
R4
!i10b 1
!s100 7Vh5RN8dRe3hQTdm7XF4M2
I_LhTz1S9GkF;EPSmF[2Tg0
R5
R6
R7
R8
R9
L0 6995
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@l@t27@x36
vMULTADDALU12X12
R4
!i10b 1
!s100 PnO=[<`0b6g=U@1Kd2KmT1
I2=AL<6zEjzWnPm0i@[8M21
R5
R6
R7
R8
R9
L0 3839
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@l@t@a@d@d@a@l@u12@x12
vMULTALU27X18
R4
!i10b 1
!s100 ?_0MQNoKUL[1IN73FimMh3
InQZM@U^<eTlP8Ve@j9Xh[3
R5
R6
R7
R8
R9
L0 5056
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@l@t@a@l@u27@x18
vMUX16
R23
!i10b 1
!s100 8Y18E]gF[H[7AT8?6<RSc3
Idj@<Y?HU5YXAUnS5kI5@30
R5
R6
R7
R8
R9
L0 150
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x16
Umux2
R23
!i10b 1
!s100 nSFYSQf2Ch8g^Qfo<JYWb0
IP3bBz7SQPTXG5NDiz3ni;2
R5
R6
R7
R8
R9
L0 20
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
vMUX2
R23
!i10b 1
!s100 a70;ZQd<d]E2AA52`mJ<C2
I8amdIKaXT;MTkEVW;IYMV1
R5
R6
R7
R8
R9
L0 41
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x2
vMUX2_LUT5
R23
!i10b 1
!s100 XA6Fj;]KgNT5dhDcO8>HC1
I2:?Dool42C0KN@Bo3KMFX0
R5
R6
R7
R8
R9
L0 51
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x2_@l@u@t5
vMUX2_LUT6
R23
!i10b 1
!s100 APXB@[?Dk]8;5hG=EWQl^0
IC2ABm5_R_Dm48dG6l_TET0
R5
R6
R7
R8
R9
L0 61
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x2_@l@u@t6
vMUX2_LUT7
R23
!i10b 1
!s100 :7okRO_UazMYkVQTg_:NM0
I8=J3_`HQJ_7EXoUnzR0A91
R5
R6
R7
R8
R9
L0 71
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x2_@l@u@t7
vMUX2_LUT8
R23
!i10b 1
!s100 H>:<VE_5BML[e3g@GQ_fT0
IWYhka`^Bonh^LNYPHL=4R3
R5
R6
R7
R8
R9
L0 81
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x2_@l@u@t8
vMUX2_MUX16
R23
!i10b 1
!s100 ]EIelLhS;iYzznTX8gaYB0
IiGC3VZOHz>Ge]M_SEYCG<2
R5
R6
R7
R8
R9
L0 101
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x2_@m@u@x16
vMUX2_MUX32
R23
!i10b 1
!s100 GePoOUmRnCFgIP`[D@fJo3
IdI^7VXBOC]229nbIYndSn3
R5
R6
R7
R8
R9
L0 111
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x2_@m@u@x32
vMUX2_MUX8
R23
!i10b 1
!s100 @G>4c=<S5YH6UK3IC:h3B3
I[<KWR<[<Z_MXmkdQClnK@1
R5
R6
R7
R8
R9
L0 91
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x2_@m@u@x8
vMUX32
R23
!i10b 1
!s100 Nm9OI6Y9iK1OUoGjB44=K0
I;E3C;TC64eMNiCHf3ZNZg1
R5
R6
R7
R8
R9
L0 166
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x32
vMUX4
R23
!i10b 1
!s100 FV6?Rj9gL4n9HHYl9l0?P1
IC1kZjLhCzjGCD1Xf1[?Q`3
R5
R6
R7
R8
R9
L0 121
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x4
vMUX8
R23
!i10b 1
!s100 7c@fOA_zk^PW4PiKUJL[Q3
I7[aM5=bf=KIf:H6JcBk>=2
R5
R6
R7
R8
R9
L0 135
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@m@u@x8
vOBUF
R23
!i10b 1
!s100 of;QPL2:5WQf;XBfHIh3]0
I`Z^bP[IN32o6l7M=GUSTk3
R5
R6
R7
R8
R9
L0 829
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@b@u@f
vODDR
R4
!i10b 1
!s100 GzN3HUneVg7f2TRCZ6dEM3
IeiTW9lb:6k1?bSOR4JNS11
R5
R6
R7
R8
R9
L0 7760
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@d@d@r
vODDR_MEM
R4
!i10b 1
!s100 OnJjb^TX0Gi@^Cg_YhP4Y0
I1n0VaGe35hf4V?g=N8nlz1
R5
R6
R7
R8
R9
L0 7933
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@d@d@r_@m@e@m
vODDRC
R4
!i10b 1
!s100 CS<EOEP@MZJ9N5b3iehhh2
Ik:]KTIYYz[1?9XT?jSm]B1
R5
R6
R7
R8
R9
L0 7842
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@d@d@r@c
vOSC
R4
!i10b 1
!s100 Wn4YdznB50MNZbQVUN^R23
I?Xe=e^j`B@m7O?B_AMOa70
R5
R6
R7
R8
R9
L0 12693
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@s@c
vOSCA
R4
!i10b 1
!s100 24en<g@73`6`hb=_]>07e0
IlV:P]<8dCPWP>Z]QY<`GE1
R5
R6
R7
R8
R9
L0 12720
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@s@c@a
vOSER10
R4
!i10b 1
!s100 DLkRL=53IY=QnHRz^o?ZT3
II:C8@onc3dE[9hgV@JRGH3
R5
R6
R7
R8
R9
L0 11061
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@s@e@r10
vOSER16
R4
!i10b 1
!s100 ncAf0CKIl?3FL^1DbFz]g2
I;ocP]LSzd30F>1_1FBd_z0
R5
R6
R7
R8
R9
L0 11206
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@s@e@r16
vOSER4
R4
!i10b 1
!s100 Gnb19cOafjJmNJ3LK6>6k3
IU:_LOHX7CFJZH]VUakSA]3
R5
R6
R7
R8
R9
L0 10100
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@s@e@r4
vOSER4_MEM
R4
!i10b 1
!s100 e7TzdNeL]1gKdAWc_F9>c3
I;mg]XSG4GM;F:V>7IRTH@2
R5
R6
R7
R8
R9
L0 10271
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@s@e@r4_@m@e@m
vOSER8
R4
!i10b 1
!s100 F@0[ZLKY<XVa^P]Zob8Wi3
IoJW;D:];9KdhJ;[RamCMS2
R5
R6
R7
R8
R9
L0 10670
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@s@e@r8
vOSER8_MEM
R4
!i10b 1
!s100 Fa4kGcjdOz16:gXS`GzQd2
IT5n<TkLXIiAH;JN<Cej[82
R5
R6
R7
R8
R9
L0 10850
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@s@e@r8_@m@e@m
vOSIDES32
R4
!i10b 1
!s100 0RgH9d]>nVF>FFfXjR^X60
I^EzRg8hUBH6VBQ;zn;zOX1
R5
R6
R7
R8
R9
L0 11475
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@s@i@d@e@s32
vOTP
R4
!i10b 1
!s100 d1_OE7W_=5cD;`4G^_2[i0
IH:L>RkDRLLUo]5I<3R45N1
R5
R6
R7
R8
R9
L0 16850
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@t@p
vOVIDEO
R4
!i10b 1
!s100 iXWWIkRH=@`77:3bCIHXe0
Ik6[3LVn`NO:dz8IEFOTda3
R5
R6
R7
R8
R9
L0 10476
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@o@v@i@d@e@o
vpixel_cnt
!s110 1730705946
!i10b 1
!s100 9fU8SK4FAZl@SH5dk1=;d2
I^0UbceAcgAPzWdXRg]Daa2
R5
R6
w1730633768
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/pixel_cnt.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/pixel_cnt.v
L0 3
R10
r1
!s85 0
31
!s108 1730705946.673000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/pixel_cnt.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/pixel_cnt.v|
!i113 0
R14
vPLL
R4
!i10b 1
!s100 lGngSiT]KI?6Z>8z?PoTG2
IeA9XBRQ[M8HP4oDIGo?]A1
R5
R6
R7
R8
R9
L0 12746
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@p@l@l
vPLLA
R4
!i10b 1
!s100 eVUlAAJL[iU:3X15aj4I13
I_SBaUCU?_LVHgR@d<kUfM2
R5
R6
R7
R8
R9
L0 14615
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@p@l@l@a
vpROM
R4
!i10b 1
!s100 a>KDjljAnoSNgCh4?JO863
I=>mOReBX^_YTX=5OMNmVk3
R5
R6
R7
R8
R9
L0 2981
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
np@r@o@m
vpROMX9
R4
!i10b 1
!s100 UanE5[Q:[eJec<32dHKc:3
IRaP8z<0lm^hDBOK08>79=3
R5
R6
R7
R8
R9
L0 3178
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
np@r@o@m@x9
vRAM16S1
R23
!i10b 1
!s100 o`Q1haKWCP=^Ng=U4Tm>e0
I]2PEO;?iRBB0C3]mMiYBW2
R5
R6
R7
R8
R9
L0 553
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@r@a@m16@s1
vRAM16S2
R23
!i10b 1
!s100 OKJ0DIM43D?mFm;B:bNQY3
Ijb`7FHfz`;MIcJzaW>c760
R5
R6
R7
R8
R9
L0 577
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@r@a@m16@s2
vRAM16S4
R23
!i10b 1
!s100 @2UB?<]94?a]GXhmFR^VE3
I>;?PF`>z7Mmd8BUAO97HM1
R5
R6
R7
R8
R9
L0 610
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@r@a@m16@s4
vRAM16SDP1
R23
!i10b 1
!s100 @>T8d0G>:ZFbTlAzg49NP0
I;od7`9Idl6c2aCKNkGW>?0
R5
R6
R7
R8
R9
L0 653
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@r@a@m16@s@d@p1
vRAM16SDP2
R23
!i10b 1
!s100 Cm=MAWb@;QC[n8hTFInaD3
I]nHGAD9>klifYSRmTgj9a2
R5
R6
R7
R8
R9
L0 678
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@r@a@m16@s@d@p2
vRAM16SDP4
R23
!i10b 1
!s100 B>35NFeOEi<DBnReE97kZ2
IhFLNBdmAV^n>6<o>bBo4?0
R5
R6
R7
R8
R9
L0 711
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@r@a@m16@s@d@p4
vramDualPort
R31
!i10b 1
!s100 oTNhW99NYHEQ?A]195_4K2
IHG@7E3=zL`Dj5e:^QoIE30
R5
R6
R32
R33
R34
L0 686
R10
r1
!s85 0
31
R35
R36
R37
!i113 0
R14
nram@dual@port
vramFifo
R31
!i10b 1
!s100 8SaPjPnIC4RP8VMWU81OX3
I?<A7oCV_8Ki_k>DY8n>ij3
R5
R6
R32
R33
R34
L0 574
R10
r1
!s85 0
31
R35
R36
R37
!i113 0
R14
nram@fifo
vrgb2ycbcr
!s110 1730872346
!i10b 1
!s100 dHEB]@l;z^GlQU@A=k^hO1
IJe?iVbmol3mX8P@@oG3lg0
R5
R6
w1730872269
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/rgb2ycbcr.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/rgb2ycbcr.v
L0 1
R10
r1
!s85 0
31
!s108 1730872346.226000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/rgb2ycbcr.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/VP/rgb2ycbcr.v|
!i113 0
R14
vROM16
R23
!i10b 1
!s100 E?UIbiZXh^85_8J4B:5[52
IH:7KfP6QbGnMM0>4F`AK@3
R5
R6
R7
R8
R9
L0 755
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@r@o@m16
vSAMB
R4
!i10b 1
!s100 n0g65RlceWco:GUkDVn<F1
IbD7QR@cLC[@j`az9;UL6P3
R5
R6
R7
R8
R9
L0 16840
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@s@a@m@b
vscaler
R31
!i10b 1
!s100 RSP2o`:ol9:TWV`79:ZH:0
IbQAFDD;b3cDOc:]Id]SI]2
R5
R6
R32
R33
R34
L0 3
R10
r1
!s85 0
31
R35
R36
R37
!i113 0
R14
vSDP36KE
R4
!i10b 1
!s100 @X1dBaTWXT?YNT:ZgoKDo3
I]HFJaXHhYSjXjOXnOIk;o2
R5
R6
R7
R8
R9
L0 3354
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@s@d@p36@k@e
vSDPB
R4
!i10b 1
!s100 aZaaIcha:UBe4D77LKbj>0
IcT8mi3B5eRCB7:^M<9<]l2
R5
R6
R7
R8
R9
L0 1674
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@s@d@p@b
vSDPX9B
R4
!i10b 1
!s100 T]>h^b3Y]687I@m5J3of42
IJB91M4J]_Wbn[;cg3LbZ@2
R5
R6
R7
R8
R9
L0 1958
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@s@d@p@x9@b
vSP
R4
!i10b 1
!s100 BAhYKaTm>8>Q:Dd9Z7abI0
I2L=LAD?VEOi_F`S7<;f2<1
R5
R6
R7
R8
R9
L0 1076
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@s@p
vSPX9
R4
!i10b 1
!s100 VYkBo=UAmDlcPhk<LQ15l0
I4`:?KTagMhIUL1o_W2?PA3
R5
R6
R7
R8
R9
L0 1384
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@s@p@x9
vstreamScaler
R31
!i10b 1
!s100 <K9OV[lGJBWFXm5o1lbQ:2
I?n<dW_PD9cS;U6ZHg_P>c1
R5
R6
R32
R33
R34
L0 114
R10
r1
!s85 0
31
R35
R36
R37
!i113 0
R14
nstream@scaler
vSYS_PLL
!s110 1730705843
!i10b 1
!s100 bniEOYS<j2@9Y2aVQMeHP1
IkW`H=i_Q>5[=TU;EcMFJB0
R5
R6
w1730631621
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/PLL/SYS_PLL.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/PLL/SYS_PLL.v
R45
R10
r1
!s85 0
31
!s108 1730705843.510000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/PLL/SYS_PLL.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/PLL/SYS_PLL.v|
!i113 0
R14
n@s@y@s_@p@l@l
vtb_top
R23
!i10b 1
!s100 i[gb7hhll?>o2[9>4Eoie3
I_LE<5^c1iR?B;@l?0U=OI0
R5
R6
w1732251739
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/gowin_workfile/tb_top.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/gowin_workfile/tb_top.v
L0 2
R10
r1
!s85 0
31
!s108 1732252580.754000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/gowin_workfile/tb_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/gowin_workfile/tb_top.v|
!i113 0
R14
vTBUF
R23
!i10b 1
!s100 4^RPjCiE3NiXVkkABY2jo2
I765`VVHVcoDRmRk6GT8IX1
R5
R6
R7
R8
R9
L0 839
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@t@b@u@f
vtestpattern
R15
!i10b 1
!s100 iG@A@DS^A@19QaFj1[]7B3
I[]XUC21k6AUI]j5lZdfWd0
R5
R6
R16
R17
R18
L0 118
R10
r1
!s85 0
31
R19
R20
R21
!i113 0
R14
vtiming_check
R24
!i10b 1
!s100 GZP5JF`H[0hgRBP618Pz31
IO:VC=gQ^PO;mL^DMPbJ_i3
R5
R6
R25
R26
R27
L0 175
R10
r1
!s85 0
31
R28
R29
R30
!i113 0
R14
vTLVDS_IBUF
R23
!i10b 1
!s100 n[LfSfl5=f8@^bOZCVLYm0
IgL[NMDb6kkOoWX4H9_WCW1
R5
R6
R7
R8
R9
L0 861
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@t@l@v@d@s_@i@b@u@f
vTLVDS_IBUF_ADC
R23
!i10b 1
!s100 8aH2h4PEU<ILHWTzhP;1Y2
IYd;eIa9@<<?fA>>3M7NXb1
R5
R6
R7
R8
R9
L0 1068
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@t@l@v@d@s_@i@b@u@f_@a@d@c
vTLVDS_IOBUF
R23
!i10b 1
!s100 8Z3eNSc=kZ[aOd4?2XmOn1
I8jl[l`IC;LRnSB995zAk00
R5
R6
R7
R8
R9
L0 892
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@t@l@v@d@s_@i@o@b@u@f
vTLVDS_OBUF
R23
!i10b 1
!s100 jWG::lLl>Xj^5bFeIBmSh0
IJcS[7BKiKfNIXXTdSflAJ1
R5
R6
R7
R8
R9
L0 876
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@t@l@v@d@s_@o@b@u@f
vTLVDS_TBUF
R23
!i10b 1
!s100 70ziIN9>@WHQX?1n5L>z13
I8UIb@POUC@iajmUK988O<3
R5
R6
R7
R8
R9
L0 885
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@t@l@v@d@s_@t@b@u@f
vtop
!s110 1732242960
!i10b 1
!s100 31^159e=^ieeDoX[hD`C^3
IYFlfcC=jPX5C1WM40B3Lk3
R5
R6
w1732242747
8F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v
FF:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v
L0 1
R10
r1
!s85 0
31
!s108 1732242960.670000
!s107 F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVP/src/top.v|
!i113 0
R14
vVCC
R23
!i10b 1
!s100 :a^G7znc2D5Y4SNgAlc]A2
IBQdX892;5Wa?e^1WMkOU92
R5
R6
R7
R8
R9
L0 796
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
n@v@c@c
