$date
	Sun Sep 19 19:28:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 4 ! outY [3:0] $end
$var wire 1 " outC $end
$var reg 4 # inA [3:0] $end
$var reg 4 $ inB [3:0] $end
$var reg 1 % inC $end
$scope module DUT $end
$var wire 4 & in_a [3:0] $end
$var wire 4 ' in_b [3:0] $end
$var wire 1 % in_c $end
$var wire 4 ( out_y [3:0] $end
$var wire 1 " out_c $end
$var wire 1 ) co_2 $end
$var wire 1 * co_1 $end
$var wire 1 + co_0 $end
$scope module fa_0 $end
$var wire 1 , in_a $end
$var wire 1 - in_b $end
$var wire 1 % in_c $end
$var wire 1 + out_c $end
$var wire 1 . out_y $end
$upscope $end
$scope module fa_1 $end
$var wire 1 / in_a $end
$var wire 1 0 in_b $end
$var wire 1 + in_c $end
$var wire 1 * out_c $end
$var wire 1 1 out_y $end
$upscope $end
$scope module fa_2 $end
$var wire 1 2 in_a $end
$var wire 1 3 in_b $end
$var wire 1 * in_c $end
$var wire 1 ) out_c $end
$var wire 1 4 out_y $end
$upscope $end
$scope module fa_3 $end
$var wire 1 5 in_a $end
$var wire 1 6 in_b $end
$var wire 1 ) in_c $end
$var wire 1 " out_c $end
$var wire 1 7 out_y $end
$upscope $end
$upscope $end
$scope task disp $end
$var reg 1 8 carIn $end
$var reg 1 9 carOut $end
$var reg 4 : outp [3:0] $end
$var reg 4 ; regA [3:0] $end
$var reg 4 < regB [3:0] $end
$var reg 5 = throw [4:0] $end
$var integer 32 > catch [31:0] $end
$var integer 32 ? intA [31:0] $end
$var integer 32 @ intB [31:0] $end
$var integer 32 A intY [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
x9
x8
17
06
05
04
13
02
01
00
1/
0.
1-
1,
1+
1*
1)
b1000 (
b101 '
b11 &
0%
b101 $
b11 #
0"
b1000 !
$end
#10
0)
14
0*
11
0+
0"
1.
b1111 !
b1111 (
17
10
0,
0/
15
b111 $
b111 '
b1000 #
b1000 &
b1000 >
b1000 =
b1000 A
b101 @
b11 ?
09
b1000 :
08
b101 <
b11 ;
#20
1"
07
1)
04
1*
01
1+
b0 !
b0 (
0.
00
03
1,
1/
12
b1 $
b1 '
b1111 #
b1111 &
b1111 >
b1111 =
b1111 A
b111 @
b1000 ?
b1111 :
b111 <
b1000 ;
#30
0)
11
07
b110 !
b110 (
14
10
16
02
b1011 $
b1011 '
b1011 #
b1011 &
b10000 >
b10000 =
b10000 A
b1 @
b1111 ?
19
b0 :
b1 <
b1111 ;
#40
b10110 >
b10110 =
b10110 A
b1011 @
b1011 ?
b110 :
b1011 <
b1011 ;
#50
