{"Source Block": ["hdl/library/axi_ad7175/axi_ad7175.v@181:191@HdlIdDef", "  wire             adc_rx_data_rdy_s;\n  wire\t\t\t   adc_tx_data_rdy_s;\n  wire    [31:0]   adc_gpio_out;\n  \n  wire             clk_div_update_rdy_s;\n  wire    [23:0]   phase_data_s;\n\n  // signal name changes\n  assign adc_clk = s_axi_aclk;\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], "Clone Blocks": [["hdl/library/axi_ad7175/axi_ad7175.v@180:190", "  wire    [31:0]   adc_rx_data_s;\n  wire             adc_rx_data_rdy_s;\n  wire\t\t\t   adc_tx_data_rdy_s;\n  wire    [31:0]   adc_gpio_out;\n  \n  wire             clk_div_update_rdy_s;\n  wire    [23:0]   phase_data_s;\n\n  // signal name changes\n  assign adc_clk = s_axi_aclk;\n  assign up_clk = s_axi_aclk;\n"]], "Diff Content": {"Delete": [[186, "  wire    [23:0]   phase_data_s;\n"]], "Add": [[186, "  wire    [31:0]   phase_data_s;\n"]]}}