{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517469057025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517469057028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 23:10:56 2018 " "Processing started: Wed Jan 31 23:10:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517469057028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517469057028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517469057028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517469057631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517469057631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066267 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "alu.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/alu.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517469066267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a adder.sv(20) " "Verilog HDL Declaration information at adder.sv(20): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/adder.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517469066267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 5 5 " "Found 5 design units, including 5 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066268 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64bit " "Found entity 2: adder_64bit" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/adder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066268 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtracter_64bit " "Found entity 3: subtracter_64bit" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/adder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066268 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_64bit_testbench " "Found entity 4: adder_64bit_testbench" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/adder.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066268 ""} { "Info" "ISGN_ENTITY_NAME" "5 subtracter_64bit_testbench " "Found entity 5: subtracter_64bit_testbench" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/adder.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517469066268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x64_1.sv 8 8 " "Found 8 design units, including 8 entities, in source file mux8x64_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066269 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1 " "Found entity 2: mux4_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066269 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8_1 " "Found entity 3: mux8_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066269 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux8x64_1 " "Found entity 4: mux8x64_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066269 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8x64_1_testbench " "Found entity 5: mux8x64_1_testbench" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066269 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux8_1_testbench " "Found entity 6: mux8_1_testbench" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066269 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2_1_testbench " "Found entity 7: mux2_1_testbench" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066269 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4_1_testbench " "Found entity 8: mux4_1_testbench" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517469066269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517469066269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517469066288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_64bit adder_64bit:addme " "Elaborating entity \"adder_64bit\" for hierarchy \"adder_64bit:addme\"" {  } { { "alu.sv" "addme" { Text "E:/Engr/quartus/469Labs/Final Lab 2/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517469066290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder_64bit:addme\|adder:a " "Elaborating entity \"adder\" for hierarchy \"adder_64bit:addme\|adder:a\"" {  } { { "adder.sv" "a" { Text "E:/Engr/quartus/469Labs/Final Lab 2/adder.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517469066291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter_64bit subtracter_64bit:subme " "Elaborating entity \"subtracter_64bit\" for hierarchy \"subtracter_64bit:subme\"" {  } { { "alu.sv" "subme" { Text "E:/Engr/quartus/469Labs/Final Lab 2/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517469066298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x64_1 mux8x64_1:resulting " "Elaborating entity \"mux8x64_1\" for hierarchy \"mux8x64_1:resulting\"" {  } { { "alu.sv" "resulting" { Text "E:/Engr/quartus/469Labs/Final Lab 2/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517469066307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8x64_1:resulting\|mux8_1:choosing\[0\].bestmux " "Elaborating entity \"mux8_1\" for hierarchy \"mux8x64_1:resulting\|mux8_1:choosing\[0\].bestmux\"" {  } { { "mux8x64_1.sv" "choosing\[0\].bestmux" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517469066308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux8x64_1:resulting\|mux8_1:choosing\[0\].bestmux\|mux4_1:m1 " "Elaborating entity \"mux4_1\" for hierarchy \"mux8x64_1:resulting\|mux8_1:choosing\[0\].bestmux\|mux4_1:m1\"" {  } { { "mux8x64_1.sv" "m1" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517469066309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux8x64_1:resulting\|mux8_1:choosing\[0\].bestmux\|mux4_1:m1\|mux2_1:m1 " "Elaborating entity \"mux2_1\" for hierarchy \"mux8x64_1:resulting\|mux8_1:choosing\[0\].bestmux\|mux4_1:m1\|mux2_1:m1\"" {  } { { "mux8x64_1.sv" "m1" { Text "E:/Engr/quartus/469Labs/Final Lab 2/mux8x64_1.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517469066309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1517469067163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Engr/quartus/469Labs/Final Lab 2/output_files/alu.map.smsg " "Generated suppressed messages file E:/Engr/quartus/469Labs/Final Lab 2/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517469067421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517469067564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517469067564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517469067648 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517469067648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "290 " "Implemented 290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517469067648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517469067648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517469067667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 23:11:07 2018 " "Processing ended: Wed Jan 31 23:11:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517469067667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517469067667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517469067667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517469067667 ""}
