/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module accumulator(clk, reset, subtract_i, A, P);
  input [1:0] A;
  output [1:0] P;
  input reset;
  input subtract_i;
  input clk;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$697 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$696 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$695 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$694 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$693 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:2.20-2.30" *)
  wire \$auto$rs_design_edit.cc:821:execute$699.subtract_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:2.13-2.18" *)
  wire \$auto$rs_design_edit.cc:821:execute$699.reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:4.26-4.27" *)
  wire [1:0] \$auto$rs_design_edit.cc:821:execute$699.P ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:2.8-2.11" *)
  wire \$auto$rs_design_edit.cc:821:execute$699.clk ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$clkbufmap.cc:298:execute$680 ;
  wire [1:0] \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$A ;
  wire [1:0] \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$P ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$reset ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$subtract_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:3.21-3.22" *)
  wire [1:0] \$auto$rs_design_edit.cc:821:execute$699.A ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:3.21-3.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:3.21-3.22" *)
  wire [1:0] A;
  wire \$iopadmap$subtract_i ;
  wire \$iopadmap$reset ;
  wire \$iopadmap$clk ;
  wire [1:0] \$iopadmap$P ;
  wire [1:0] \$iopadmap$A ;
  wire \$auto$clkbufmap.cc:298:execute$680 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:4.26-4.27" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:4.26-4.27" *)
  wire [1:0] P;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:2.13-2.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:2.13-2.18" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:2.20-2.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:2.20-2.30" *)
  wire subtract_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:2.8-2.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:2.8-2.11" *)
  wire clk;
  wire \$auto$rs_design_edit.cc:568:execute$693 ;
  wire \$auto$rs_design_edit.cc:568:execute$694 ;
  wire \$auto$rs_design_edit.cc:568:execute$695 ;
  wire \$auto$rs_design_edit.cc:568:execute$696 ;
  wire \$auto$rs_design_edit.cc:568:execute$697 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.A  (
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$693 ),
    .I(\$auto$rs_design_edit.cc:821:execute$699.A [0]),
    .O(\$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$A [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.A_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$694 ),
    .I(\$auto$rs_design_edit.cc:821:execute$699.A [1]),
    .O(\$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$A [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.P  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$P [0]),
    .O(\$auto$rs_design_edit.cc:821:execute$699.P [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.P_1  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$P [1]),
    .O(\$auto$rs_design_edit.cc:821:execute$699.P [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$695 ),
    .I(\$auto$rs_design_edit.cc:821:execute$699.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$696 ),
    .I(\$auto$rs_design_edit.cc:821:execute$699.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$accumulator.subtract_i  (
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$697 ),
    .I(\$auto$rs_design_edit.cc:821:execute$699.subtract_i ),
    .O(\$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$subtract_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$clkbufmap.cc:265:execute$678  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$clkbufmap.cc:298:execute$680 )
  );
  fabric_accumulator \$auto$rs_design_edit.cc:819:execute$698  (
    .\$auto$rs_design_edit.cc:568:execute$697 (\$auto$rs_design_edit.cc:568:execute$697 ),
    .\$auto$rs_design_edit.cc:568:execute$696 (\$auto$rs_design_edit.cc:568:execute$696 ),
    .\$auto$rs_design_edit.cc:568:execute$695 (\$auto$rs_design_edit.cc:568:execute$695 ),
    .\$auto$rs_design_edit.cc:568:execute$694 (\$auto$rs_design_edit.cc:568:execute$694 ),
    .\$auto$rs_design_edit.cc:568:execute$693 (\$auto$rs_design_edit.cc:568:execute$693 ),
    .\$auto$clkbufmap.cc:298:execute$680 (\$auto$clkbufmap.cc:298:execute$680 ),
    .\$iopadmap$A (\$iopadmap$A ),
    .\$iopadmap$P (\$iopadmap$P ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .\$iopadmap$subtract_i (\$iopadmap$subtract_i )
  );
  assign \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$697  = \$auto$rs_design_edit.cc:568:execute$697 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$696  = \$auto$rs_design_edit.cc:568:execute$696 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$695  = \$auto$rs_design_edit.cc:568:execute$695 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$694  = \$auto$rs_design_edit.cc:568:execute$694 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$rs_design_edit.cc:568:execute$693  = \$auto$rs_design_edit.cc:568:execute$693 ;
  assign \$auto$clkbufmap.cc:298:execute$680  = \$flatten$auto$rs_design_edit.cc:821:execute$699.$auto$clkbufmap.cc:298:execute$680 ;
  assign \$iopadmap$A  = \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$A ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$P  = \$iopadmap$P ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$reset ;
  assign \$iopadmap$subtract_i  = \$flatten$auto$rs_design_edit.cc:821:execute$699.$iopadmap$subtract_i ;
  assign \$auto$rs_design_edit.cc:821:execute$699.A  = A;
  assign P = \$auto$rs_design_edit.cc:821:execute$699.P ;
  assign \$auto$rs_design_edit.cc:821:execute$699.clk  = clk;
  assign \$auto$rs_design_edit.cc:821:execute$699.reset  = reset;
  assign \$auto$rs_design_edit.cc:821:execute$699.subtract_i  = subtract_i;
endmodule
