INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_2/What_it_does_module/What_it_does_module.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_2/What_it_does_module/What_it_does_module.srcs/sim_1/new/stimulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_2/What_it_does_module/What_it_does_module.srcs/sim_1/new/tb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_2/What_it_does_module/What_it_does_module.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
