// Seed: 3871830502
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri0 id_0
    , id_5,
    output supply0 id_1,
    input wire id_2,
    input tri1 id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  assign modCall_1.id_3 = 0;
  generate
    assign id_5 = 1 - 1;
  endgenerate
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_6;
  assign id_4 = {id_6#(.id_6(id_2)) {id_6}} - (id_6);
  assign id_5 = id_2;
  assign id_6 = 1;
  nand primCall (
      id_5,
      id_8,
      id_26,
      id_7,
      id_21,
      id_12,
      id_23,
      id_13,
      id_16,
      id_15,
      id_22,
      id_2,
      id_18,
      id_10,
      id_19,
      id_9,
      id_11,
      id_24,
      id_17,
      id_6,
      id_14,
      id_25,
      id_20
  );
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  wire id_25;
  wire id_26;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_8
  );
endmodule
