Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Jan  2 23:03:10 2024
| Host             : Daniel-Chen running 64-bit major release  (build 9200)
| Command          : report_power -file Piano_Controller_power_routed.rpt -pb Piano_Controller_power_summary_routed.pb -rpx Piano_Controller_power_routed.rpx
| Design           : Piano_Controller
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 150.258 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 149.772                           |
| Device Static (W)        | 0.486                             |
| Effective TJA (C/W)      | 4.8                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    66.440 |    10267 |       --- |             --- |
|   LUT as Logic |    54.983 |     7013 |     20800 |           33.72 |
|   CARRY4       |    11.328 |     2144 |      8150 |           26.31 |
|   Register     |     0.100 |      937 |     41600 |            2.25 |
|   BUFG         |     0.023 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |     0.006 |        4 |     32600 |            0.01 |
|   Others       |     0.000 |       46 |       --- |             --- |
| Signals        |    59.853 |     9410 |       --- |             --- |
| I/O            |    23.480 |       48 |       210 |           22.86 |
| Static Power   |     0.486 |          |           |                 |
| Total          |   150.259 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   126.685 |     126.344 |      0.341 |
| Vccaux    |       1.800 |     0.912 |       0.859 |      0.053 |
| Vcco33    |       3.300 |     6.632 |       6.631 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| Piano_Controller   |   149.773 |
|   autolight0       |     0.341 |
|   autoplay         |     1.035 |
|     frediv         |     0.178 |
|     lib            |     0.102 |
|     seg_in_reg[20] |     0.016 |
|     seg_in_reg[29] |     0.015 |
|     seg_in_reg[30] |     0.019 |
|     seg_in_reg[35] |     0.017 |
|   buzzer           |     0.277 |
|   changeflag0      |     0.014 |
|   changemode0      |     0.012 |
|   changeuser0      |     0.014 |
|   freeplay         |     0.163 |
|   save_userd       |     0.022 |
|   study            |   123.951 |
|     fre2           |     0.166 |
|     lib            |     0.145 |
|     song_reg[1]    |     0.026 |
|     user_reg[1]    |     0.016 |
|   switch_tone0     |     0.010 |
+--------------------+-----------+


