# Verilog_xilinx_Designs
<h2>Verilog Designs on xilinx</h2>
The included projects are:
<ul>
<li>Combinational ckts</li>
  <ul>
  <li>Day1:Half_adder</li>
  <li>Day2:Full_adder</li>
  <li>Day3:Half_subtractor</li>
  <li>Day4:Full_subtractor</li>
  <li>Day5:Multiplier</li>
  <li>Day6:Ripple_carry_adDay1:der</li>
  <li>Day7:Carry_look_ahead_adder</li>
  <li>Day8:16_bit_adder</li>
  <li>Day9:16to1_mux using 4to1_mux And 2to1_mux</li>
  <li>Day10:16_bit_adder</li>
  <li>Day11:16_bit_adder</li>
  <li>Day12:16_bit_adder</li>
  <li>Day13:16_bit_adder</li>
  <li>Day14:16_bit_adder</li>
  </ul><br>
<li>Sequential ckts</li>
</ul>

The simulations are performed in Xilinx and iverilog, gtkwave is used to code and debug.

Add a Star ðŸŒŸ to this ðŸ‘† Repository


For Sponsor or Project Enquiry
Email - gunasaikiran8055@gmail.com

Follow Me on
LinkedIn - <a href="https://www.linkedin.com/in/guna-sai-kiran-b526a2220/">Guna Sai Kiran</a>
