// Seed: 1472728160
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1 - id_3;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_10(
      .id_0(1), .id_1(), .id_2(-1)
  );
  assign id_5 = id_4;
  initial id_6 <= ~^(-1);
  parameter id_11 = -1;
  wire id_12;
  assign id_6  = id_11;
  assign id_11 = id_11;
  tri0 id_13 = -1'b0;
  wire id_14;
  assign id_9 = "";
  module_0 modCall_1 (
      id_8,
      id_13,
      id_13
  );
  assign modCall_1.id_1 = 0;
  if (-1'b0) assign id_13 = 1'b0;
  else wor id_15 = (-1);
endmodule
