// Seed: 239675591
module module_0 ();
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output wand id_2,
    input supply1 id_3,
    output uwire id_4,
    output wand id_5,
    output tri1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10,
    input uwire id_11
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply1 id_3
);
  logic id_5 = 1;
  buf primCall (id_3, id_5);
  module_0 modCall_1 ();
  wire id_6;
  ;
endmodule
