
*** Running vivado
    with args -log AES256_enc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES256_enc.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source AES256_enc.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_encrypt/AES256_encrypt_IP/AES256_encrypt_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top AES256_enc -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13193
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2610.562 ; gain = 0.000 ; free physical = 2047 ; free virtual = 6149
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES256_enc' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_FSM_AXI.sv:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_FSM_AXI.sv:350]
INFO: [Synth 8-6157] synthesizing module 'mod_mux_2to1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mod_mux_2to1' (1#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_addRoundKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:3]
WARNING: [Synth 8-6090] variable 'row' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:35]
WARNING: [Synth 8-6090] variable 'row' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:35]
WARNING: [Synth 8-6090] variable 'row' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:35]
WARNING: [Synth 8-6090] variable 'row' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_addRoundKey' (2#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod_romKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:7]
INFO: [Synth 8-3876] $readmem data file '/home/adrian/Desktop/AES256-HW-Accelerator/rijndaelTables/key.txt' is read successfully [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'mod_romKey' (3#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16_16to1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16_16to1' (4#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_rom256' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:7]
INFO: [Synth 8-3876] $readmem data file '/home/adrian/Desktop/AES256-HW-Accelerator/rijndaelTables/rijndaelSboxTable.txt' is read successfully [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_rom256' (5#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_shifter' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:8]
WARNING: [Synth 8-324] index -1 out of range [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_shifter' (6#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_mixColumns' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:3]
INFO: [Synth 8-251] INPUT mixColumns: xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_mixColumns' (7#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16' (8#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'AES256_enc' (9#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_FSM_AXI.sv:32]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2610.562 ; gain = 0.000 ; free physical = 1228 ; free virtual = 5331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2610.562 ; gain = 0.000 ; free physical = 2013 ; free virtual = 6117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 2010 ; free virtual = 6113
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'aes_st_reg' in module 'AES256_enc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                       0000000001 |                             0000
                addRK_st |                       0000000010 |                             0001
               reg163_st |                       0000000100 |                             0010
                  rom_st |                       0000001000 |                             0011
                 romw_st |                       0000010000 |                             0100
                  shf_st |                       0000100000 |                             0101
               mixCol_st |                       0001000000 |                             0110
               reg162_st |                       0010000000 |                             0111
            end_round_st |                       0100000000 |                             1100
                  iSTATE |                       1000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aes_st_reg' using encoding 'one-hot' in module 'AES256_enc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1980 ; free virtual = 6084
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 44    
	   3 Input      8 Bit         XORs := 6     
	   5 Input      8 Bit         XORs := 2     
	   4 Input      8 Bit         XORs := 6     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 96    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  16 Input  128 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 48    
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1793 ; free virtual = 5901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+---------------------+---------------+----------------+
|Module Name    | RTL Object          | Depth x Width | Implemented As | 
+---------------+---------------------+---------------+----------------+
|mod_enc_rom256 | p_0_out             | 256x8         | LUT            | 
|AES256_enc     | shifter/aux_reg[15] | 256x8         | Block RAM      | 
+---------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1793 ; free virtual = 5900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance shifter/aux_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1792 ; free virtual = 5900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1792 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1792 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1792 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1792 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1792 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1792 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     2|
|3     |LUT2     |    38|
|4     |LUT3     |   252|
|5     |LUT4     |    18|
|6     |LUT5     |   188|
|7     |LUT6     |   109|
|8     |MUXF7    |    16|
|9     |MUXF8    |     8|
|10    |RAMB18E1 |     1|
|11    |FDCE     |   677|
|12    |FDPE     |     1|
|13    |FDRE     |   240|
|14    |IBUF     |   131|
|15    |OBUF     |   129|
+------+---------+------+

Report Instance Areas: 
+------+-------------+--------------------+------+
|      |Instance     |Module              |Cells |
+------+-------------+--------------------+------+
|1     |top          |                    |  1811|
|2     |  addRK      |mod_enc_addRoundKey |   131|
|3     |  mixColumns |mod_enc_mixColumns  |   256|
|4     |  reg16_2    |mod_reg16           |   383|
|5     |  reg16_3    |mod_reg16_16to1     |   193|
|6     |  shifter    |mod_enc_shifter     |   281|
+------+-------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1792 ; free virtual = 5899
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1795 ; free virtual = 5902
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.500 ; gain = 7.930 ; free physical = 1795 ; free virtual = 5902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2618.500 ; gain = 0.000 ; free physical = 1889 ; free virtual = 5996
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2650.508 ; gain = 0.000 ; free physical = 1804 ; free virtual = 5911
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d731cd87
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2650.508 ; gain = 40.020 ; free physical = 1954 ; free virtual = 6061
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_encrypt/AES256_encrypt.runs/synth_1/AES256_enc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES256_enc_utilization_synth.rpt -pb AES256_enc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 11:27:41 2021...
