rc file Version 1.0

[Design]
COMPILE_PATH=/home/js2992/c2s2/c2s2_ip/src/systolic/test/sim_build
VCS_HOME=/opt/synopsys/vcs/V-2023.12-SP2-1
VERDI_HOME=
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=SystolicArray 
OPTION=-ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-ssz -ssv -ssy 
