
009GUPIK_ROV_ETH_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a194  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c20  0801a434  0801a434  0002a434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801d054  0801d054  0002d054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801d05c  0801d05c  0002d05c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801d060  0801d060  0002d060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000098  20000000  0801d064  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00010158  20000098  0801d0fc  00030098  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200101f0  0801d0fc  000301f0  2**0
                  ALLOC
  9 .lwip_sec     00041a00  30000000  0801d0fc  00040000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00030098  2**0
                  CONTENTS, READONLY
 11 .debug_info   0005e057  00000000  00000000  000300c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00009adc  00000000  00000000  0008e11d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000028f8  00000000  00000000  00097c00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002630  00000000  00000000  0009a4f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0004cf4e  00000000  00000000  0009cb28  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00036050  00000000  00000000  000e9a76  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    001a57ee  00000000  00000000  0011fac6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  002c52b4  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000af54  00000000  00000000  002c5330  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000098 	.word	0x20000098
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801a41c 	.word	0x0801a41c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2000009c 	.word	0x2000009c
 80002dc:	0801a41c 	.word	0x0801a41c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b972 	b.w	800068c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	4688      	mov	r8, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14b      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4615      	mov	r5, r2
 80003d2:	d967      	bls.n	80004a4 <__udivmoddi4+0xe4>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0720 	rsb	r7, r2, #32
 80003de:	fa01 f302 	lsl.w	r3, r1, r2
 80003e2:	fa20 f707 	lsr.w	r7, r0, r7
 80003e6:	4095      	lsls	r5, r2
 80003e8:	ea47 0803 	orr.w	r8, r7, r3
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003f8:	fa1f fc85 	uxth.w	ip, r5
 80003fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000400:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000404:	fb07 f10c 	mul.w	r1, r7, ip
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18eb      	adds	r3, r5, r3
 800040e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000412:	f080 811b 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8118 	bls.w	800064c <__udivmoddi4+0x28c>
 800041c:	3f02      	subs	r7, #2
 800041e:	442b      	add	r3, r5
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0fe 	udiv	r0, r3, lr
 8000428:	fb0e 3310 	mls	r3, lr, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fc0c 	mul.w	ip, r0, ip
 8000434:	45a4      	cmp	ip, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	192c      	adds	r4, r5, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8107 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000442:	45a4      	cmp	ip, r4
 8000444:	f240 8104 	bls.w	8000650 <__udivmoddi4+0x290>
 8000448:	3802      	subs	r0, #2
 800044a:	442c      	add	r4, r5
 800044c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000450:	eba4 040c 	sub.w	r4, r4, ip
 8000454:	2700      	movs	r7, #0
 8000456:	b11e      	cbz	r6, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c6 4300 	strd	r4, r3, [r6]
 8000460:	4639      	mov	r1, r7
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0xbe>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80eb 	beq.w	8000646 <__udivmoddi4+0x286>
 8000470:	2700      	movs	r7, #0
 8000472:	e9c6 0100 	strd	r0, r1, [r6]
 8000476:	4638      	mov	r0, r7
 8000478:	4639      	mov	r1, r7
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	fab3 f783 	clz	r7, r3
 8000482:	2f00      	cmp	r7, #0
 8000484:	d147      	bne.n	8000516 <__udivmoddi4+0x156>
 8000486:	428b      	cmp	r3, r1
 8000488:	d302      	bcc.n	8000490 <__udivmoddi4+0xd0>
 800048a:	4282      	cmp	r2, r0
 800048c:	f200 80fa 	bhi.w	8000684 <__udivmoddi4+0x2c4>
 8000490:	1a84      	subs	r4, r0, r2
 8000492:	eb61 0303 	sbc.w	r3, r1, r3
 8000496:	2001      	movs	r0, #1
 8000498:	4698      	mov	r8, r3
 800049a:	2e00      	cmp	r6, #0
 800049c:	d0e0      	beq.n	8000460 <__udivmoddi4+0xa0>
 800049e:	e9c6 4800 	strd	r4, r8, [r6]
 80004a2:	e7dd      	b.n	8000460 <__udivmoddi4+0xa0>
 80004a4:	b902      	cbnz	r2, 80004a8 <__udivmoddi4+0xe8>
 80004a6:	deff      	udf	#255	; 0xff
 80004a8:	fab2 f282 	clz	r2, r2
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f040 808f 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b2:	1b49      	subs	r1, r1, r5
 80004b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b8:	fa1f f885 	uxth.w	r8, r5
 80004bc:	2701      	movs	r7, #1
 80004be:	fbb1 fcfe 	udiv	ip, r1, lr
 80004c2:	0c23      	lsrs	r3, r4, #16
 80004c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004cc:	fb08 f10c 	mul.w	r1, r8, ip
 80004d0:	4299      	cmp	r1, r3
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d4:	18eb      	adds	r3, r5, r3
 80004d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4299      	cmp	r1, r3
 80004de:	f200 80cd 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004e2:	4684      	mov	ip, r0
 80004e4:	1a59      	subs	r1, r3, r1
 80004e6:	b2a3      	uxth	r3, r4
 80004e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80004f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004f4:	fb08 f800 	mul.w	r8, r8, r0
 80004f8:	45a0      	cmp	r8, r4
 80004fa:	d907      	bls.n	800050c <__udivmoddi4+0x14c>
 80004fc:	192c      	adds	r4, r5, r4
 80004fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x14a>
 8000504:	45a0      	cmp	r8, r4
 8000506:	f200 80b6 	bhi.w	8000676 <__udivmoddi4+0x2b6>
 800050a:	4618      	mov	r0, r3
 800050c:	eba4 0408 	sub.w	r4, r4, r8
 8000510:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000514:	e79f      	b.n	8000456 <__udivmoddi4+0x96>
 8000516:	f1c7 0c20 	rsb	ip, r7, #32
 800051a:	40bb      	lsls	r3, r7
 800051c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000520:	ea4e 0e03 	orr.w	lr, lr, r3
 8000524:	fa01 f407 	lsl.w	r4, r1, r7
 8000528:	fa20 f50c 	lsr.w	r5, r0, ip
 800052c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000530:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000534:	4325      	orrs	r5, r4
 8000536:	fbb3 f9f8 	udiv	r9, r3, r8
 800053a:	0c2c      	lsrs	r4, r5, #16
 800053c:	fb08 3319 	mls	r3, r8, r9, r3
 8000540:	fa1f fa8e 	uxth.w	sl, lr
 8000544:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000548:	fb09 f40a 	mul.w	r4, r9, sl
 800054c:	429c      	cmp	r4, r3
 800054e:	fa02 f207 	lsl.w	r2, r2, r7
 8000552:	fa00 f107 	lsl.w	r1, r0, r7
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1e 0303 	adds.w	r3, lr, r3
 800055c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000560:	f080 8087 	bcs.w	8000672 <__udivmoddi4+0x2b2>
 8000564:	429c      	cmp	r4, r3
 8000566:	f240 8084 	bls.w	8000672 <__udivmoddi4+0x2b2>
 800056a:	f1a9 0902 	sub.w	r9, r9, #2
 800056e:	4473      	add	r3, lr
 8000570:	1b1b      	subs	r3, r3, r4
 8000572:	b2ad      	uxth	r5, r5
 8000574:	fbb3 f0f8 	udiv	r0, r3, r8
 8000578:	fb08 3310 	mls	r3, r8, r0, r3
 800057c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000580:	fb00 fa0a 	mul.w	sl, r0, sl
 8000584:	45a2      	cmp	sl, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1e 0404 	adds.w	r4, lr, r4
 800058c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000590:	d26b      	bcs.n	800066a <__udivmoddi4+0x2aa>
 8000592:	45a2      	cmp	sl, r4
 8000594:	d969      	bls.n	800066a <__udivmoddi4+0x2aa>
 8000596:	3802      	subs	r0, #2
 8000598:	4474      	add	r4, lr
 800059a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800059e:	fba0 8902 	umull	r8, r9, r0, r2
 80005a2:	eba4 040a 	sub.w	r4, r4, sl
 80005a6:	454c      	cmp	r4, r9
 80005a8:	46c2      	mov	sl, r8
 80005aa:	464b      	mov	r3, r9
 80005ac:	d354      	bcc.n	8000658 <__udivmoddi4+0x298>
 80005ae:	d051      	beq.n	8000654 <__udivmoddi4+0x294>
 80005b0:	2e00      	cmp	r6, #0
 80005b2:	d069      	beq.n	8000688 <__udivmoddi4+0x2c8>
 80005b4:	ebb1 050a 	subs.w	r5, r1, sl
 80005b8:	eb64 0403 	sbc.w	r4, r4, r3
 80005bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005c0:	40fd      	lsrs	r5, r7
 80005c2:	40fc      	lsrs	r4, r7
 80005c4:	ea4c 0505 	orr.w	r5, ip, r5
 80005c8:	e9c6 5400 	strd	r5, r4, [r6]
 80005cc:	2700      	movs	r7, #0
 80005ce:	e747      	b.n	8000460 <__udivmoddi4+0xa0>
 80005d0:	f1c2 0320 	rsb	r3, r2, #32
 80005d4:	fa20 f703 	lsr.w	r7, r0, r3
 80005d8:	4095      	lsls	r5, r2
 80005da:	fa01 f002 	lsl.w	r0, r1, r2
 80005de:	fa21 f303 	lsr.w	r3, r1, r3
 80005e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005e6:	4338      	orrs	r0, r7
 80005e8:	0c01      	lsrs	r1, r0, #16
 80005ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80005ee:	fa1f f885 	uxth.w	r8, r5
 80005f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005fa:	fb07 f308 	mul.w	r3, r7, r8
 80005fe:	428b      	cmp	r3, r1
 8000600:	fa04 f402 	lsl.w	r4, r4, r2
 8000604:	d907      	bls.n	8000616 <__udivmoddi4+0x256>
 8000606:	1869      	adds	r1, r5, r1
 8000608:	f107 3cff 	add.w	ip, r7, #4294967295
 800060c:	d22f      	bcs.n	800066e <__udivmoddi4+0x2ae>
 800060e:	428b      	cmp	r3, r1
 8000610:	d92d      	bls.n	800066e <__udivmoddi4+0x2ae>
 8000612:	3f02      	subs	r7, #2
 8000614:	4429      	add	r1, r5
 8000616:	1acb      	subs	r3, r1, r3
 8000618:	b281      	uxth	r1, r0
 800061a:	fbb3 f0fe 	udiv	r0, r3, lr
 800061e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000622:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000626:	fb00 f308 	mul.w	r3, r0, r8
 800062a:	428b      	cmp	r3, r1
 800062c:	d907      	bls.n	800063e <__udivmoddi4+0x27e>
 800062e:	1869      	adds	r1, r5, r1
 8000630:	f100 3cff 	add.w	ip, r0, #4294967295
 8000634:	d217      	bcs.n	8000666 <__udivmoddi4+0x2a6>
 8000636:	428b      	cmp	r3, r1
 8000638:	d915      	bls.n	8000666 <__udivmoddi4+0x2a6>
 800063a:	3802      	subs	r0, #2
 800063c:	4429      	add	r1, r5
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000644:	e73b      	b.n	80004be <__udivmoddi4+0xfe>
 8000646:	4637      	mov	r7, r6
 8000648:	4630      	mov	r0, r6
 800064a:	e709      	b.n	8000460 <__udivmoddi4+0xa0>
 800064c:	4607      	mov	r7, r0
 800064e:	e6e7      	b.n	8000420 <__udivmoddi4+0x60>
 8000650:	4618      	mov	r0, r3
 8000652:	e6fb      	b.n	800044c <__udivmoddi4+0x8c>
 8000654:	4541      	cmp	r1, r8
 8000656:	d2ab      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 8000658:	ebb8 0a02 	subs.w	sl, r8, r2
 800065c:	eb69 020e 	sbc.w	r2, r9, lr
 8000660:	3801      	subs	r0, #1
 8000662:	4613      	mov	r3, r2
 8000664:	e7a4      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000666:	4660      	mov	r0, ip
 8000668:	e7e9      	b.n	800063e <__udivmoddi4+0x27e>
 800066a:	4618      	mov	r0, r3
 800066c:	e795      	b.n	800059a <__udivmoddi4+0x1da>
 800066e:	4667      	mov	r7, ip
 8000670:	e7d1      	b.n	8000616 <__udivmoddi4+0x256>
 8000672:	4681      	mov	r9, r0
 8000674:	e77c      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000676:	3802      	subs	r0, #2
 8000678:	442c      	add	r4, r5
 800067a:	e747      	b.n	800050c <__udivmoddi4+0x14c>
 800067c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000680:	442b      	add	r3, r5
 8000682:	e72f      	b.n	80004e4 <__udivmoddi4+0x124>
 8000684:	4638      	mov	r0, r7
 8000686:	e708      	b.n	800049a <__udivmoddi4+0xda>
 8000688:	4637      	mov	r7, r6
 800068a:	e6e9      	b.n	8000460 <__udivmoddi4+0xa0>

0800068c <__aeabi_idiv0>:
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000694:	4b2f      	ldr	r3, [pc, #188]	; (8000754 <SystemInit+0xc4>)
 8000696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800069a:	4a2e      	ldr	r2, [pc, #184]	; (8000754 <SystemInit+0xc4>)
 800069c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Pos;
 80006a4:	4b2b      	ldr	r3, [pc, #172]	; (8000754 <SystemInit+0xc4>)
 80006a6:	691b      	ldr	r3, [r3, #16]
 80006a8:	4a2a      	ldr	r2, [pc, #168]	; (8000754 <SystemInit+0xc4>)
 80006aa:	f043 0304 	orr.w	r3, r3, #4
 80006ae:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006b0:	4b29      	ldr	r3, [pc, #164]	; (8000758 <SystemInit+0xc8>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a28      	ldr	r2, [pc, #160]	; (8000758 <SystemInit+0xc8>)
 80006b6:	f043 0301 	orr.w	r3, r3, #1
 80006ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006bc:	4b26      	ldr	r3, [pc, #152]	; (8000758 <SystemInit+0xc8>)
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006c2:	4b25      	ldr	r3, [pc, #148]	; (8000758 <SystemInit+0xc8>)
 80006c4:	681a      	ldr	r2, [r3, #0]
 80006c6:	4924      	ldr	r1, [pc, #144]	; (8000758 <SystemInit+0xc8>)
 80006c8:	4b24      	ldr	r3, [pc, #144]	; (800075c <SystemInit+0xcc>)
 80006ca:	4013      	ands	r3, r2
 80006cc:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006ce:	4b22      	ldr	r3, [pc, #136]	; (8000758 <SystemInit+0xc8>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006d4:	4b20      	ldr	r3, [pc, #128]	; (8000758 <SystemInit+0xc8>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006da:	4b1f      	ldr	r3, [pc, #124]	; (8000758 <SystemInit+0xc8>)
 80006dc:	2200      	movs	r2, #0
 80006de:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80006e0:	4b1d      	ldr	r3, [pc, #116]	; (8000758 <SystemInit+0xc8>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80006e6:	4b1c      	ldr	r3, [pc, #112]	; (8000758 <SystemInit+0xc8>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80006ec:	4b1a      	ldr	r3, [pc, #104]	; (8000758 <SystemInit+0xc8>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006f2:	4b19      	ldr	r3, [pc, #100]	; (8000758 <SystemInit+0xc8>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 80006f8:	4b17      	ldr	r3, [pc, #92]	; (8000758 <SystemInit+0xc8>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006fe:	4b16      	ldr	r3, [pc, #88]	; (8000758 <SystemInit+0xc8>)
 8000700:	2200      	movs	r2, #0
 8000702:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8000704:	4b14      	ldr	r3, [pc, #80]	; (8000758 <SystemInit+0xc8>)
 8000706:	2200      	movs	r2, #0
 8000708:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800070a:	4b13      	ldr	r3, [pc, #76]	; (8000758 <SystemInit+0xc8>)
 800070c:	2200      	movs	r2, #0
 800070e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000710:	4b11      	ldr	r3, [pc, #68]	; (8000758 <SystemInit+0xc8>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a10      	ldr	r2, [pc, #64]	; (8000758 <SystemInit+0xc8>)
 8000716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800071a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800071c:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <SystemInit+0xc8>)
 800071e:	2200      	movs	r2, #0
 8000720:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000722:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <SystemInit+0xd0>)
 8000724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000726:	4a0e      	ldr	r2, [pc, #56]	; (8000760 <SystemInit+0xd0>)
 8000728:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800072c:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800072e:	4b0d      	ldr	r3, [pc, #52]	; (8000764 <SystemInit+0xd4>)
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <SystemInit+0xd8>)
 8000734:	4013      	ands	r3, r2
 8000736:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800073a:	d202      	bcs.n	8000742 <SystemInit+0xb2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800073c:	4b0b      	ldr	r3, [pc, #44]	; (800076c <SystemInit+0xdc>)
 800073e:	2201      	movs	r2, #1
 8000740:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000742:	4b04      	ldr	r3, [pc, #16]	; (8000754 <SystemInit+0xc4>)
 8000744:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000748:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	e000ed00 	.word	0xe000ed00
 8000758:	58024400 	.word	0x58024400
 800075c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000760:	580000c0 	.word	0x580000c0
 8000764:	5c001000 	.word	0x5c001000
 8000768:	ffff0000 	.word	0xffff0000
 800076c:	51008108 	.word	0x51008108

08000770 <parse_eth_command>:

extern char uart3_send[200];


/* function parse received ethernet packet */
uint8_t parse_eth_command(char * eth_data, uint16_t eth_data_length, Eth_Packet * eth_packet){
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	460b      	mov	r3, r1
 800077a:	607a      	str	r2, [r7, #4]
 800077c:	817b      	strh	r3, [r7, #10]

	uint16_t index = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	82fb      	strh	r3, [r7, #22]

	sprintf(uart3_send, "Packet: %s\n\r", eth_data);
 8000782:	68fa      	ldr	r2, [r7, #12]
 8000784:	4919      	ldr	r1, [pc, #100]	; (80007ec <parse_eth_command+0x7c>)
 8000786:	481a      	ldr	r0, [pc, #104]	; (80007f0 <parse_eth_command+0x80>)
 8000788:	f018 fdc2 	bl	8019310 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) uart3_send, strlen(uart3_send), HAL_MAX_DELAY);
 800078c:	4818      	ldr	r0, [pc, #96]	; (80007f0 <parse_eth_command+0x80>)
 800078e:	f7ff fda7 	bl	80002e0 <strlen>
 8000792:	4603      	mov	r3, r0
 8000794:	b29a      	uxth	r2, r3
 8000796:	f04f 33ff 	mov.w	r3, #4294967295
 800079a:	4915      	ldr	r1, [pc, #84]	; (80007f0 <parse_eth_command+0x80>)
 800079c:	4815      	ldr	r0, [pc, #84]	; (80007f4 <parse_eth_command+0x84>)
 800079e:	f006 f8e7 	bl	8006970 <HAL_UART_Transmit>

	// find start new packet in ethernet data
	while((index < eth_data_length) && (*(eth_data+index) != 's')) index++;
 80007a2:	e002      	b.n	80007aa <parse_eth_command+0x3a>
 80007a4:	8afb      	ldrh	r3, [r7, #22]
 80007a6:	3301      	adds	r3, #1
 80007a8:	82fb      	strh	r3, [r7, #22]
 80007aa:	8afa      	ldrh	r2, [r7, #22]
 80007ac:	897b      	ldrh	r3, [r7, #10]
 80007ae:	429a      	cmp	r2, r3
 80007b0:	d205      	bcs.n	80007be <parse_eth_command+0x4e>
 80007b2:	8afb      	ldrh	r3, [r7, #22]
 80007b4:	68fa      	ldr	r2, [r7, #12]
 80007b6:	4413      	add	r3, r2
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	2b73      	cmp	r3, #115	; 0x73
 80007bc:	d1f2      	bne.n	80007a4 <parse_eth_command+0x34>

	sprintf(uart3_send, "Index of s character: %d\n\r", index);
 80007be:	8afb      	ldrh	r3, [r7, #22]
 80007c0:	461a      	mov	r2, r3
 80007c2:	490d      	ldr	r1, [pc, #52]	; (80007f8 <parse_eth_command+0x88>)
 80007c4:	480a      	ldr	r0, [pc, #40]	; (80007f0 <parse_eth_command+0x80>)
 80007c6:	f018 fda3 	bl	8019310 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) uart3_send, strlen(uart3_send), HAL_MAX_DELAY);
 80007ca:	4809      	ldr	r0, [pc, #36]	; (80007f0 <parse_eth_command+0x80>)
 80007cc:	f7ff fd88 	bl	80002e0 <strlen>
 80007d0:	4603      	mov	r3, r0
 80007d2:	b29a      	uxth	r2, r3
 80007d4:	f04f 33ff 	mov.w	r3, #4294967295
 80007d8:	4905      	ldr	r1, [pc, #20]	; (80007f0 <parse_eth_command+0x80>)
 80007da:	4806      	ldr	r0, [pc, #24]	; (80007f4 <parse_eth_command+0x84>)
 80007dc:	f006 f8c8 	bl	8006970 <HAL_UART_Transmit>



	return eth_packet_ok;
 80007e0:	2301      	movs	r3, #1
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3718      	adds	r7, #24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	0801a434 	.word	0x0801a434
 80007f0:	2000c950 	.word	0x2000c950
 80007f4:	2000ca58 	.word	0x2000ca58
 80007f8:	0801a444 	.word	0x0801a444

080007fc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80007fc:	b480      	push	{r7}
 80007fe:	b085      	sub	sp, #20
 8000800:	af00      	add	r7, sp, #0
 8000802:	60f8      	str	r0, [r7, #12]
 8000804:	60b9      	str	r1, [r7, #8]
 8000806:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	4a07      	ldr	r2, [pc, #28]	; (8000828 <vApplicationGetIdleTaskMemory+0x2c>)
 800080c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	4a06      	ldr	r2, [pc, #24]	; (800082c <vApplicationGetIdleTaskMemory+0x30>)
 8000812:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2280      	movs	r2, #128	; 0x80
 8000818:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800081a:	bf00      	nop
 800081c:	3714      	adds	r7, #20
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	200000b4 	.word	0x200000b4
 800082c:	20000108 	.word	0x20000108

08000830 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000830:	b5b0      	push	{r4, r5, r7, lr}
 8000832:	b08a      	sub	sp, #40	; 0x28
 8000834:	af02      	add	r7, sp, #8
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <MX_FREERTOS_Init+0x5c>)
 8000838:	1d3c      	adds	r4, r7, #4
 800083a:	461d      	mov	r5, r3
 800083c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800083e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000840:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000844:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	2100      	movs	r1, #0
 800084c:	4618      	mov	r0, r3
 800084e:	f009 fd23 	bl	800a298 <osThreadCreate>
 8000852:	4602      	mov	r2, r0
 8000854:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <MX_FREERTOS_Init+0x60>)
 8000856:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  xTaskCreate(vTaskEthReceiveCommand, "TaskEthReceiveCommand", 3000, NULL, 1, NULL);
 8000858:	2300      	movs	r3, #0
 800085a:	9301      	str	r3, [sp, #4]
 800085c:	2301      	movs	r3, #1
 800085e:	9300      	str	r3, [sp, #0]
 8000860:	2300      	movs	r3, #0
 8000862:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000866:	490b      	ldr	r1, [pc, #44]	; (8000894 <MX_FREERTOS_Init+0x64>)
 8000868:	480b      	ldr	r0, [pc, #44]	; (8000898 <MX_FREERTOS_Init+0x68>)
 800086a:	f00b f89f 	bl	800b9ac <xTaskCreate>

  xTaskCreate(vTaskEthSendData, "TaskEthSendData", 1000, NULL, 1, NULL);
 800086e:	2300      	movs	r3, #0
 8000870:	9301      	str	r3, [sp, #4]
 8000872:	2301      	movs	r3, #1
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	2300      	movs	r3, #0
 8000878:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800087c:	4907      	ldr	r1, [pc, #28]	; (800089c <MX_FREERTOS_Init+0x6c>)
 800087e:	4808      	ldr	r0, [pc, #32]	; (80008a0 <MX_FREERTOS_Init+0x70>)
 8000880:	f00b f894 	bl	800b9ac <xTaskCreate>

  /* USER CODE END RTOS_THREADS */

}
 8000884:	bf00      	nop
 8000886:	3720      	adds	r7, #32
 8000888:	46bd      	mov	sp, r7
 800088a:	bdb0      	pop	{r4, r5, r7, pc}
 800088c:	0801a494 	.word	0x0801a494
 8000890:	2000c948 	.word	0x2000c948
 8000894:	0801a460 	.word	0x0801a460
 8000898:	080008b9 	.word	0x080008b9
 800089c:	0801a478 	.word	0x0801a478
 80008a0:	08000985 	.word	0x08000985

080008a4 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {

	  osDelay(1000);
 80008ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008b0:	f009 fd3e 	bl	800a330 <osDelay>
 80008b4:	e7fa      	b.n	80008ac <StartDefaultTask+0x8>
	...

080008b8 <vTaskEthReceiveCommand>:
/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
     

/* task to hold tcp communication */
void vTaskEthReceiveCommand(void * argument){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b090      	sub	sp, #64	; 0x40
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]

	for(;;){

		/* Infinite loop */
		/* Create a new connection identifier. */
		conn = netconn_new(NETCONN_TCP);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2100      	movs	r1, #0
 80008c4:	2010      	movs	r0, #16
 80008c6:	f00c fc57 	bl	800d178 <netconn_new_with_proto_and_callback>
 80008ca:	63f8      	str	r0, [r7, #60]	; 0x3c

		if (conn != NULL) {
 80008cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d0f6      	beq.n	80008c0 <vTaskEthReceiveCommand+0x8>

			/* Bind connection to well known port number. */
			err = netconn_bind(conn, NULL, 4242);
 80008d2:	f241 0292 	movw	r2, #4242	; 0x1092
 80008d6:	2100      	movs	r1, #0
 80008d8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80008da:	f00c fced 	bl	800d2b8 <netconn_bind>
 80008de:	4603      	mov	r3, r0
 80008e0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

			if (err == ERR_OK) {
 80008e4:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d143      	bne.n	8000974 <vTaskEthReceiveCommand+0xbc>

				/* Tell connection to go into listening mode. */
				netconn_listen(conn);
 80008ec:	21ff      	movs	r1, #255	; 0xff
 80008ee:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80008f0:	f00c fd1a 	bl	800d328 <netconn_listen_with_backlog>

				while (1) {

					/* Grab new connection. */
					accept_err = netconn_accept(conn, &newconn);
 80008f4:	4922      	ldr	r1, [pc, #136]	; (8000980 <vTaskEthReceiveCommand+0xc8>)
 80008f6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80008f8:	f00c fd42 	bl	800d380 <netconn_accept>
 80008fc:	4603      	mov	r3, r0
 80008fe:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

					/* Process the new connection. */
					if (accept_err == ERR_OK) {
 8000902:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000906:	2b00      	cmp	r3, #0
 8000908:	d1f4      	bne.n	80008f4 <vTaskEthReceiveCommand+0x3c>

						while ((recv_err = netconn_recv(newconn, &buf)) == ERR_OK) {
 800090a:	e019      	b.n	8000940 <vTaskEthReceiveCommand+0x88>

							do {

								/* receive command from control station */
								netbuf_data(buf, &data, &len);
 800090c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800090e:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 8000912:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000916:	4618      	mov	r0, r3
 8000918:	f00e fbfc 	bl	800f114 <netbuf_data>
//
//								char c1 = *(array+5);
//								char c2 = *(array+6);

								/* parse received command that control ROV */
								parse_eth_command((char *) data, len, &tcp_command);
 800091c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800091e:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8000920:	f107 020c 	add.w	r2, r7, #12
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff ff23 	bl	8000770 <parse_eth_command>

							} while (netbuf_next(buf) >= 0);
 800092a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800092c:	4618      	mov	r0, r3
 800092e:	f00e fc3b 	bl	800f1a8 <netbuf_next>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	dae9      	bge.n	800090c <vTaskEthReceiveCommand+0x54>

							netbuf_delete(buf);
 8000938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800093a:	4618      	mov	r0, r3
 800093c:	f00e fbca 	bl	800f0d4 <netbuf_delete>
						while ((recv_err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8000940:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <vTaskEthReceiveCommand+0xc8>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000948:	4611      	mov	r1, r2
 800094a:	4618      	mov	r0, r3
 800094c:	f00c fe66 	bl	800d61c <netconn_recv>
 8000950:	4603      	mov	r3, r0
 8000952:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8000956:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 800095a:	2b00      	cmp	r3, #0
 800095c:	d0d6      	beq.n	800090c <vTaskEthReceiveCommand+0x54>

						}

						/* Close connection and discard connection identifier. */
						netconn_close(newconn);
 800095e:	4b08      	ldr	r3, [pc, #32]	; (8000980 <vTaskEthReceiveCommand+0xc8>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4618      	mov	r0, r3
 8000964:	f00c ff7a 	bl	800d85c <netconn_close>
						netconn_delete(newconn);
 8000968:	4b05      	ldr	r3, [pc, #20]	; (8000980 <vTaskEthReceiveCommand+0xc8>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4618      	mov	r0, r3
 800096e:	f00c fc7d 	bl	800d26c <netconn_delete>
					accept_err = netconn_accept(conn, &newconn);
 8000972:	e7bf      	b.n	80008f4 <vTaskEthReceiveCommand+0x3c>
					}
				}

			} else {
				netconn_delete(newconn);
 8000974:	4b02      	ldr	r3, [pc, #8]	; (8000980 <vTaskEthReceiveCommand+0xc8>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4618      	mov	r0, r3
 800097a:	f00c fc77 	bl	800d26c <netconn_delete>
		conn = netconn_new(NETCONN_TCP);
 800097e:	e79f      	b.n	80008c0 <vTaskEthReceiveCommand+0x8>
 8000980:	2000c94c 	.word	0x2000c94c

08000984 <vTaskEthSendData>:
	vTaskDelete(NULL);

}


void vTaskEthSendData(void * argument){
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	b089      	sub	sp, #36	; 0x24
 8000988:	af02      	add	r7, sp, #8
 800098a:	6078      	str	r0, [r7, #4]

//	void *tcpeth_send_data = "hello eth h7";
	uint8_t tcpeth_send_data[10];
	tcpeth_send_data[0] = 0x01;
 800098c:	2301      	movs	r3, #1
 800098e:	733b      	strb	r3, [r7, #12]
	tcpeth_send_data[1] = 0x30;
 8000990:	2330      	movs	r3, #48	; 0x30
 8000992:	737b      	strb	r3, [r7, #13]
	tcpeth_send_data[3] = '\0';
 8000994:	2300      	movs	r3, #0
 8000996:	73fb      	strb	r3, [r7, #15]


		/* send data packet with netconn_write function */


		tcp_send_data_status = netconn_write(newconn, tcpeth_send_data, strlen(tcpeth_send_data), NETCONN_COPY);
 8000998:	4b16      	ldr	r3, [pc, #88]	; (80009f4 <vTaskEthSendData+0x70>)
 800099a:	681c      	ldr	r4, [r3, #0]
 800099c:	f107 030c 	add.w	r3, r7, #12
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff fc9d 	bl	80002e0 <strlen>
 80009a6:	4602      	mov	r2, r0
 80009a8:	f107 010c 	add.w	r1, r7, #12
 80009ac:	2300      	movs	r3, #0
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2301      	movs	r3, #1
 80009b2:	4620      	mov	r0, r4
 80009b4:	f00c feaa 	bl	800d70c <netconn_write_partly>
 80009b8:	4603      	mov	r3, r0
 80009ba:	75fb      	strb	r3, [r7, #23]

		sprintf(uart3_send, "Netconn write status: %d\n\r", tcp_send_data_status);
 80009bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80009c0:	461a      	mov	r2, r3
 80009c2:	490d      	ldr	r1, [pc, #52]	; (80009f8 <vTaskEthSendData+0x74>)
 80009c4:	480d      	ldr	r0, [pc, #52]	; (80009fc <vTaskEthSendData+0x78>)
 80009c6:	f018 fca3 	bl	8019310 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*) uart3_send, strlen(uart3_send), HAL_MAX_DELAY);
 80009ca:	480c      	ldr	r0, [pc, #48]	; (80009fc <vTaskEthSendData+0x78>)
 80009cc:	f7ff fc88 	bl	80002e0 <strlen>
 80009d0:	4603      	mov	r3, r0
 80009d2:	b29a      	uxth	r2, r3
 80009d4:	f04f 33ff 	mov.w	r3, #4294967295
 80009d8:	4908      	ldr	r1, [pc, #32]	; (80009fc <vTaskEthSendData+0x78>)
 80009da:	4809      	ldr	r0, [pc, #36]	; (8000a00 <vTaskEthSendData+0x7c>)
 80009dc:	f005 ffc8 	bl	8006970 <HAL_UART_Transmit>

		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80009e0:	2102      	movs	r1, #2
 80009e2:	4808      	ldr	r0, [pc, #32]	; (8000a04 <vTaskEthSendData+0x80>)
 80009e4:	f003 f88b 	bl	8003afe <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 80009e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009ec:	f00b f914 	bl	800bc18 <vTaskDelay>
		tcp_send_data_status = netconn_write(newconn, tcpeth_send_data, strlen(tcpeth_send_data), NETCONN_COPY);
 80009f0:	e7d2      	b.n	8000998 <vTaskEthSendData+0x14>
 80009f2:	bf00      	nop
 80009f4:	2000c94c 	.word	0x2000c94c
 80009f8:	0801a4b0 	.word	0x0801a4b0
 80009fc:	2000c950 	.word	0x2000c950
 8000a00:	2000ca58 	.word	0x2000ca58
 8000a04:	58021000 	.word	0x58021000

08000a08 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08c      	sub	sp, #48	; 0x30
 8000a0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1e:	4b4a      	ldr	r3, [pc, #296]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a24:	4a48      	ldr	r2, [pc, #288]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a26:	f043 0304 	orr.w	r3, r3, #4
 8000a2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a2e:	4b46      	ldr	r3, [pc, #280]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a34:	f003 0304 	and.w	r3, r3, #4
 8000a38:	61bb      	str	r3, [r7, #24]
 8000a3a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a3c:	4b42      	ldr	r3, [pc, #264]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a42:	4a41      	ldr	r2, [pc, #260]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a4c:	4b3e      	ldr	r3, [pc, #248]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a56:	617b      	str	r3, [r7, #20]
 8000a58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5a:	4b3b      	ldr	r3, [pc, #236]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a60:	4a39      	ldr	r2, [pc, #228]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a62:	f043 0301 	orr.w	r3, r3, #1
 8000a66:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a6a:	4b37      	ldr	r3, [pc, #220]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a70:	f003 0301 	and.w	r3, r3, #1
 8000a74:	613b      	str	r3, [r7, #16]
 8000a76:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a78:	4b33      	ldr	r3, [pc, #204]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a7e:	4a32      	ldr	r2, [pc, #200]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a80:	f043 0302 	orr.w	r3, r3, #2
 8000a84:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a88:	4b2f      	ldr	r3, [pc, #188]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a8e:	f003 0302 	and.w	r3, r3, #2
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a96:	4b2c      	ldr	r3, [pc, #176]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a9c:	4a2a      	ldr	r2, [pc, #168]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000a9e:	f043 0308 	orr.w	r3, r3, #8
 8000aa2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aa6:	4b28      	ldr	r3, [pc, #160]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000aa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aac:	f003 0308 	and.w	r3, r3, #8
 8000ab0:	60bb      	str	r3, [r7, #8]
 8000ab2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ab4:	4b24      	ldr	r3, [pc, #144]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aba:	4a23      	ldr	r2, [pc, #140]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000abc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ac0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ac4:	4b20      	ldr	r3, [pc, #128]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ace:	607b      	str	r3, [r7, #4]
 8000ad0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ad2:	4b1d      	ldr	r3, [pc, #116]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad8:	4a1b      	ldr	r2, [pc, #108]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000ada:	f043 0310 	orr.w	r3, r3, #16
 8000ade:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ae2:	4b19      	ldr	r3, [pc, #100]	; (8000b48 <MX_GPIO_Init+0x140>)
 8000ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae8:	f003 0310 	and.w	r3, r3, #16
 8000aec:	603b      	str	r3, [r7, #0]
 8000aee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	f244 0101 	movw	r1, #16385	; 0x4001
 8000af6:	4815      	ldr	r0, [pc, #84]	; (8000b4c <MX_GPIO_Init+0x144>)
 8000af8:	f002 ffe8 	bl	8003acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2102      	movs	r1, #2
 8000b00:	4813      	ldr	r0, [pc, #76]	; (8000b50 <MX_GPIO_Init+0x148>)
 8000b02:	f002 ffe3 	bl	8003acc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b06:	f244 0301 	movw	r3, #16385	; 0x4001
 8000b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b18:	f107 031c 	add.w	r3, r7, #28
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480b      	ldr	r0, [pc, #44]	; (8000b4c <MX_GPIO_Init+0x144>)
 8000b20:	f002 fe24 	bl	800376c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b24:	2302      	movs	r3, #2
 8000b26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b30:	2300      	movs	r3, #0
 8000b32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b34:	f107 031c 	add.w	r3, r7, #28
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4805      	ldr	r0, [pc, #20]	; (8000b50 <MX_GPIO_Init+0x148>)
 8000b3c:	f002 fe16 	bl	800376c <HAL_GPIO_Init>

}
 8000b40:	bf00      	nop
 8000b42:	3730      	adds	r7, #48	; 0x30
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	58024400 	.word	0x58024400
 8000b4c:	58020400 	.word	0x58020400
 8000b50:	58021000 	.word	0x58021000

08000b54 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b5c:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000b60:	4b0b      	ldr	r3, [pc, #44]	; (8000b90 <SCB_EnableICache+0x3c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000b68:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b6c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000b70:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <SCB_EnableICache+0x3c>)
 8000b72:	695b      	ldr	r3, [r3, #20]
 8000b74:	4a06      	ldr	r2, [pc, #24]	; (8000b90 <SCB_EnableICache+0x3c>)
 8000b76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b7a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b7c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b80:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	; (8000c10 <SCB_EnableDCache+0x7c>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000ba2:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000ba6:	4b1a      	ldr	r3, [pc, #104]	; (8000c10 <SCB_EnableDCache+0x7c>)
 8000ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000bac:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	0b5b      	lsrs	r3, r3, #13
 8000bb2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000bb6:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	08db      	lsrs	r3, r3, #3
 8000bbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000bc0:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	015a      	lsls	r2, r3, #5
 8000bc6:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000bca:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000bcc:	68ba      	ldr	r2, [r7, #8]
 8000bce:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000bd0:	490f      	ldr	r1, [pc, #60]	; (8000c10 <SCB_EnableDCache+0x7c>)
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	1e5a      	subs	r2, r3, #1
 8000bdc:	60ba      	str	r2, [r7, #8]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d1ef      	bne.n	8000bc2 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	1e5a      	subs	r2, r3, #1
 8000be6:	60fa      	str	r2, [r7, #12]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d1e5      	bne.n	8000bb8 <SCB_EnableDCache+0x24>
 8000bec:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000bf0:	4b07      	ldr	r3, [pc, #28]	; (8000c10 <SCB_EnableDCache+0x7c>)
 8000bf2:	695b      	ldr	r3, [r3, #20]
 8000bf4:	4a06      	ldr	r2, [pc, #24]	; (8000c10 <SCB_EnableDCache+0x7c>)
 8000bf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bfa:	6153      	str	r3, [r2, #20]
 8000bfc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000c00:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000c04:	bf00      	nop
 8000c06:	3714      	adds	r7, #20
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <MPU_Config>:
  * @brief  Configure the MPU attributes
  * @param  None
  * @retval None
  */
static void MPU_Config(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0

	MPU_Region_InitTypeDef MPU_InitStruct;

	/* Disable the MPU */
	HAL_MPU_Disable();
 8000c1a:	f000 ff03 	bl	8001a24 <HAL_MPU_Disable>

	/* Configure the MPU attributes as Device not cacheable
	 for ETH DMA descriptors */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x30040000;
 8000c22:	4b1c      	ldr	r3, [pc, #112]	; (8000c94 <MPU_Config+0x80>)
 8000c24:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8000c26:	2307      	movs	r3, #7
 8000c28:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c32:	2300      	movs	r3, #0
 8000c34:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000c36:	2300      	movs	r3, #0
 8000c38:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8000c42:	2300      	movs	r3, #0
 8000c44:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	733b      	strb	r3, [r7, #12]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f000 ff1d 	bl	8001a8c <HAL_MPU_ConfigRegion>

	/* Configure the MPU attributes as Normal Non Cacheable
	 for LwIP RAM heap which contains the Tx buffers */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c52:	2301      	movs	r3, #1
 8000c54:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x30044000;
 8000c56:	4b10      	ldr	r3, [pc, #64]	; (8000c98 <MPU_Config+0x84>)
 8000c58:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8000c5a:	230d      	movs	r3, #13
 8000c5c:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c62:	2300      	movs	r3, #0
 8000c64:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c66:	2300      	movs	r3, #0
 8000c68:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000c72:	2301      	movs	r3, #1
 8000c74:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8000c76:	2300      	movs	r3, #0
 8000c78:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	733b      	strb	r3, [r7, #12]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c7e:	463b      	mov	r3, r7
 8000c80:	4618      	mov	r0, r3
 8000c82:	f000 ff03 	bl	8001a8c <HAL_MPU_ConfigRegion>

	/* Enable the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c86:	2004      	movs	r0, #4
 8000c88:	f000 fee2 	bl	8001a50 <HAL_MPU_Enable>

}
 8000c8c:	bf00      	nop
 8000c8e:	3710      	adds	r7, #16
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	30040000 	.word	0x30040000
 8000c98:	30044000 	.word	0x30044000

08000c9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	MPU_Config();
 8000ca2:	f7ff ffb7 	bl	8000c14 <MPU_Config>
  /* USER CODE BEGIN Boot_Mode_Sequence_0 */
    int32_t timeout; 
  /* USER CODE END Boot_Mode_Sequence_0 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000ca6:	f7ff ff55 	bl	8000b54 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000caa:	f7ff ff73 	bl	8000b94 <SCB_EnableDCache>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000cae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cb2:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000cb4:	bf00      	nop
 8000cb6:	4b25      	ldr	r3, [pc, #148]	; (8000d4c <main+0xb0>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d004      	beq.n	8000ccc <main+0x30>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	1e5a      	subs	r2, r3, #1
 8000cc6:	607a      	str	r2, [r7, #4]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	dcf4      	bgt.n	8000cb6 <main+0x1a>
  if ( timeout < 0 )
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	da01      	bge.n	8000cd6 <main+0x3a>
  {
  Error_Handler();
 8000cd2:	f000 f933 	bl	8000f3c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cd6:	f000 fd27 	bl	8001728 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cda:	f000 f839 	bl	8000d50 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000cde:	4b1b      	ldr	r3, [pc, #108]	; (8000d4c <main+0xb0>)
 8000ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ce4:	4a19      	ldr	r2, [pc, #100]	; (8000d4c <main+0xb0>)
 8000ce6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cee:	4b17      	ldr	r3, [pc, #92]	; (8000d4c <main+0xb0>)
 8000cf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f002 ff19 	bl	8003b34 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000d02:	2100      	movs	r1, #0
 8000d04:	2000      	movs	r0, #0
 8000d06:	f002 ff2f 	bl	8003b68 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000d0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d0e:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000d10:	bf00      	nop
 8000d12:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <main+0xb0>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d104      	bne.n	8000d28 <main+0x8c>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	1e5a      	subs	r2, r3, #1
 8000d22:	607a      	str	r2, [r7, #4]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	dcf4      	bgt.n	8000d12 <main+0x76>
if ( timeout < 0 )
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	da01      	bge.n	8000d32 <main+0x96>
{
Error_Handler();
 8000d2e:	f000 f905 	bl	8000f3c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d32:	f7ff fe69 	bl	8000a08 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000d36:	f000 fa4d 	bl	80011d4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000d3a:	f000 fae1 	bl	8001300 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  MX_LWIP_Init();
 8000d3e:	f008 fd5f 	bl	8009800 <MX_LWIP_Init>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8000d42:	f7ff fd75 	bl	8000830 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000d46:	f009 fa90 	bl	800a26a <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d4a:	e7fe      	b.n	8000d4a <main+0xae>
 8000d4c:	58024400 	.word	0x58024400

08000d50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b0cc      	sub	sp, #304	; 0x130
 8000d54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d56:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000d5a:	224c      	movs	r2, #76	; 0x4c
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f018 fab6 	bl	80192d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d64:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000d68:	2220      	movs	r2, #32
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f018 faaf 	bl	80192d0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d72:	f107 0308 	add.w	r3, r7, #8
 8000d76:	4618      	mov	r0, r3
 8000d78:	23bc      	movs	r3, #188	; 0xbc
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	f018 faa7 	bl	80192d0 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000d82:	2004      	movs	r0, #4
 8000d84:	f003 f84c 	bl	8003e20 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	4b5e      	ldr	r3, [pc, #376]	; (8000f08 <SystemClock_Config+0x1b8>)
 8000d90:	699b      	ldr	r3, [r3, #24]
 8000d92:	4a5d      	ldr	r2, [pc, #372]	; (8000f08 <SystemClock_Config+0x1b8>)
 8000d94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d98:	6193      	str	r3, [r2, #24]
 8000d9a:	4b5b      	ldr	r3, [pc, #364]	; (8000f08 <SystemClock_Config+0x1b8>)
 8000d9c:	699b      	ldr	r3, [r3, #24]
 8000d9e:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	4b59      	ldr	r3, [pc, #356]	; (8000f0c <SystemClock_Config+0x1bc>)
 8000da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000daa:	4a58      	ldr	r2, [pc, #352]	; (8000f0c <SystemClock_Config+0x1bc>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000db2:	4b56      	ldr	r3, [pc, #344]	; (8000f0c <SystemClock_Config+0x1bc>)
 8000db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000db6:	f003 0201 	and.w	r2, r3, #1
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000dc2:	bf00      	nop
 8000dc4:	4b50      	ldr	r3, [pc, #320]	; (8000f08 <SystemClock_Config+0x1b8>)
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000dcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000dd0:	d1f8      	bne.n	8000dc4 <SystemClock_Config+0x74>
  /** Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000dd2:	4b4f      	ldr	r3, [pc, #316]	; (8000f10 <SystemClock_Config+0x1c0>)
 8000dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd6:	f023 0303 	bic.w	r3, r3, #3
 8000dda:	4a4d      	ldr	r2, [pc, #308]	; (8000f10 <SystemClock_Config+0x1c0>)
 8000ddc:	f043 0302 	orr.w	r3, r3, #2
 8000de0:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000de2:	2301      	movs	r3, #1
 8000de4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000de8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000dec:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000df0:	2302      	movs	r3, #2
 8000df2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000df6:	2302      	movs	r3, #2
 8000df8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000e02:	2378      	movs	r3, #120	; 0x78
 8000e04:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e14:	2302      	movs	r3, #2
 8000e16:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000e1a:	230c      	movs	r3, #12
 8000e1c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e2c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e30:	4618      	mov	r0, r3
 8000e32:	f003 f85f 	bl	8003ef4 <HAL_RCC_OscConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8000e3c:	f000 f87e 	bl	8000f3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e40:	233f      	movs	r3, #63	; 0x3f
 8000e42:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e46:	2303      	movs	r3, #3
 8000e48:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000e52:	2308      	movs	r3, #8
 8000e54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000e58:	2340      	movs	r3, #64	; 0x40
 8000e5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000e5e:	2340      	movs	r3, #64	; 0x40
 8000e60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000e64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e68:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000e6c:	2340      	movs	r3, #64	; 0x40
 8000e6e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e72:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e76:	2104      	movs	r1, #4
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f003 fc13 	bl	80046a4 <HAL_RCC_ClockConfig>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <SystemClock_Config+0x138>
  {
    Error_Handler();
 8000e84:	f000 f85a 	bl	8000f3c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 8000e88:	f107 0308 	add.w	r3, r7, #8
 8000e8c:	4a21      	ldr	r2, [pc, #132]	; (8000f14 <SystemClock_Config+0x1c4>)
 8000e8e:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000e90:	f107 0308 	add.w	r3, r7, #8
 8000e94:	2201      	movs	r2, #1
 8000e96:	625a      	str	r2, [r3, #36]	; 0x24
  PeriphClkInitStruct.PLL3.PLL3N = 24;
 8000e98:	f107 0308 	add.w	r3, r7, #8
 8000e9c:	2218      	movs	r2, #24
 8000e9e:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000ea0:	f107 0308 	add.w	r3, r7, #8
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	62da      	str	r2, [r3, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8000ea8:	f107 0308 	add.w	r3, r7, #8
 8000eac:	2204      	movs	r2, #4
 8000eae:	631a      	str	r2, [r3, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000eb0:	f107 0308 	add.w	r3, r7, #8
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	635a      	str	r2, [r3, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000ec0:	639a      	str	r2, [r3, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8000ec2:	f107 0308 	add.w	r3, r7, #8
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	63da      	str	r2, [r3, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000eca:	f107 0308 	add.w	r3, r7, #8
 8000ece:	2200      	movs	r2, #0
 8000ed0:	641a      	str	r2, [r3, #64]	; 0x40
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ed2:	f107 0308 	add.w	r3, r7, #8
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000eda:	f107 0308 	add.w	r3, r7, #8
 8000ede:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000ee2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ee6:	f107 0308 	add.w	r3, r7, #8
 8000eea:	4618      	mov	r0, r3
 8000eec:	f003 ffa0 	bl	8004e30 <HAL_RCCEx_PeriphCLKConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <SystemClock_Config+0x1aa>
  {
    Error_Handler();
 8000ef6:	f000 f821 	bl	8000f3c <Error_Handler>
  }
  /** Enable USB Voltage detector 
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 8000efa:	f002 ffeb 	bl	8003ed4 <HAL_PWREx_EnableUSBVoltageDetector>
}
 8000efe:	bf00      	nop
 8000f00:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	58024800 	.word	0x58024800
 8000f0c:	58000400 	.word	0x58000400
 8000f10:	58024400 	.word	0x58024400
 8000f14:	00040002 	.word	0x00040002

08000f18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a04      	ldr	r2, [pc, #16]	; (8000f38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d101      	bne.n	8000f2e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f2a:	f000 fc39 	bl	80017a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40010000 	.word	0x40010000

08000f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
	...

08000f4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f52:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <HAL_MspInit+0x38>)
 8000f54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f58:	4a0a      	ldr	r2, [pc, #40]	; (8000f84 <HAL_MspInit+0x38>)
 8000f5a:	f043 0302 	orr.w	r3, r3, #2
 8000f5e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f62:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <HAL_MspInit+0x38>)
 8000f64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f68:	f003 0302 	and.w	r3, r3, #2
 8000f6c:	607b      	str	r3, [r7, #4]
 8000f6e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f70:	2200      	movs	r2, #0
 8000f72:	210f      	movs	r1, #15
 8000f74:	f06f 0001 	mvn.w	r0, #1
 8000f78:	f000 fd2c 	bl	80019d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	58024400 	.word	0x58024400

08000f88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08e      	sub	sp, #56	; 0x38
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t              uwPrescalerValue = 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8000f98:	2200      	movs	r2, #0
 8000f9a:	6879      	ldr	r1, [r7, #4]
 8000f9c:	2019      	movs	r0, #25
 8000f9e:	f000 fd19 	bl	80019d4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8000fa2:	2019      	movs	r0, #25
 8000fa4:	f000 fd30 	bl	8001a08 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000fa8:	4b21      	ldr	r3, [pc, #132]	; (8001030 <HAL_InitTick+0xa8>)
 8000faa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fae:	4a20      	ldr	r2, [pc, #128]	; (8001030 <HAL_InitTick+0xa8>)
 8000fb0:	f043 0301 	orr.w	r3, r3, #1
 8000fb4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <HAL_InitTick+0xa8>)
 8000fba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fc6:	f107 020c 	add.w	r2, r7, #12
 8000fca:	f107 0310 	add.w	r3, r7, #16
 8000fce:	4611      	mov	r1, r2
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f003 feeb 	bl	8004dac <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000fd6:	f003 fed3 	bl	8004d80 <HAL_RCC_GetPCLK2Freq>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	637b      	str	r3, [r7, #52]	; 0x34
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fe2:	4a14      	ldr	r2, [pc, #80]	; (8001034 <HAL_InitTick+0xac>)
 8000fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe8:	0c9b      	lsrs	r3, r3, #18
 8000fea:	3b01      	subs	r3, #1
 8000fec:	633b      	str	r3, [r7, #48]	; 0x30
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000fee:	4b12      	ldr	r3, [pc, #72]	; (8001038 <HAL_InitTick+0xb0>)
 8000ff0:	4a12      	ldr	r2, [pc, #72]	; (800103c <HAL_InitTick+0xb4>)
 8000ff2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000ff4:	4b10      	ldr	r3, [pc, #64]	; (8001038 <HAL_InitTick+0xb0>)
 8000ff6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ffa:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000ffc:	4a0e      	ldr	r2, [pc, #56]	; (8001038 <HAL_InitTick+0xb0>)
 8000ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001000:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001002:	4b0d      	ldr	r3, [pc, #52]	; (8001038 <HAL_InitTick+0xb0>)
 8001004:	2200      	movs	r2, #0
 8001006:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001008:	4b0b      	ldr	r3, [pc, #44]	; (8001038 <HAL_InitTick+0xb0>)
 800100a:	2200      	movs	r2, #0
 800100c:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800100e:	480a      	ldr	r0, [pc, #40]	; (8001038 <HAL_InitTick+0xb0>)
 8001010:	f005 f9fe 	bl	8006410 <HAL_TIM_Base_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d104      	bne.n	8001024 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800101a:	4807      	ldr	r0, [pc, #28]	; (8001038 <HAL_InitTick+0xb0>)
 800101c:	f005 fa2e 	bl	800647c <HAL_TIM_Base_Start_IT>
 8001020:	4603      	mov	r3, r0
 8001022:	e000      	b.n	8001026 <HAL_InitTick+0x9e>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
}
 8001026:	4618      	mov	r0, r3
 8001028:	3738      	adds	r7, #56	; 0x38
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	58024400 	.word	0x58024400
 8001034:	431bde83 	.word	0x431bde83
 8001038:	2000ca18 	.word	0x2000ca18
 800103c:	40010000 	.word	0x40010000

08001040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800104e:	b480      	push	{r7}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001052:	e7fe      	b.n	8001052 <HardFault_Handler+0x4>

08001054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001058:	e7fe      	b.n	8001058 <MemManage_Handler+0x4>

0800105a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800105e:	e7fe      	b.n	800105e <BusFault_Handler+0x4>

08001060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001064:	e7fe      	b.n	8001064 <UsageFault_Handler+0x4>

08001066 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <ETH_IRQHandler+0x10>)
 800107a:	f001 f9bf 	bl	80023fc <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	2000d024 	.word	0x2000d024

08001088 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800108c:	4802      	ldr	r0, [pc, #8]	; (8001098 <TIM1_UP_IRQHandler+0x10>)
 800108e:	f005 fa1f 	bl	80064d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	2000ca18 	.word	0x2000ca18

0800109c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]
 80010ac:	e00a      	b.n	80010c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010ae:	f3af 8000 	nop.w
 80010b2:	4601      	mov	r1, r0
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	1c5a      	adds	r2, r3, #1
 80010b8:	60ba      	str	r2, [r7, #8]
 80010ba:	b2ca      	uxtb	r2, r1
 80010bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	3301      	adds	r3, #1
 80010c2:	617b      	str	r3, [r7, #20]
 80010c4:	697a      	ldr	r2, [r7, #20]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	dbf0      	blt.n	80010ae <_read+0x12>
	}

return len;
 80010cc:	687b      	ldr	r3, [r7, #4]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b086      	sub	sp, #24
 80010da:	af00      	add	r7, sp, #0
 80010dc:	60f8      	str	r0, [r7, #12]
 80010de:	60b9      	str	r1, [r7, #8]
 80010e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
 80010e6:	e009      	b.n	80010fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	1c5a      	adds	r2, r3, #1
 80010ec:	60ba      	str	r2, [r7, #8]
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	3301      	adds	r3, #1
 80010fa:	617b      	str	r3, [r7, #20]
 80010fc:	697a      	ldr	r2, [r7, #20]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	429a      	cmp	r2, r3
 8001102:	dbf1      	blt.n	80010e8 <_write+0x12>
	}
	return len;
 8001104:	687b      	ldr	r3, [r7, #4]
}
 8001106:	4618      	mov	r0, r3
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <_close>:

int _close(int file)
{
 800110e:	b480      	push	{r7}
 8001110:	b083      	sub	sp, #12
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
	return -1;
 8001116:	f04f 33ff 	mov.w	r3, #4294967295
}
 800111a:	4618      	mov	r0, r3
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001126:	b480      	push	{r7}
 8001128:	b083      	sub	sp, #12
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001136:	605a      	str	r2, [r3, #4]
	return 0;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <_isatty>:

int _isatty(int file)
{
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
	return 1;
 800114e:	2301      	movs	r3, #1
}
 8001150:	4618      	mov	r0, r3
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
	return 0;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
	...

08001178 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <_sbrk+0x50>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d102      	bne.n	800118e <_sbrk+0x16>
		heap_end = &end;
 8001188:	4b0f      	ldr	r3, [pc, #60]	; (80011c8 <_sbrk+0x50>)
 800118a:	4a10      	ldr	r2, [pc, #64]	; (80011cc <_sbrk+0x54>)
 800118c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <_sbrk+0x50>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001194:	4b0c      	ldr	r3, [pc, #48]	; (80011c8 <_sbrk+0x50>)
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4413      	add	r3, r2
 800119c:	466a      	mov	r2, sp
 800119e:	4293      	cmp	r3, r2
 80011a0:	d905      	bls.n	80011ae <_sbrk+0x36>
	{
		errno = ENOMEM;
 80011a2:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <_sbrk+0x58>)
 80011a4:	220c      	movs	r2, #12
 80011a6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295
 80011ac:	e006      	b.n	80011bc <_sbrk+0x44>
	}

	heap_end += incr;
 80011ae:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <_sbrk+0x50>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4413      	add	r3, r2
 80011b6:	4a04      	ldr	r2, [pc, #16]	; (80011c8 <_sbrk+0x50>)
 80011b8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80011ba:	68fb      	ldr	r3, [r7, #12]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3714      	adds	r7, #20
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	20000308 	.word	0x20000308
 80011cc:	200101f0 	.word	0x200101f0
 80011d0:	200101e8 	.word	0x200101e8

080011d4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80011d8:	4b22      	ldr	r3, [pc, #136]	; (8001264 <MX_USART3_UART_Init+0x90>)
 80011da:	4a23      	ldr	r2, [pc, #140]	; (8001268 <MX_USART3_UART_Init+0x94>)
 80011dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011de:	4b21      	ldr	r3, [pc, #132]	; (8001264 <MX_USART3_UART_Init+0x90>)
 80011e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011e6:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <MX_USART3_UART_Init+0x90>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011ec:	4b1d      	ldr	r3, [pc, #116]	; (8001264 <MX_USART3_UART_Init+0x90>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011f2:	4b1c      	ldr	r3, [pc, #112]	; (8001264 <MX_USART3_UART_Init+0x90>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011f8:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <MX_USART3_UART_Init+0x90>)
 80011fa:	220c      	movs	r2, #12
 80011fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fe:	4b19      	ldr	r3, [pc, #100]	; (8001264 <MX_USART3_UART_Init+0x90>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001204:	4b17      	ldr	r3, [pc, #92]	; (8001264 <MX_USART3_UART_Init+0x90>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800120a:	4b16      	ldr	r3, [pc, #88]	; (8001264 <MX_USART3_UART_Init+0x90>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001210:	4b14      	ldr	r3, [pc, #80]	; (8001264 <MX_USART3_UART_Init+0x90>)
 8001212:	2200      	movs	r2, #0
 8001214:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001216:	4b13      	ldr	r3, [pc, #76]	; (8001264 <MX_USART3_UART_Init+0x90>)
 8001218:	2200      	movs	r2, #0
 800121a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800121c:	4811      	ldr	r0, [pc, #68]	; (8001264 <MX_USART3_UART_Init+0x90>)
 800121e:	f005 fb57 	bl	80068d0 <HAL_UART_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001228:	f7ff fe88 	bl	8000f3c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800122c:	2100      	movs	r1, #0
 800122e:	480d      	ldr	r0, [pc, #52]	; (8001264 <MX_USART3_UART_Init+0x90>)
 8001230:	f007 ff57 	bl	80090e2 <HAL_UARTEx_SetTxFifoThreshold>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800123a:	f7ff fe7f 	bl	8000f3c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800123e:	2100      	movs	r1, #0
 8001240:	4808      	ldr	r0, [pc, #32]	; (8001264 <MX_USART3_UART_Init+0x90>)
 8001242:	f007 ff8c 	bl	800915e <HAL_UARTEx_SetRxFifoThreshold>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800124c:	f7ff fe76 	bl	8000f3c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001250:	4804      	ldr	r0, [pc, #16]	; (8001264 <MX_USART3_UART_Init+0x90>)
 8001252:	f007 ff0d 	bl	8009070 <HAL_UARTEx_DisableFifoMode>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800125c:	f7ff fe6e 	bl	8000f3c <Error_Handler>
  }

}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	2000ca58 	.word	0x2000ca58
 8001268:	40004800 	.word	0x40004800

0800126c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	; 0x28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a1a      	ldr	r2, [pc, #104]	; (80012f4 <HAL_UART_MspInit+0x88>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d12e      	bne.n	80012ec <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <HAL_UART_MspInit+0x8c>)
 8001290:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001294:	4a18      	ldr	r2, [pc, #96]	; (80012f8 <HAL_UART_MspInit+0x8c>)
 8001296:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800129a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800129e:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <HAL_UART_MspInit+0x8c>)
 80012a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80012a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012a8:	613b      	str	r3, [r7, #16]
 80012aa:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <HAL_UART_MspInit+0x8c>)
 80012ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012b2:	4a11      	ldr	r2, [pc, #68]	; (80012f8 <HAL_UART_MspInit+0x8c>)
 80012b4:	f043 0308 	orr.w	r3, r3, #8
 80012b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012bc:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <HAL_UART_MspInit+0x8c>)
 80012be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012c2:	f003 0308 	and.w	r3, r3, #8
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80012ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d0:	2302      	movs	r3, #2
 80012d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d8:	2300      	movs	r3, #0
 80012da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012dc:	2307      	movs	r3, #7
 80012de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	4619      	mov	r1, r3
 80012e6:	4805      	ldr	r0, [pc, #20]	; (80012fc <HAL_UART_MspInit+0x90>)
 80012e8:	f002 fa40 	bl	800376c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80012ec:	bf00      	nop
 80012ee:	3728      	adds	r7, #40	; 0x28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40004800 	.word	0x40004800
 80012f8:	58024400 	.word	0x58024400
 80012fc:	58020c00 	.word	0x58020c00

08001300 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001304:	4b15      	ldr	r3, [pc, #84]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001306:	4a16      	ldr	r2, [pc, #88]	; (8001360 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001308:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800130a:	4b14      	ldr	r3, [pc, #80]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800130c:	2209      	movs	r2, #9
 800130e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001310:	4b12      	ldr	r3, [pc, #72]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001312:	2202      	movs	r2, #2
 8001314:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001316:	4b11      	ldr	r3, [pc, #68]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800131c:	4b0f      	ldr	r3, [pc, #60]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800131e:	2202      	movs	r2, #2
 8001320:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001322:	4b0e      	ldr	r3, [pc, #56]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001324:	2200      	movs	r2, #0
 8001326:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001328:	4b0c      	ldr	r3, [pc, #48]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800132a:	2200      	movs	r2, #0
 800132c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800132e:	4b0b      	ldr	r3, [pc, #44]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001330:	2200      	movs	r2, #0
 8001332:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001334:	4b09      	ldr	r3, [pc, #36]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001336:	2201      	movs	r2, #1
 8001338:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800133a:	4b08      	ldr	r3, [pc, #32]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800133c:	2201      	movs	r2, #1
 800133e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001340:	4b06      	ldr	r3, [pc, #24]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001342:	2200      	movs	r2, #0
 8001344:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001346:	4805      	ldr	r0, [pc, #20]	; (800135c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001348:	f002 fc22 	bl	8003b90 <HAL_PCD_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8001352:	f7ff fdf3 	bl	8000f3c <Error_Handler>
  }

}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	2000cae4 	.word	0x2000cae4
 8001360:	40080000 	.word	0x40080000

08001364 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08a      	sub	sp, #40	; 0x28
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a21      	ldr	r2, [pc, #132]	; (8001408 <HAL_PCD_MspInit+0xa4>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d13b      	bne.n	80013fe <HAL_PCD_MspInit+0x9a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001386:	4b21      	ldr	r3, [pc, #132]	; (800140c <HAL_PCD_MspInit+0xa8>)
 8001388:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800138c:	4a1f      	ldr	r2, [pc, #124]	; (800140c <HAL_PCD_MspInit+0xa8>)
 800138e:	f043 0301 	orr.w	r3, r3, #1
 8001392:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001396:	4b1d      	ldr	r3, [pc, #116]	; (800140c <HAL_PCD_MspInit+0xa8>)
 8001398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80013a4:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80013a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013aa:	2302      	movs	r3, #2
 80013ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b2:	2300      	movs	r3, #0
 80013b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80013b6:	230a      	movs	r3, #10
 80013b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ba:	f107 0314 	add.w	r3, r7, #20
 80013be:	4619      	mov	r1, r3
 80013c0:	4813      	ldr	r0, [pc, #76]	; (8001410 <HAL_PCD_MspInit+0xac>)
 80013c2:	f002 f9d3 	bl	800376c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	2300      	movs	r3, #0
 80013d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	4619      	mov	r1, r3
 80013da:	480d      	ldr	r0, [pc, #52]	; (8001410 <HAL_PCD_MspInit+0xac>)
 80013dc:	f002 f9c6 	bl	800376c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80013e0:	4b0a      	ldr	r3, [pc, #40]	; (800140c <HAL_PCD_MspInit+0xa8>)
 80013e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013e6:	4a09      	ldr	r2, [pc, #36]	; (800140c <HAL_PCD_MspInit+0xa8>)
 80013e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80013ec:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80013f0:	4b06      	ldr	r3, [pc, #24]	; (800140c <HAL_PCD_MspInit+0xa8>)
 80013f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80013fe:	bf00      	nop
 8001400:	3728      	adds	r7, #40	; 0x28
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40080000 	.word	0x40080000
 800140c:	58024400 	.word	0x58024400
 8001410:	58020000 	.word	0x58020000

08001414 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001414:	f8df d034 	ldr.w	sp, [pc, #52]	; 800144c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001418:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800141a:	e003      	b.n	8001424 <LoopCopyDataInit>

0800141c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800141e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001420:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001422:	3104      	adds	r1, #4

08001424 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001424:	480b      	ldr	r0, [pc, #44]	; (8001454 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001426:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001428:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800142a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800142c:	d3f6      	bcc.n	800141c <CopyDataInit>
  ldr  r2, =_sbss
 800142e:	4a0b      	ldr	r2, [pc, #44]	; (800145c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001430:	e002      	b.n	8001438 <LoopFillZerobss>

08001432 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001432:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001434:	f842 3b04 	str.w	r3, [r2], #4

08001438 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001438:	4b09      	ldr	r3, [pc, #36]	; (8001460 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800143a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800143c:	d3f9      	bcc.n	8001432 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800143e:	f7ff f927 	bl	8000690 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001442:	f017 ff07 	bl	8019254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001446:	f7ff fc29 	bl	8000c9c <main>
  bx  lr    
 800144a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800144c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001450:	0801d064 	.word	0x0801d064
  ldr  r0, =_sdata
 8001454:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001458:	20000098 	.word	0x20000098
  ldr  r2, =_sbss
 800145c:	20000098 	.word	0x20000098
  ldr  r3, = _ebss
 8001460:	200101f0 	.word	0x200101f0

08001464 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001464:	e7fe      	b.n	8001464 <ADC3_IRQHandler>

08001466 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001466:	b480      	push	{r7}
 8001468:	b083      	sub	sp, #12
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
 800146e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00b      	beq.n	800148e <LAN8742_RegisterBusIO+0x28>
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	68db      	ldr	r3, [r3, #12]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d007      	beq.n	800148e <LAN8742_RegisterBusIO+0x28>
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <LAN8742_RegisterBusIO+0x28>
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d102      	bne.n	8001494 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
 8001492:	e014      	b.n	80014be <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	68da      	ldr	r2, [r3, #12]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	691a      	ldr	r2, [r3, #16]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b086      	sub	sp, #24
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d17c      	bne.n	80015e4 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d002      	beq.n	80014f8 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2220      	movs	r2, #32
 80014fc:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80014fe:	2300      	movs	r3, #0
 8001500:	617b      	str	r3, [r7, #20]
 8001502:	e01c      	b.n	800153e <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	695b      	ldr	r3, [r3, #20]
 8001508:	f107 0208 	add.w	r2, r7, #8
 800150c:	2112      	movs	r1, #18
 800150e:	6978      	ldr	r0, [r7, #20]
 8001510:	4798      	blx	r3
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	da03      	bge.n	8001520 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8001518:	f06f 0304 	mvn.w	r3, #4
 800151c:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 800151e:	e00b      	b.n	8001538 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	f003 031f 	and.w	r3, r3, #31
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	429a      	cmp	r2, r3
 800152a:	d105      	bne.n	8001538 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	697a      	ldr	r2, [r7, #20]
 8001530:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001532:	2300      	movs	r3, #0
 8001534:	613b      	str	r3, [r7, #16]
         break;
 8001536:	e005      	b.n	8001544 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	3301      	adds	r3, #1
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	2b1f      	cmp	r3, #31
 8001542:	d9df      	bls.n	8001504 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b1f      	cmp	r3, #31
 800154a:	d902      	bls.n	8001552 <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 800154c:	f06f 0302 	mvn.w	r3, #2
 8001550:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d145      	bne.n	80015e4 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	691b      	ldr	r3, [r3, #16]
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	6810      	ldr	r0, [r2, #0]
 8001560:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001564:	2100      	movs	r1, #0
 8001566:	4798      	blx	r3
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	db37      	blt.n	80015de <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	6810      	ldr	r0, [r2, #0]
 8001576:	f107 0208 	add.w	r2, r7, #8
 800157a:	2100      	movs	r1, #0
 800157c:	4798      	blx	r3
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	db28      	blt.n	80015d6 <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	4798      	blx	r3
 800158a:	4603      	mov	r3, r0
 800158c:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 800158e:	e01c      	b.n	80015ca <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	4798      	blx	r3
 8001596:	4603      	mov	r3, r0
 8001598:	461a      	mov	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80015a2:	d80e      	bhi.n	80015c2 <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	695b      	ldr	r3, [r3, #20]
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	6810      	ldr	r0, [r2, #0]
 80015ac:	f107 0208 	add.w	r2, r7, #8
 80015b0:	2100      	movs	r1, #0
 80015b2:	4798      	blx	r3
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	da07      	bge.n	80015ca <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 80015ba:	f06f 0304 	mvn.w	r3, #4
 80015be:	613b      	str	r3, [r7, #16]
                 break;
 80015c0:	e010      	b.n	80015e4 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 80015c2:	f06f 0301 	mvn.w	r3, #1
 80015c6:	613b      	str	r3, [r7, #16]
               break;
 80015c8:	e00c      	b.n	80015e4 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d1dd      	bne.n	8001590 <LAN8742_Init+0xc6>
 80015d4:	e006      	b.n	80015e4 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 80015d6:	f06f 0304 	mvn.w	r3, #4
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	e002      	b.n	80015e4 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 80015de:	f06f 0303 	mvn.w	r3, #3
 80015e2:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d112      	bne.n	8001610 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	699b      	ldr	r3, [r3, #24]
 80015ee:	4798      	blx	r3
 80015f0:	4603      	mov	r3, r0
 80015f2:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 80015f4:	bf00      	nop
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	4798      	blx	r3
 80015fc:	4603      	mov	r3, r0
 80015fe:	461a      	mov	r2, r3
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001608:	d9f5      	bls.n	80015f6 <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2201      	movs	r2, #1
 800160e:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8001610:	693b      	ldr	r3, [r7, #16]
 }
 8001612:	4618      	mov	r0, r3
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b084      	sub	sp, #16
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	695b      	ldr	r3, [r3, #20]
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	6810      	ldr	r0, [r2, #0]
 800162e:	f107 020c 	add.w	r2, r7, #12
 8001632:	2101      	movs	r1, #1
 8001634:	4798      	blx	r3
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	da02      	bge.n	8001642 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800163c:	f06f 0304 	mvn.w	r3, #4
 8001640:	e06e      	b.n	8001720 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	695b      	ldr	r3, [r3, #20]
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	6810      	ldr	r0, [r2, #0]
 800164a:	f107 020c 	add.w	r2, r7, #12
 800164e:	2101      	movs	r1, #1
 8001650:	4798      	blx	r3
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	da02      	bge.n	800165e <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001658:	f06f 0304 	mvn.w	r3, #4
 800165c:	e060      	b.n	8001720 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f003 0304 	and.w	r3, r3, #4
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8001668:	2301      	movs	r3, #1
 800166a:	e059      	b.n	8001720 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	6810      	ldr	r0, [r2, #0]
 8001674:	f107 020c 	add.w	r2, r7, #12
 8001678:	2100      	movs	r1, #0
 800167a:	4798      	blx	r3
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	da02      	bge.n	8001688 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001682:	f06f 0304 	mvn.w	r3, #4
 8001686:	e04b      	b.n	8001720 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d11b      	bne.n	80016ca <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d006      	beq.n	80016aa <LAN8742_GetLinkState+0x90>
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80016a6:	2302      	movs	r3, #2
 80016a8:	e03a      	b.n	8001720 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e033      	b.n	8001720 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80016c2:	2304      	movs	r3, #4
 80016c4:	e02c      	b.n	8001720 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80016c6:	2305      	movs	r3, #5
 80016c8:	e02a      	b.n	8001720 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	6810      	ldr	r0, [r2, #0]
 80016d2:	f107 020c 	add.w	r2, r7, #12
 80016d6:	211f      	movs	r1, #31
 80016d8:	4798      	blx	r3
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	da02      	bge.n	80016e6 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80016e0:	f06f 0304 	mvn.w	r3, #4
 80016e4:	e01c      	b.n	8001720 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80016f0:	2306      	movs	r3, #6
 80016f2:	e015      	b.n	8001720 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f003 031c 	and.w	r3, r3, #28
 80016fa:	2b18      	cmp	r3, #24
 80016fc:	d101      	bne.n	8001702 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80016fe:	2302      	movs	r3, #2
 8001700:	e00e      	b.n	8001720 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f003 031c 	and.w	r3, r3, #28
 8001708:	2b08      	cmp	r3, #8
 800170a:	d101      	bne.n	8001710 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800170c:	2303      	movs	r3, #3
 800170e:	e007      	b.n	8001720 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f003 031c 	and.w	r3, r3, #28
 8001716:	2b14      	cmp	r3, #20
 8001718:	d101      	bne.n	800171e <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800171a:	2304      	movs	r3, #4
 800171c:	e000      	b.n	8001720 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800171e:	2305      	movs	r3, #5
    }				
  }
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800172e:	2003      	movs	r0, #3
 8001730:	f000 f945 	bl	80019be <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001734:	f003 f96c 	bl	8004a10 <HAL_RCC_GetSysClockFreq>
 8001738:	4601      	mov	r1, r0
 800173a:	4b15      	ldr	r3, [pc, #84]	; (8001790 <HAL_Init+0x68>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	0a1b      	lsrs	r3, r3, #8
 8001740:	f003 030f 	and.w	r3, r3, #15
 8001744:	4a13      	ldr	r2, [pc, #76]	; (8001794 <HAL_Init+0x6c>)
 8001746:	5cd3      	ldrb	r3, [r2, r3]
 8001748:	f003 031f 	and.w	r3, r3, #31
 800174c:	fa21 f303 	lsr.w	r3, r1, r3
 8001750:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001752:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <HAL_Init+0x68>)
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	f003 030f 	and.w	r3, r3, #15
 800175a:	4a0e      	ldr	r2, [pc, #56]	; (8001794 <HAL_Init+0x6c>)
 800175c:	5cd3      	ldrb	r3, [r2, r3]
 800175e:	f003 031f 	and.w	r3, r3, #31
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	fa22 f303 	lsr.w	r3, r2, r3
 8001768:	4a0b      	ldr	r2, [pc, #44]	; (8001798 <HAL_Init+0x70>)
 800176a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800176c:	4a0b      	ldr	r2, [pc, #44]	; (800179c <HAL_Init+0x74>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001772:	2000      	movs	r0, #0
 8001774:	f7ff fc08 	bl	8000f88 <HAL_InitTick>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e002      	b.n	8001788 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001782:	f7ff fbe3 	bl	8000f4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	58024400 	.word	0x58024400
 8001794:	0801ce74 	.word	0x0801ce74
 8001798:	20000004 	.word	0x20000004
 800179c:	20000000 	.word	0x20000000

080017a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017a4:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_IncTick+0x20>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <HAL_IncTick+0x24>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	4a04      	ldr	r2, [pc, #16]	; (80017c4 <HAL_IncTick+0x24>)
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	2000000c 	.word	0x2000000c
 80017c4:	2000ceec 	.word	0x2000ceec

080017c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return uwTick;
 80017cc:	4b03      	ldr	r3, [pc, #12]	; (80017dc <HAL_GetTick+0x14>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	2000ceec 	.word	0x2000ceec

080017e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017e8:	f7ff ffee 	bl	80017c8 <HAL_GetTick>
 80017ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017f8:	d005      	beq.n	8001806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <HAL_Delay+0x40>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	461a      	mov	r2, r3
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	4413      	add	r3, r2
 8001804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001806:	bf00      	nop
 8001808:	f7ff ffde 	bl	80017c8 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	429a      	cmp	r2, r3
 8001816:	d8f7      	bhi.n	8001808 <HAL_Delay+0x28>
  {
  }
}
 8001818:	bf00      	nop
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	2000000c 	.word	0x2000000c

08001824 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001828:	4b03      	ldr	r3, [pc, #12]	; (8001838 <HAL_GetREVID+0x14>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	0c1b      	lsrs	r3, r3, #16
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	5c001000 	.word	0x5c001000

0800183c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001844:	4b06      	ldr	r3, [pc, #24]	; (8001860 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800184c:	4904      	ldr	r1, [pc, #16]	; (8001860 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4313      	orrs	r3, r2
 8001852:	604b      	str	r3, [r1, #4]
}
 8001854:	bf00      	nop
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr
 8001860:	58000400 	.word	0x58000400

08001864 <__NVIC_SetPriorityGrouping>:
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001874:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001880:	4013      	ands	r3, r2
 8001882:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800188c:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 800188e:	4313      	orrs	r3, r2
 8001890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001892:	4a04      	ldr	r2, [pc, #16]	; (80018a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	60d3      	str	r3, [r2, #12]
}
 8001898:	bf00      	nop
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	e000ed00 	.word	0xe000ed00
 80018a8:	05fa0000 	.word	0x05fa0000

080018ac <__NVIC_GetPriorityGrouping>:
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b0:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <__NVIC_GetPriorityGrouping+0x18>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	0a1b      	lsrs	r3, r3, #8
 80018b6:	f003 0307 	and.w	r3, r3, #7
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <__NVIC_EnableIRQ>:
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	db0b      	blt.n	80018f2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	f003 021f 	and.w	r2, r3, #31
 80018e0:	4907      	ldr	r1, [pc, #28]	; (8001900 <__NVIC_EnableIRQ+0x38>)
 80018e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018e6:	095b      	lsrs	r3, r3, #5
 80018e8:	2001      	movs	r0, #1
 80018ea:	fa00 f202 	lsl.w	r2, r0, r2
 80018ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000e100 	.word	0xe000e100

08001904 <__NVIC_SetPriority>:
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	6039      	str	r1, [r7, #0]
 800190e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001910:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001914:	2b00      	cmp	r3, #0
 8001916:	db0a      	blt.n	800192e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	b2da      	uxtb	r2, r3
 800191c:	490c      	ldr	r1, [pc, #48]	; (8001950 <__NVIC_SetPriority+0x4c>)
 800191e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001922:	0112      	lsls	r2, r2, #4
 8001924:	b2d2      	uxtb	r2, r2
 8001926:	440b      	add	r3, r1
 8001928:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800192c:	e00a      	b.n	8001944 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	b2da      	uxtb	r2, r3
 8001932:	4908      	ldr	r1, [pc, #32]	; (8001954 <__NVIC_SetPriority+0x50>)
 8001934:	88fb      	ldrh	r3, [r7, #6]
 8001936:	f003 030f 	and.w	r3, r3, #15
 800193a:	3b04      	subs	r3, #4
 800193c:	0112      	lsls	r2, r2, #4
 800193e:	b2d2      	uxtb	r2, r2
 8001940:	440b      	add	r3, r1
 8001942:	761a      	strb	r2, [r3, #24]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000e100 	.word	0xe000e100
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <NVIC_EncodePriority>:
{
 8001958:	b480      	push	{r7}
 800195a:	b089      	sub	sp, #36	; 0x24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f1c3 0307 	rsb	r3, r3, #7
 8001972:	2b04      	cmp	r3, #4
 8001974:	bf28      	it	cs
 8001976:	2304      	movcs	r3, #4
 8001978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	3304      	adds	r3, #4
 800197e:	2b06      	cmp	r3, #6
 8001980:	d902      	bls.n	8001988 <NVIC_EncodePriority+0x30>
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	3b03      	subs	r3, #3
 8001986:	e000      	b.n	800198a <NVIC_EncodePriority+0x32>
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800198c:	f04f 32ff 	mov.w	r2, #4294967295
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43da      	mvns	r2, r3
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	401a      	ands	r2, r3
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a0:	f04f 31ff 	mov.w	r1, #4294967295
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	43d9      	mvns	r1, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b0:	4313      	orrs	r3, r2
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3724      	adds	r7, #36	; 0x24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff ff4c 	bl	8001864 <__NVIC_SetPriorityGrouping>
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
 80019e0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019e2:	f7ff ff63 	bl	80018ac <__NVIC_GetPriorityGrouping>
 80019e6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	68b9      	ldr	r1, [r7, #8]
 80019ec:	6978      	ldr	r0, [r7, #20]
 80019ee:	f7ff ffb3 	bl	8001958 <NVIC_EncodePriority>
 80019f2:	4602      	mov	r2, r0
 80019f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019f8:	4611      	mov	r1, r2
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff ff82 	bl	8001904 <__NVIC_SetPriority>
}
 8001a00:	bf00      	nop
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff ff56 	bl	80018c8 <__NVIC_EnableIRQ>
}
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001a28:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <HAL_MPU_Disable+0x24>)
 8001a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a30:	4a05      	ldr	r2, [pc, #20]	; (8001a48 <HAL_MPU_Disable+0x24>)
 8001a32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a36:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001a38:	4b04      	ldr	r3, [pc, #16]	; (8001a4c <HAL_MPU_Disable+0x28>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	605a      	str	r2, [r3, #4]
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	e000ed00 	.word	0xe000ed00
 8001a4c:	e000ed90 	.word	0xe000ed90

08001a50 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001a58:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <HAL_MPU_Enable+0x34>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f043 0301 	orr.w	r3, r3, #1
 8001a60:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_MPU_Enable+0x38>)
 8001a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a66:	4a08      	ldr	r2, [pc, #32]	; (8001a88 <HAL_MPU_Enable+0x38>)
 8001a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a6c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001a6e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001a72:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	e000ed90 	.word	0xe000ed90
 8001a88:	e000ed00 	.word	0xe000ed00

08001a8c <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	785a      	ldrb	r2, [r3, #1]
 8001a98:	4b1d      	ldr	r3, [pc, #116]	; (8001b10 <HAL_MPU_ConfigRegion+0x84>)
 8001a9a:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d029      	beq.n	8001af8 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8001aa4:	4a1a      	ldr	r2, [pc, #104]	; (8001b10 <HAL_MPU_ConfigRegion+0x84>)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	7b1b      	ldrb	r3, [r3, #12]
 8001ab0:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	7adb      	ldrb	r3, [r3, #11]
 8001ab6:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ab8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	7a9b      	ldrb	r3, [r3, #10]
 8001abe:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ac0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	7b5b      	ldrb	r3, [r3, #13]
 8001ac6:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001ac8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	7b9b      	ldrb	r3, [r3, #14]
 8001ace:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001ad0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	7bdb      	ldrb	r3, [r3, #15]
 8001ad6:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ad8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	7a5b      	ldrb	r3, [r3, #9]
 8001ade:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001ae0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	7a1b      	ldrb	r3, [r3, #8]
 8001ae6:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ae8:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	7812      	ldrb	r2, [r2, #0]
 8001aee:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001af0:	4a07      	ldr	r2, [pc, #28]	; (8001b10 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001af2:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001af4:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001af6:	e005      	b.n	8001b04 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001af8:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <HAL_MPU_ConfigRegion+0x84>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001afe:	4b04      	ldr	r3, [pc, #16]	; (8001b10 <HAL_MPU_ConfigRegion+0x84>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	611a      	str	r2, [r3, #16]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000ed90 	.word	0xe000ed90

08001b14 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8001b18:	4b07      	ldr	r3, [pc, #28]	; (8001b38 <HAL_GetCurrentCPUID+0x24>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	091b      	lsrs	r3, r3, #4
 8001b1e:	f003 030f 	and.w	r3, r3, #15
 8001b22:	2b07      	cmp	r3, #7
 8001b24:	d101      	bne.n	8001b2a <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e000      	b.n	8001b2c <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8001b2a:	2301      	movs	r3, #1
  }
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e0c6      	b.n	8001cdc <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f007 ffaa 	bl	8009ab0 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2223      	movs	r2, #35	; 0x23
 8001b60:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b62:	4b60      	ldr	r3, [pc, #384]	; (8001ce4 <HAL_ETH_Init+0x1a8>)
 8001b64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001b68:	4a5e      	ldr	r2, [pc, #376]	; (8001ce4 <HAL_ETH_Init+0x1a8>)
 8001b6a:	f043 0302 	orr.w	r3, r3, #2
 8001b6e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001b72:	4b5c      	ldr	r3, [pc, #368]	; (8001ce4 <HAL_ETH_Init+0x1a8>)
 8001b74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	7a1b      	ldrb	r3, [r3, #8]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d103      	bne.n	8001b90 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f7ff fe57 	bl	800183c <HAL_SYSCFG_ETHInterfaceSelect>
 8001b8e:	e003      	b.n	8001b98 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001b90:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001b94:	f7ff fe52 	bl	800183c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f042 0201 	orr.w	r2, r2, #1
 8001baa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001bae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bb0:	f7ff fe0a 	bl	80017c8 <HAL_GetTick>
 8001bb4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001bb6:	e00f      	b.n	8001bd8 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8001bb8:	f7ff fe06 	bl	80017c8 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001bc6:	d907      	bls.n	8001bd8 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2204      	movs	r2, #4
 8001bcc:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	22e0      	movs	r2, #224	; 0xe0
 8001bd2:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e081      	b.n	8001cdc <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d1e6      	bne.n	8001bb8 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f001 fa6e 	bl	80030cc <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001bf0:	f003 f880 	bl	8004cf4 <HAL_RCC_GetHCLKFreq>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	4b3c      	ldr	r3, [pc, #240]	; (8001ce8 <HAL_ETH_Init+0x1ac>)
 8001bf8:	fba3 2302 	umull	r2, r3, r3, r2
 8001bfc:	0c9a      	lsrs	r2, r3, #18
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	3a01      	subs	r2, #1
 8001c04:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f001 f9c1 	bl	8002f90 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001c24:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001c28:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	695b      	ldr	r3, [r3, #20]
 8001c2e:	f003 0303 	and.w	r3, r3, #3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d007      	beq.n	8001c46 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	22e0      	movs	r2, #224	; 0xe0
 8001c40:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e04a      	b.n	8001cdc <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	f241 1308 	movw	r3, #4360	; 0x1108
 8001c4e:	4413      	add	r3, r2
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	4b26      	ldr	r3, [pc, #152]	; (8001cec <HAL_ETH_Init+0x1b0>)
 8001c54:	4013      	ands	r3, r2
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	6952      	ldr	r2, [r2, #20]
 8001c5a:	0052      	lsls	r2, r2, #1
 8001c5c:	6879      	ldr	r1, [r7, #4]
 8001c5e:	6809      	ldr	r1, [r1, #0]
 8001c60:	431a      	orrs	r2, r3
 8001c62:	f241 1308 	movw	r3, #4360	; 0x1108
 8001c66:	440b      	add	r3, r1
 8001c68:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f001 fa86 	bl	800317c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f001 faca 	bl	800320a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	3305      	adds	r3, #5
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	021a      	lsls	r2, r3, #8
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	3304      	adds	r3, #4
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	3303      	adds	r3, #3
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	061a      	lsls	r2, r3, #24
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	3302      	adds	r3, #2
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	041b      	lsls	r3, r3, #16
 8001ca8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001cb4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001cc2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001cc4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2210      	movs	r2, #16
 8001cd2:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2210      	movs	r2, #16
 8001cd8:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	58024400 	.word	0x58024400
 8001ce8:	431bde83 	.word	0x431bde83
 8001cec:	ffff8001 	.word	0xffff8001

08001cf0 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b087      	sub	sp, #28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	607a      	str	r2, [r7, #4]
 8001cfc:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	330a      	adds	r3, #10
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d002      	beq.n	8001d18 <HAL_ETH_DescAssignMemory+0x28>
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	2b03      	cmp	r3, #3
 8001d16:	d904      	bls.n	8001d22 <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Return Error */
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e021      	b.n	8001d66 <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d00b      	beq.n	8001d58 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 8001d46:	683a      	ldr	r2, [r7, #0]
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	371c      	adds	r7, #28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b087      	sub	sp, #28
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  uint32_t descindex = 0, counter;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	330a      	adds	r3, #10
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	4413      	add	r3, r2
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	60fb      	str	r3, [r7, #12]

  if(heth->gState == HAL_ETH_STATE_READY)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d90:	2b10      	cmp	r3, #16
 8001d92:	d17d      	bne.n	8001e90 <HAL_ETH_Start_IT+0x11e>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2223      	movs	r2, #35	; 0x23
 8001d98:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set IOC bit to all Rx descriptors */
    for(counter= 0; counter < (uint32_t)ETH_RX_DESC_CNT; counter++)
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	613b      	str	r3, [r7, #16]
 8001d9e:	e018      	b.n	8001dd2 <HAL_ETH_Start_IT+0x60>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	60da      	str	r2, [r3, #12]
      INCR_RX_DESC_INDEX(descindex, 1U);
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	3301      	adds	r3, #1
 8001db0:	617b      	str	r3, [r7, #20]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	2b03      	cmp	r3, #3
 8001db6:	d902      	bls.n	8001dbe <HAL_ETH_Start_IT+0x4c>
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	3b04      	subs	r3, #4
 8001dbc:	617b      	str	r3, [r7, #20]
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	330a      	adds	r3, #10
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	4413      	add	r3, r2
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	60fb      	str	r3, [r7, #12]
    for(counter= 0; counter < (uint32_t)ETH_RX_DESC_CNT; counter++)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	2b03      	cmp	r3, #3
 8001dd6:	d9e3      	bls.n	8001da0 <HAL_ETH_Start_IT+0x2e>
    }

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f042 0202 	orr.w	r2, r2, #2
 8001dec:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f042 0201 	orr.w	r2, r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f042 0201 	orr.w	r2, r2, #1
 8001e0e:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	f241 1304 	movw	r3, #4356	; 0x1104
 8001e1a:	4413      	add	r3, r2
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	6811      	ldr	r1, [r2, #0]
 8001e22:	f043 0201 	orr.w	r2, r3, #1
 8001e26:	f241 1304 	movw	r3, #4356	; 0x1104
 8001e2a:	440b      	add	r3, r1
 8001e2c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	f241 1308 	movw	r3, #4360	; 0x1108
 8001e36:	4413      	add	r3, r2
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	6811      	ldr	r1, [r2, #0]
 8001e3e:	f043 0201 	orr.w	r2, r3, #1
 8001e42:	f241 1308 	movw	r3, #4360	; 0x1108
 8001e46:	440b      	add	r3, r1
 8001e48:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8001e5c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001e60:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2210      	movs	r2, #16
 8001e66:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2222      	movs	r2, #34	; 0x22
 8001e6c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	f241 1334 	movw	r3, #4404	; 0x1134
 8001e76:	4413      	add	r3, r2
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6811      	ldr	r1, [r2, #0]
 8001e7e:	f24d 0241 	movw	r2, #53313	; 0xd041
 8001e82:	431a      	orrs	r2, r3
 8001e84:	f241 1334 	movw	r3, #4404	; 0x1134
 8001e88:	440b      	add	r3, r1
 8001e8a:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    return HAL_OK;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	e000      	b.n	8001e92 <HAL_ETH_Start_IT+0x120>
  }
  else
  {
    return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
  }
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	371c      	adds	r7, #28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b086      	sub	sp, #24
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d107      	bne.n	8001ec0 <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eb4:	f043 0201 	orr.w	r2, r3, #1
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e076      	b.n	8001fae <HAL_ETH_Transmit+0x110>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ec4:	2b10      	cmp	r3, #16
 8001ec6:	d171      	bne.n	8001fac <HAL_ETH_Transmit+0x10e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	68b9      	ldr	r1, [r7, #8]
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f001 f9f9 	bl	80032c4 <ETH_Prepare_Tx_Descriptors>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d007      	beq.n	8001ee8 <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001edc:	f043 0202 	orr.w	r2, r3, #2
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e062      	b.n	8001fae <HAL_ETH_Transmit+0x110>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	3206      	adds	r2, #6
 8001ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef4:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efa:	1c5a      	adds	r2, r3, #1
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	629a      	str	r2, [r3, #40]	; 0x28
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f04:	2b03      	cmp	r3, #3
 8001f06:	d904      	bls.n	8001f12 <HAL_ETH_Transmit+0x74>
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0c:	1f1a      	subs	r2, r3, #4
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	3106      	adds	r1, #6
 8001f1e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001f22:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8001f26:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 8001f28:	f7ff fc4e 	bl	80017c8 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occured */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8001f2e:	e034      	b.n	8001f9a <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d011      	beq.n	8001f66 <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f46:	f043 0208 	orr.w	r2, r3, #8
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	65da      	str	r2, [r3, #92]	; 0x5c
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	661a      	str	r2, [r3, #96]	; 0x60
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	22e0      	movs	r2, #224	; 0xe0
 8001f60:	655a      	str	r2, [r3, #84]	; 0x54
        /* Return function status */
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e023      	b.n	8001fae <HAL_ETH_Transmit+0x110>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f6c:	d015      	beq.n	8001f9a <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8001f6e:	f7ff fc2b 	bl	80017c8 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d302      	bcc.n	8001f84 <HAL_ETH_Transmit+0xe6>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d10a      	bne.n	8001f9a <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f88:	f043 0204 	orr.w	r2, r3, #4
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	65da      	str	r2, [r3, #92]	; 0x5c
          heth->gState = HAL_ETH_STATE_READY;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2210      	movs	r2, #16
 8001f94:	655a      	str	r2, [r3, #84]	; 0x54
          return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e009      	b.n	8001fae <HAL_ETH_Transmit+0x110>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	dbc6      	blt.n	8001f30 <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Set ETH HAL State to Ready */
    heth->gState = HAL_ETH_STATE_READY;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2210      	movs	r2, #16
 8001fa6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	e000      	b.n	8001fae <HAL_ETH_Transmit+0x110>
  }
  else
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
  }
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3718      	adds	r7, #24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b089      	sub	sp, #36	; 0x24
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	332c      	adds	r3, #44	; 0x2c
 8001fc2:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	69fa      	ldr	r2, [r7, #28]
 8001fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fd2:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d06b      	beq.n	80020c0 <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	e0bc      	b.n	8002166 <HAL_ETH_IsRxDataAvailable+0x1b0>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d036      	beq.n	800206c <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	3301      	adds	r3, #1
 8002002:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d101      	bne.n	800200e <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	3301      	adds	r3, #1
 8002012:	61fb      	str	r3, [r7, #28]
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	2b03      	cmp	r3, #3
 8002018:	d902      	bls.n	8002020 <HAL_ETH_IsRxDataAvailable+0x6a>
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	3b04      	subs	r3, #4
 800201e:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	69fa      	ldr	r2, [r7, #28]
 8002024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002028:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	db11      	blt.n	8002056 <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00b      	beq.n	8002056 <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	2201      	movs	r2, #1
 8002042:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	3301      	adds	r3, #1
 8002048:	61fb      	str	r3, [r7, #28]
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	2b03      	cmp	r3, #3
 800204e:	d902      	bls.n	8002056 <HAL_ETH_IsRxDataAvailable+0xa0>
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	3b04      	subs	r3, #4
 8002054:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	69fa      	ldr	r2, [r7, #28]
 800205a:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 8002068:	2301      	movs	r3, #1
 800206a:	e07c      	b.n	8002166 <HAL_ETH_IsRxDataAvailable+0x1b0>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d012      	beq.n	800209e <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 800207c:	2301      	movs	r3, #1
 800207e:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	3301      	adds	r3, #1
 8002084:	61fb      	str	r3, [r7, #28]
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	2b03      	cmp	r3, #3
 800208a:	d902      	bls.n	8002092 <HAL_ETH_IsRxDataAvailable+0xdc>
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	3b04      	subs	r3, #4
 8002090:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	69fa      	ldr	r2, [r7, #28]
 8002096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800209a:	61bb      	str	r3, [r7, #24]
 800209c:	e010      	b.n	80020c0 <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	3301      	adds	r3, #1
 80020a2:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	3301      	adds	r3, #1
 80020a8:	61fb      	str	r3, [r7, #28]
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	2b03      	cmp	r3, #3
 80020ae:	d902      	bls.n	80020b6 <HAL_ETH_IsRxDataAvailable+0x100>
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	3b04      	subs	r3, #4
 80020b4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	69fa      	ldr	r2, [r7, #28]
 80020ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020be:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	db02      	blt.n	80020ce <HAL_ETH_IsRxDataAvailable+0x118>
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	2b03      	cmp	r3, #3
 80020cc:	d98e      	bls.n	8001fec <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d044      	beq.n	800215e <HAL_ETH_IsRxDataAvailable+0x1a8>
  {
    descidx = firstappdescidx;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	69fa      	ldr	r2, [r7, #28]
 80020dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020e0:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	e036      	b.n	8002156 <HAL_ETH_IsRxDataAvailable+0x1a0>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	691a      	ldr	r2, [r3, #16]
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80020f6:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	695b      	ldr	r3, [r3, #20]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d009      	beq.n	8002114 <HAL_ETH_IsRxDataAvailable+0x15e>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	695a      	ldr	r2, [r3, #20]
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002110:	69bb      	ldr	r3, [r7, #24]
 8002112:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d005      	beq.n	8002134 <HAL_ETH_IsRxDataAvailable+0x17e>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	60da      	str	r2, [r3, #12]
      }

      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	3301      	adds	r3, #1
 8002138:	61fb      	str	r3, [r7, #28]
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	2b03      	cmp	r3, #3
 800213e:	d902      	bls.n	8002146 <HAL_ETH_IsRxDataAvailable+0x190>
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	3b04      	subs	r3, #4
 8002144:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	69fa      	ldr	r2, [r7, #28]
 800214a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800214e:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	3301      	adds	r3, #1
 8002154:	617b      	str	r3, [r7, #20]
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	429a      	cmp	r2, r3
 800215c:	d3c4      	bcc.n	80020e8 <HAL_ETH_IsRxDataAvailable+0x132>
    }
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	2200      	movs	r2, #0
 8002162:	619a      	str	r2, [r3, #24]

  return 0;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3724      	adds	r7, #36	; 0x24
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b08a      	sub	sp, #40	; 0x28
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
 800217a:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	332c      	adds	r3, #44	; 0x2c
 8002180:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	695b      	ldr	r3, [r3, #20]
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 8002188:	2300      	movs	r3, #0
 800218a:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002194:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d104      	bne.n	80021aa <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2201      	movs	r2, #1
 80021a4:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e07d      	b.n	80022a6 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d10f      	bne.n	80021d2 <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff feff 	bl	8001fb6 <HAL_ETH_IsRxDataAvailable>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d101      	bne.n	80021c2 <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e071      	b.n	80022a6 <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is splitted into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 80021d2:	2300      	movs	r3, #0
 80021d4:	623b      	str	r3, [r7, #32]
 80021d6:	e031      	b.n	800223c <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	461a      	mov	r2, r3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	695a      	ldr	r2, [r3, #20]
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00b      	beq.n	800220a <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	461a      	mov	r2, r3
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	695a      	ldr	r2, [r3, #20]
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002212:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002216:	3301      	adds	r3, #1
 8002218:	627b      	str	r3, [r7, #36]	; 0x24
 800221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221c:	2b03      	cmp	r3, #3
 800221e:	d902      	bls.n	8002226 <HAL_ETH_GetRxDataBuffer+0xb4>
 8002220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002222:	3b04      	subs	r3, #4
 8002224:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800222a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800222e:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	3301      	adds	r3, #1
 800223a:	623b      	str	r3, [r7, #32]
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	3b01      	subs	r3, #1
 8002242:	6a3a      	ldr	r2, [r7, #32]
 8002244:	429a      	cmp	r2, r3
 8002246:	d3c7      	bcc.n	80021d8 <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	461a      	mov	r2, r3
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	695b      	ldr	r3, [r3, #20]
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	429a      	cmp	r2, r3
 8002268:	d803      	bhi.n	8002272 <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	68fa      	ldr	r2, [r7, #12]
 800226e:	605a      	str	r2, [r3, #4]
 8002270:	e018      	b.n	80022a4 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d012      	beq.n	80022a0 <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	695a      	ldr	r2, [r3, #20]
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	461a      	mov	r2, r3
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	1ad2      	subs	r2, r2, r3
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	e001      	b.n	80022a4 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e000      	b.n	80022a6 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3728      	adds	r7, #40	; 0x28
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b086      	sub	sp, #24
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
 80022b6:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	332c      	adds	r3, #44	; 0x2c
 80022bc:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d107      	bne.n	80022dc <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f7ff fe72 	bl	8001fb6 <HAL_ETH_IsRxDataAvailable>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e017      	b.n	800230c <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	699a      	ldr	r2, [r3, #24]
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	4413      	add	r3, r2
 80022e4:	3b01      	subs	r3, #1
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	2b03      	cmp	r3, #3
 80022ec:	d902      	bls.n	80022f4 <HAL_ETH_GetRxDataLength+0x46>
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	3b04      	subs	r3, #4
 80022f2:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022fc:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 8002314:	b480      	push	{r7}
 8002316:	b089      	sub	sp, #36	; 0x24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	332c      	adds	r3, #44	; 0x2c
 8002320:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002330:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e055      	b.n	80023f0 <HAL_ETH_BuildRxDescriptors+0xdc>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d002      	beq.n	8002352 <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	3301      	adds	r3, #1
 8002350:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
 8002356:	e03c      	b.n	80023d2 <HAL_ETH_BuildRxDescriptors+0xbe>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	691a      	ldr	r2, [r3, #16]
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002366:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d009      	beq.n	8002384 <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	695a      	ldr	r2, [r3, #20]
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d005      	beq.n	80023a4 <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (dmarxdesclist->AppDescNbr - 1U))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	3b01      	subs	r3, #1
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d20d      	bcs.n	80023cc <HAL_ETH_BuildRxDescriptors+0xb8>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	3301      	adds	r3, #1
 80023b4:	61fb      	str	r3, [r7, #28]
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	2b03      	cmp	r3, #3
 80023ba:	d902      	bls.n	80023c2 <HAL_ETH_BuildRxDescriptors+0xae>
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	3b04      	subs	r3, #4
 80023c0:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	69fa      	ldr	r2, [r7, #28]
 80023c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ca:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	3301      	adds	r3, #1
 80023d0:	613b      	str	r3, [r7, #16]
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d3be      	bcc.n	8002358 <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6819      	ldr	r1, [r3, #0]
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	f241 1328 	movw	r3, #4392	; 0x1128
 80023e4:	440b      	add	r3, r1
 80023e6:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	619a      	str	r2, [r3, #24]

  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3724      	adds	r7, #36	; 0x24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002412:	2b40      	cmp	r3, #64	; 0x40
 8002414:	d113      	bne.n	800243e <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	f241 1334 	movw	r3, #4404	; 0x1134
 800241e:	4413      	add	r3, r2
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002426:	2b40      	cmp	r3, #64	; 0x40
 8002428:	d109      	bne.n	800243e <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f007 fc16 	bl	8009c5c <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002438:	f248 0240 	movw	r2, #32832	; 0x8040
 800243c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	2b01      	cmp	r3, #1
 800244e:	d113      	bne.n	8002478 <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	f241 1334 	movw	r3, #4404	; 0x1134
 8002458:	4413      	add	r3, r2
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b01      	cmp	r3, #1
 8002462:	d109      	bne.n	8002478 <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 f8c7 	bl	80025f8 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002472:	f248 0201 	movw	r2, #32769	; 0x8001
 8002476:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002486:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800248a:	d149      	bne.n	8002520 <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	f241 1334 	movw	r3, #4404	; 0x1134
 8002494:	4413      	add	r3, r2
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800249c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024a0:	d13e      	bne.n	8002520 <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a6:	f043 0208 	orr.w	r2, r3, #8
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	65da      	str	r2, [r3, #92]	; 0x5c

      /* if fatal bus error occured */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024c0:	d11b      	bne.n	80024fa <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	f241 1302 	movw	r3, #4354	; 0x1102
 80024d0:	4013      	ands	r3, r2
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6613      	str	r3, [r2, #96]	; 0x60

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	f241 1334 	movw	r3, #4404	; 0x1134
 80024de:	4413      	add	r3, r2
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	6811      	ldr	r1, [r2, #0]
 80024e6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024ea:	f241 1334 	movw	r3, #4404	; 0x1134
 80024ee:	440b      	add	r3, r1
 80024f0:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	22e0      	movs	r2, #224	; 0xe0
 80024f6:	655a      	str	r2, [r3, #84]	; 0x54
 80024f8:	e00f      	b.n	800251a <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	661a      	str	r2, [r3, #96]	; 0x60
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002514:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 8002518:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 f876 	bl	800260c <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002528:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800252c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002530:	d10e      	bne.n	8002550 <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	665a      	str	r2, [r3, #100]	; 0x64

    heth->gState = HAL_ETH_STATE_ERROR;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	22e0      	movs	r2, #224	; 0xe0
 8002542:	655a      	str	r2, [r3, #84]	; 0x54
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 f86b 	bl	8002620 <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002558:	f003 0310 	and.w	r3, r3, #16
 800255c:	2b10      	cmp	r3, #16
 800255e:	d10d      	bne.n	800257c <HAL_ETH_IRQHandler+0x180>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002568:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f000 f85f 	bl	8002634 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002584:	f003 0320 	and.w	r3, r3, #32
 8002588:	2b20      	cmp	r3, #32
 800258a:	d10d      	bne.n	80025a8 <HAL_ETH_IRQHandler+0x1ac>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002594:	f003 020f 	and.w	r2, r3, #15
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f000 f853 	bl	8002648 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	66da      	str	r2, [r3, #108]	; 0x6c
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80025a8:	f7ff fab4 	bl	8001b14 <HAL_GetCurrentCPUID>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b03      	cmp	r3, #3
 80025b0:	d10d      	bne.n	80025ce <HAL_ETH_IRQHandler+0x1d2>
  {
    /* check ETH WAKEUP exti flag */
    if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <HAL_ETH_IRQHandler+0x1f4>)
 80025b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d014      	beq.n	80025e8 <HAL_ETH_IRQHandler+0x1ec>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80025be:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <HAL_ETH_IRQHandler+0x1f4>)
 80025c0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80025c4:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f000 f848 	bl	800265c <HAL_ETH_WakeUpCallback>
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
#endif
  }
#endif
}
 80025cc:	e00c      	b.n	80025e8 <HAL_ETH_IRQHandler+0x1ec>
    if(__HAL_ETH_WAKEUP_EXTID2_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 80025ce:	4b09      	ldr	r3, [pc, #36]	; (80025f4 <HAL_ETH_IRQHandler+0x1f8>)
 80025d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d006      	beq.n	80025e8 <HAL_ETH_IRQHandler+0x1ec>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80025da:	4b06      	ldr	r3, [pc, #24]	; (80025f4 <HAL_ETH_IRQHandler+0x1f8>)
 80025dc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80025e0:	629a      	str	r2, [r3, #40]	; 0x28
      HAL_ETH_WakeUpCallback(heth);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 f83a 	bl	800265c <HAL_ETH_WakeUpCallback>
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	58000080 	.word	0x58000080
 80025f4:	580000c0 	.word	0x580000c0

080025f8 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
 800267c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e03e      	b.n	8002710 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800269a:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	055b      	lsls	r3, r3, #21
 80026a6:	4313      	orrs	r3, r2
 80026a8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	041b      	lsls	r3, r3, #16
 80026b4:	4313      	orrs	r3, r2
 80026b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	f043 030c 	orr.w	r3, r3, #12
 80026be:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	f043 0301 	orr.w	r3, r3, #1
 80026c6:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	697a      	ldr	r2, [r7, #20]
 80026ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 80026d2:	f7ff f879 	bl	80017c8 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80026d8:	e009      	b.n	80026ee <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 80026da:	f7ff f875 	bl	80017c8 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026e8:	d901      	bls.n	80026ee <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e010      	b.n	8002710 <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1ed      	bne.n	80026da <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002706:	b29b      	uxth	r3, r3
 8002708:	461a      	mov	r2, r3
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3718      	adds	r7, #24
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
 8002724:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e03c      	b.n	80027b4 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002742:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	055b      	lsls	r3, r3, #21
 800274e:	4313      	orrs	r3, r2
 8002750:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	041b      	lsls	r3, r3, #16
 800275c:	4313      	orrs	r3, r2
 800275e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	f023 030c 	bic.w	r3, r3, #12
 8002766:	f043 0304 	orr.w	r3, r3, #4
 800276a:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	f043 0301 	orr.w	r3, r3, #1
 8002772:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	b29a      	uxth	r2, r3
 8002778:	4b10      	ldr	r3, [pc, #64]	; (80027bc <HAL_ETH_WritePHYRegister+0xa4>)
 800277a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 800277e:	4a0f      	ldr	r2, [pc, #60]	; (80027bc <HAL_ETH_WritePHYRegister+0xa4>)
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 8002786:	f7ff f81f 	bl	80017c8 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800278c:	e009      	b.n	80027a2 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 800278e:	f7ff f81b 	bl	80017c8 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800279c:	d901      	bls.n	80027a2 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e008      	b.n	80027b4 <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1ed      	bne.n	800278e <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3718      	adds	r7, #24
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40028000 	.word	0x40028000

080027c0 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d101      	bne.n	80027d4 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e1c3      	b.n	8002b5c <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 020c 	and.w	r2, r3, #12
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0310 	and.w	r3, r3, #16
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	bf14      	ite	ne
 80027f0:	2301      	movne	r3, #1
 80027f2:	2300      	moveq	r3, #0
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	461a      	mov	r2, r3
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002816:	2b00      	cmp	r3, #0
 8002818:	bf0c      	ite	eq
 800281a:	2301      	moveq	r3, #1
 800281c:	2300      	movne	r3, #0
 800281e:	b2db      	uxtb	r3, r3
 8002820:	461a      	mov	r2, r3
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002832:	2b00      	cmp	r3, #0
 8002834:	bf14      	ite	ne
 8002836:	2301      	movne	r3, #1
 8002838:	2300      	moveq	r3, #0
 800283a:	b2db      	uxtb	r3, r3
 800283c:	461a      	mov	r2, r3
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800284c:	2b00      	cmp	r3, #0
 800284e:	bf0c      	ite	eq
 8002850:	2301      	moveq	r3, #1
 8002852:	2300      	movne	r3, #0
 8002854:	b2db      	uxtb	r3, r3
 8002856:	461a      	mov	r2, r3
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002866:	2b00      	cmp	r3, #0
 8002868:	bf14      	ite	ne
 800286a:	2301      	movne	r3, #1
 800286c:	2300      	moveq	r3, #0
 800286e:	b2db      	uxtb	r3, r3
 8002870:	461a      	mov	r2, r3
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002880:	2b00      	cmp	r3, #0
 8002882:	bf14      	ite	ne
 8002884:	2301      	movne	r3, #1
 8002886:	2300      	moveq	r3, #0
 8002888:	b2db      	uxtb	r3, r3
 800288a:	461a      	mov	r2, r3
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	bf14      	ite	ne
 80028ba:	2301      	movne	r3, #1
 80028bc:	2300      	moveq	r3, #0
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	461a      	mov	r2, r3
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	bf0c      	ite	eq
 80028d4:	2301      	moveq	r3, #1
 80028d6:	2300      	movne	r3, #0
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	461a      	mov	r2, r3
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	bf0c      	ite	eq
 80028ee:	2301      	moveq	r3, #1
 80028f0:	2300      	movne	r3, #0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	461a      	mov	r2, r3
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002904:	2b00      	cmp	r3, #0
 8002906:	bf14      	ite	ne
 8002908:	2301      	movne	r3, #1
 800290a:	2300      	moveq	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	461a      	mov	r2, r3
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800291e:	2b00      	cmp	r3, #0
 8002920:	bf14      	ite	ne
 8002922:	2301      	movne	r3, #1
 8002924:	2300      	moveq	r3, #0
 8002926:	b2db      	uxtb	r3, r3
 8002928:	461a      	mov	r2, r3
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002938:	2b00      	cmp	r3, #0
 800293a:	bf14      	ite	ne
 800293c:	2301      	movne	r3, #1
 800293e:	2300      	moveq	r3, #0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	461a      	mov	r2, r3
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002952:	2b00      	cmp	r3, #0
 8002954:	bf14      	ite	ne
 8002956:	2301      	movne	r3, #1
 8002958:	2300      	moveq	r3, #0
 800295a:	b2db      	uxtb	r3, r3
 800295c:	461a      	mov	r2, r3
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	bf14      	ite	ne
 800297e:	2301      	movne	r3, #1
 8002980:	2300      	moveq	r3, #0
 8002982:	b2db      	uxtb	r3, r3
 8002984:	461a      	mov	r2, r3
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	bf0c      	ite	eq
 80029b4:	2301      	moveq	r3, #1
 80029b6:	2300      	movne	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	461a      	mov	r2, r3
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	bf14      	ite	ne
 80029d0:	2301      	movne	r3, #1
 80029d2:	2300      	moveq	r3, #0
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	461a      	mov	r2, r3
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	bf14      	ite	ne
 80029ec:	2301      	movne	r3, #1
 80029ee:	2300      	moveq	r3, #0
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	461a      	mov	r2, r3
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	bf14      	ite	ne
 8002a08:	2301      	movne	r3, #1
 8002a0a:	2300      	moveq	r3, #0
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	461a      	mov	r2, r3
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	0e5b      	lsrs	r3, r3, #25
 8002a1e:	f003 021f 	and.w	r2, r3, #31
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	bf14      	ite	ne
 8002a34:	2301      	movne	r3, #1
 8002a36:	2300      	moveq	r3, #0
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	f003 020f 	and.w	r2, r3, #15
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	bf14      	ite	ne
 8002a5e:	2301      	movne	r3, #1
 8002a60:	2300      	moveq	r3, #0
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	461a      	mov	r2, r3
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	bf0c      	ite	eq
 8002a7a:	2301      	moveq	r3, #1
 8002a7c:	2300      	movne	r3, #0
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	461a      	mov	r2, r3
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a8e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a9c:	0c1b      	lsrs	r3, r3, #16
 8002a9e:	b29a      	uxth	r2, r3
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	bf14      	ite	ne
 8002ab4:	2301      	movne	r3, #1
 8002ab6:	2300      	moveq	r3, #0
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	461a      	mov	r2, r3
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	bf14      	ite	ne
 8002ad2:	2301      	movne	r3, #1
 8002ad4:	2300      	moveq	r3, #0
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	461a      	mov	r2, r3
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8002ae8:	f003 0272 	and.w	r2, r3, #114	; 0x72
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8002af8:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8002b08:	f003 0308 	and.w	r3, r3, #8
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	bf14      	ite	ne
 8002b10:	2301      	movne	r3, #1
 8002b12:	2300      	moveq	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	461a      	mov	r2, r3
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8002b26:	f003 0310 	and.w	r3, r3, #16
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	bf14      	ite	ne
 8002b2e:	2301      	movne	r3, #1
 8002b30:	2300      	moveq	r3, #0
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	461a      	mov	r2, r3
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8002b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	bf0c      	ite	eq
 8002b4c:	2301      	moveq	r3, #1
 8002b4e:	2300      	movne	r3, #0
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	461a      	mov	r2, r3
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e00a      	b.n	8002b92 <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b80:	2b10      	cmp	r3, #16
 8002b82:	d105      	bne.n	8002b90 <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 8002b84:	6839      	ldr	r1, [r7, #0]
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f860 	bl	8002c4c <ETH_SetMACConfig>

    return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	e000      	b.n	8002b92 <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
  }
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
	...

08002b9c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002bac:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002bb4:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002bb6:	f002 f89d 	bl	8004cf4 <HAL_RCC_GetHCLKFreq>
 8002bba:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	4a1e      	ldr	r2, [pc, #120]	; (8002c38 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d908      	bls.n	8002bd6 <HAL_ETH_SetMDIOClockRange+0x3a>
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	4a1d      	ldr	r2, [pc, #116]	; (8002c3c <HAL_ETH_SetMDIOClockRange+0xa0>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d804      	bhi.n	8002bd6 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	e027      	b.n	8002c26 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	4a18      	ldr	r2, [pc, #96]	; (8002c3c <HAL_ETH_SetMDIOClockRange+0xa0>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d908      	bls.n	8002bf0 <HAL_ETH_SetMDIOClockRange+0x54>
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	4a17      	ldr	r2, [pc, #92]	; (8002c40 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d804      	bhi.n	8002bf0 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	e01a      	b.n	8002c26 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	4a13      	ldr	r2, [pc, #76]	; (8002c40 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d903      	bls.n	8002c00 <HAL_ETH_SetMDIOClockRange+0x64>
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4a12      	ldr	r2, [pc, #72]	; (8002c44 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d911      	bls.n	8002c24 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	4a10      	ldr	r2, [pc, #64]	; (8002c44 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d908      	bls.n	8002c1a <HAL_ETH_SetMDIOClockRange+0x7e>
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	4a0f      	ldr	r2, [pc, #60]	; (8002c48 <HAL_ETH_SetMDIOClockRange+0xac>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d804      	bhi.n	8002c1a <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	e005      	b.n	8002c26 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	e000      	b.n	8002c26 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8002c24:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68fa      	ldr	r2, [r7, #12]
 8002c2c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8002c30:	bf00      	nop
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	01312cff 	.word	0x01312cff
 8002c3c:	02160ebf 	.word	0x02160ebf
 8002c40:	039386ff 	.word	0x039386ff
 8002c44:	05f5e0ff 	.word	0x05f5e0ff
 8002c48:	08f0d17f 	.word	0x08f0d17f

08002c4c <ETH_SetMACConfig>:
/**
  * @}
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8002c5e:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	791b      	ldrb	r3, [r3, #4]
 8002c64:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8002c66:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	7b1b      	ldrb	r3, [r3, #12]
 8002c6c:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002c6e:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	7b5b      	ldrb	r3, [r3, #13]
 8002c74:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002c76:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	7b9b      	ldrb	r3, [r3, #14]
 8002c7c:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002c7e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	7bdb      	ldrb	r3, [r3, #15]
 8002c84:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002c86:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002c88:	683a      	ldr	r2, [r7, #0]
 8002c8a:	7c12      	ldrb	r2, [r2, #16]
 8002c8c:	2a00      	cmp	r2, #0
 8002c8e:	d102      	bne.n	8002c96 <ETH_SetMACConfig+0x4a>
 8002c90:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002c94:	e000      	b.n	8002c98 <ETH_SetMACConfig+0x4c>
 8002c96:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002c98:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002c9a:	683a      	ldr	r2, [r7, #0]
 8002c9c:	7c52      	ldrb	r2, [r2, #17]
 8002c9e:	2a00      	cmp	r2, #0
 8002ca0:	d102      	bne.n	8002ca8 <ETH_SetMACConfig+0x5c>
 8002ca2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ca6:	e000      	b.n	8002caa <ETH_SetMACConfig+0x5e>
 8002ca8:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002caa:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	7c9b      	ldrb	r3, [r3, #18]
 8002cb0:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002cb2:	431a      	orrs	r2, r3
                                macconf->Speed |
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8002cb8:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8002cbe:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	7f1b      	ldrb	r3, [r3, #28]
 8002cc4:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8002cc6:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	7f5b      	ldrb	r3, [r3, #29]
 8002ccc:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8002cce:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	7f92      	ldrb	r2, [r2, #30]
 8002cd4:	2a00      	cmp	r2, #0
 8002cd6:	d102      	bne.n	8002cde <ETH_SetMACConfig+0x92>
 8002cd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cdc:	e000      	b.n	8002ce0 <ETH_SetMACConfig+0x94>
 8002cde:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8002ce0:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	7fdb      	ldrb	r3, [r3, #31]
 8002ce6:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8002ce8:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8002cea:	683a      	ldr	r2, [r7, #0]
 8002cec:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002cf0:	2a00      	cmp	r2, #0
 8002cf2:	d102      	bne.n	8002cfa <ETH_SetMACConfig+0xae>
 8002cf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cf8:	e000      	b.n	8002cfc <ETH_SetMACConfig+0xb0>
 8002cfa:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8002cfc:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8002d02:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002d0a:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8002d0c:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8002d12:	4313      	orrs	r3, r2
 8002d14:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	4b56      	ldr	r3, [pc, #344]	; (8002e78 <ETH_SetMACConfig+0x22c>)
 8002d1e:	4013      	ands	r3, r2
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	68f9      	ldr	r1, [r7, #12]
 8002d26:	430b      	orrs	r3, r1
 8002d28:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d2e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d36:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8002d38:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d40:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8002d42:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002d4a:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8002d4c:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8002d4e:	683a      	ldr	r2, [r7, #0]
 8002d50:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8002d54:	2a00      	cmp	r2, #0
 8002d56:	d102      	bne.n	8002d5e <ETH_SetMACConfig+0x112>
 8002d58:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d5c:	e000      	b.n	8002d60 <ETH_SetMACConfig+0x114>
 8002d5e:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8002d60:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8002d66:	4313      	orrs	r3, r2
 8002d68:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	4b42      	ldr	r3, [pc, #264]	; (8002e7c <ETH_SetMACConfig+0x230>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	6812      	ldr	r2, [r2, #0]
 8002d78:	68f9      	ldr	r1, [r7, #12]
 8002d7a:	430b      	orrs	r3, r1
 8002d7c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d84:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	4b3a      	ldr	r3, [pc, #232]	; (8002e80 <ETH_SetMACConfig+0x234>)
 8002d96:	4013      	ands	r3, r2
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	68f9      	ldr	r1, [r7, #12]
 8002d9e:	430b      	orrs	r3, r1
 8002da0:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002da8:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002dae:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002db6:	2a00      	cmp	r2, #0
 8002db8:	d101      	bne.n	8002dbe <ETH_SetMACConfig+0x172>
 8002dba:	2280      	movs	r2, #128	; 0x80
 8002dbc:	e000      	b.n	8002dc0 <ETH_SetMACConfig+0x174>
 8002dbe:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002dc0:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc6:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002dd2:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6812      	ldr	r2, [r2, #0]
 8002ddc:	68f9      	ldr	r1, [r7, #12]
 8002dde:	430b      	orrs	r3, r1
 8002de0:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8002de8:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002df0:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002df2:	4313      	orrs	r3, r2
 8002df4:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dfe:	f023 0103 	bic.w	r1, r3, #3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8002e16:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	430a      	orrs	r2, r1
 8002e24:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8002e32:	2a00      	cmp	r2, #0
 8002e34:	d101      	bne.n	8002e3a <ETH_SetMACConfig+0x1ee>
 8002e36:	2240      	movs	r2, #64	; 0x40
 8002e38:	e000      	b.n	8002e3c <ETH_SetMACConfig+0x1f0>
 8002e3a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8002e3c:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8002e44:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002e46:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8002e4e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8002e50:	4313      	orrs	r3, r2
 8002e52:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8002e5c:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	430a      	orrs	r2, r1
 8002e68:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8002e6c:	bf00      	nop
 8002e6e:	3714      	adds	r7, #20
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	00048083 	.word	0x00048083
 8002e7c:	c0f88000 	.word	0xc0f88000
 8002e80:	fffffef0 	.word	0xfffffef0

08002e84 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	4b38      	ldr	r3, [pc, #224]	; (8002f7c <ETH_SetDMAConfig+0xf8>)
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	6812      	ldr	r2, [r2, #0]
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	6809      	ldr	r1, [r1, #0]
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8002eaa:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	791b      	ldrb	r3, [r3, #4]
 8002eb0:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002eb6:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	7b1b      	ldrb	r3, [r3, #12]
 8002ebc:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	f241 0304 	movw	r3, #4100	; 0x1004
 8002eca:	4413      	add	r3, r2
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	4b2c      	ldr	r3, [pc, #176]	; (8002f80 <ETH_SetDMAConfig+0xfc>)
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6811      	ldr	r1, [r2, #0]
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	f241 0304 	movw	r3, #4100	; 0x1004
 8002ede:	440b      	add	r3, r1
 8002ee0:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	7b5b      	ldrb	r3, [r3, #13]
 8002ee6:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002eec:	4313      	orrs	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	4b22      	ldr	r3, [pc, #136]	; (8002f84 <ETH_SetDMAConfig+0x100>)
 8002efc:	4013      	ands	r3, r2
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6811      	ldr	r1, [r2, #0]
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	431a      	orrs	r2, r3
 8002f06:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8002f0a:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	7d1b      	ldrb	r3, [r3, #20]
 8002f14:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8002f16:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	7f5b      	ldrb	r3, [r3, #29]
 8002f1c:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	f241 1304 	movw	r3, #4356	; 0x1104
 8002f2a:	4413      	add	r3, r2
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	4b16      	ldr	r3, [pc, #88]	; (8002f88 <ETH_SetDMAConfig+0x104>)
 8002f30:	4013      	ands	r3, r2
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6811      	ldr	r1, [r2, #0]
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	431a      	orrs	r2, r3
 8002f3a:	f241 1304 	movw	r3, #4356	; 0x1104
 8002f3e:	440b      	add	r3, r1
 8002f40:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	7f1b      	ldrb	r3, [r3, #28]
 8002f46:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	f241 1308 	movw	r3, #4360	; 0x1108
 8002f58:	4413      	add	r3, r2
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	4b0b      	ldr	r3, [pc, #44]	; (8002f8c <ETH_SetDMAConfig+0x108>)
 8002f5e:	4013      	ands	r3, r2
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6811      	ldr	r1, [r2, #0]
 8002f64:	68fa      	ldr	r2, [r7, #12]
 8002f66:	431a      	orrs	r2, r3
 8002f68:	f241 1308 	movw	r3, #4360	; 0x1108
 8002f6c:	440b      	add	r3, r1
 8002f6e:	601a      	str	r2, [r3, #0]
}
 8002f70:	bf00      	nop
 8002f72:	3714      	adds	r7, #20
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	ffff87fd 	.word	0xffff87fd
 8002f80:	ffff2ffe 	.word	0xffff2ffe
 8002f84:	fffec000 	.word	0xfffec000
 8002f88:	ffc0efef 	.word	0xffc0efef
 8002f8c:	7fc0ffff 	.word	0x7fc0ffff

08002f90 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b0a4      	sub	sp, #144	; 0x90
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002fcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fd0:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8002fe8:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8002fec:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8002ffe:	2300      	movs	r3, #0
 8003000:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8003004:	2300      	movs	r3, #0
 8003006:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800300a:	2300      	movs	r3, #0
 800300c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800300e:	2300      	movs	r3, #0
 8003010:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8003012:	2300      	movs	r3, #0
 8003014:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8003016:	2300      	movs	r3, #0
 8003018:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800301c:	2300      	movs	r3, #0
 800301e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8003022:	2301      	movs	r3, #1
 8003024:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003028:	2320      	movs	r3, #32
 800302a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800302e:	2301      	movs	r3, #1
 8003030:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8003034:	2300      	movs	r3, #0
 8003036:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800303a:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800303e:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003040:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003044:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8003046:	2300      	movs	r3, #0
 8003048:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800304c:	2302      	movs	r3, #2
 800304e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003052:	2300      	movs	r3, #0
 8003054:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003058:	2300      	movs	r3, #0
 800305a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800305e:	2300      	movs	r3, #0
 8003060:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8003064:	2301      	movs	r3, #1
 8003066:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800306a:	2300      	movs	r3, #0
 800306c:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800306e:	2301      	movs	r3, #1
 8003070:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003074:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003078:	4619      	mov	r1, r3
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff fde6 	bl	8002c4c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003080:	2301      	movs	r3, #1
 8003082:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003084:	2301      	movs	r3, #1
 8003086:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003088:	2300      	movs	r3, #0
 800308a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 800308c:	2300      	movs	r3, #0
 800308e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8003092:	2300      	movs	r3, #0
 8003094:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8003096:	2300      	movs	r3, #0
 8003098:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800309a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800309e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80030a0:	2300      	movs	r3, #0
 80030a2:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80030a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030a8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80030aa:	2300      	movs	r3, #0
 80030ac:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 80030b0:	f44f 7306 	mov.w	r3, #536	; 0x218
 80030b4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80030b6:	f107 0308 	add.w	r3, r7, #8
 80030ba:	4619      	mov	r1, r3
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7ff fee1 	bl	8002e84 <ETH_SetDMAConfig>
}
 80030c2:	bf00      	nop
 80030c4:	3790      	adds	r7, #144	; 0x90
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
	...

080030cc <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80030dc:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80030e4:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80030e6:	f001 fe05 	bl	8004cf4 <HAL_RCC_GetHCLKFreq>
 80030ea:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	4a1e      	ldr	r2, [pc, #120]	; (8003168 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d908      	bls.n	8003106 <ETH_MAC_MDIO_ClkConfig+0x3a>
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	4a1d      	ldr	r2, [pc, #116]	; (800316c <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d804      	bhi.n	8003106 <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003102:	60fb      	str	r3, [r7, #12]
 8003104:	e027      	b.n	8003156 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	4a18      	ldr	r2, [pc, #96]	; (800316c <ETH_MAC_MDIO_ClkConfig+0xa0>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d908      	bls.n	8003120 <ETH_MAC_MDIO_ClkConfig+0x54>
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	4a17      	ldr	r2, [pc, #92]	; (8003170 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d804      	bhi.n	8003120 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800311c:	60fb      	str	r3, [r7, #12]
 800311e:	e01a      	b.n	8003156 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	4a13      	ldr	r2, [pc, #76]	; (8003170 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d903      	bls.n	8003130 <ETH_MAC_MDIO_ClkConfig+0x64>
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	4a12      	ldr	r2, [pc, #72]	; (8003174 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d911      	bls.n	8003154 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	4a10      	ldr	r2, [pc, #64]	; (8003174 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d908      	bls.n	800314a <ETH_MAC_MDIO_ClkConfig+0x7e>
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	4a0f      	ldr	r2, [pc, #60]	; (8003178 <ETH_MAC_MDIO_ClkConfig+0xac>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d804      	bhi.n	800314a <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	e005      	b.n	8003156 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	e000      	b.n	8003156 <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8003154:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8003160:	bf00      	nop
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	01312cff 	.word	0x01312cff
 800316c:	02160ebf 	.word	0x02160ebf
 8003170:	039386ff 	.word	0x039386ff
 8003174:	05f5e0ff 	.word	0x05f5e0ff
 8003178:	08f0d17f 	.word	0x08f0d17f

0800317c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003184:	2300      	movs	r3, #0
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	e01d      	b.n	80031c6 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	68d9      	ldr	r1, [r3, #12]
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	4613      	mov	r3, r2
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	4413      	add	r3, r2
 8003196:	00db      	lsls	r3, r3, #3
 8003198:	440b      	add	r3, r1
 800319a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2200      	movs	r2, #0
 80031a6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2200      	movs	r2, #0
 80031ac:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	2200      	movs	r2, #0
 80031b2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	3206      	adds	r2, #6
 80031bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	3301      	adds	r3, #1
 80031c4:	60fb      	str	r3, [r7, #12]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2b03      	cmp	r3, #3
 80031ca:	d9de      	bls.n	800318a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	f241 132c 	movw	r3, #4396	; 0x112c
 80031da:	4413      	add	r3, r2
 80031dc:	2203      	movs	r2, #3
 80031de:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68d9      	ldr	r1, [r3, #12]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	f241 1314 	movw	r3, #4372	; 0x1114
 80031ec:	4413      	add	r3, r2
 80031ee:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68da      	ldr	r2, [r3, #12]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80031fc:	601a      	str	r2, [r3, #0]
}
 80031fe:	bf00      	nop
 8003200:	3714      	adds	r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800320a:	b480      	push	{r7}
 800320c:	b085      	sub	sp, #20
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003212:	2300      	movs	r3, #0
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	e024      	b.n	8003262 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6919      	ldr	r1, [r3, #16]
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	4613      	mov	r3, r2
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	4413      	add	r3, r2
 8003224:	00db      	lsls	r3, r3, #3
 8003226:	440b      	add	r3, r1
 8003228:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	2200      	movs	r2, #0
 800322e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	2200      	movs	r2, #0
 8003234:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	2200      	movs	r2, #0
 800323a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	2200      	movs	r2, #0
 8003240:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	2200      	movs	r2, #0
 8003246:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	2200      	movs	r2, #0
 800324c:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800324e:	68ba      	ldr	r2, [r7, #8]
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	330a      	adds	r3, #10
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	440b      	add	r3, r1
 800325a:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	3301      	adds	r3, #1
 8003260:	60fb      	str	r3, [r7, #12]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2b03      	cmp	r3, #3
 8003266:	d9d7      	bls.n	8003218 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	f241 1330 	movw	r3, #4400	; 0x1130
 800328e:	4413      	add	r3, r2
 8003290:	2203      	movs	r2, #3
 8003292:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6919      	ldr	r1, [r3, #16]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	f241 131c 	movw	r3, #4380	; 0x111c
 80032a0:	4413      	add	r3, r2
 80032a2:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (((uint32_t)(ETH_RX_DESC_CNT - 1))*sizeof(ETH_DMADescTypeDef)))));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	f503 61d8 	add.w	r1, r3, #1728	; 0x6c0
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	f241 1328 	movw	r3, #4392	; 0x1128
 80032b4:	4413      	add	r3, r2
 80032b6:	6019      	str	r1, [r3, #0]
}
 80032b8:	bf00      	nop
 80032ba:	3714      	adds	r7, #20
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b08d      	sub	sp, #52	; 0x34
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	3318      	adds	r3, #24
 80032d4:	61bb      	str	r3, [r7, #24]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	617b      	str	r3, [r7, #20]
  uint32_t descnbr = 0, idx;
 80032e2:	2300      	movs	r3, #0
 80032e4:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ee:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	61fb      	str	r3, [r7, #28]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80032f6:	6a3b      	ldr	r3, [r7, #32]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80032fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003302:	d101      	bne.n	8003308 <ETH_Prepare_Tx_Descriptors+0x44>
  {
    return HAL_ETH_ERROR_BUSY;
 8003304:	2302      	movs	r3, #2
 8003306:	e223      	b.n	8003750 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	d044      	beq.n	800339e <ETH_Prepare_Tx_Descriptors+0xda>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8003314:	6a3b      	ldr	r3, [r7, #32]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	4b72      	ldr	r3, [pc, #456]	; (80034e4 <ETH_Prepare_Tx_Descriptors+0x220>)
 800331a:	4013      	ands	r3, r2
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003320:	431a      	orrs	r2, r3
 8003322:	6a3b      	ldr	r3, [r7, #32]
 8003324:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8003326:	6a3b      	ldr	r3, [r7, #32]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800332e:	6a3b      	ldr	r3, [r7, #32]
 8003330:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003340:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0308 	and.w	r3, r3, #8
 800334a:	2b00      	cmp	r3, #0
 800334c:	d027      	beq.n	800339e <ETH_Prepare_Tx_Descriptors+0xda>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800334e:	6a3b      	ldr	r3, [r7, #32]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	b29a      	uxth	r2, r3
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003358:	041b      	lsls	r3, r3, #16
 800335a:	431a      	orrs	r2, r3
 800335c:	6a3b      	ldr	r3, [r7, #32]
 800335e:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003368:	6a3b      	ldr	r3, [r7, #32]
 800336a:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 800336c:	6a3b      	ldr	r3, [r7, #32]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003378:	431a      	orrs	r2, r3
 800337a:	6a3b      	ldr	r3, [r7, #32]
 800337c:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800338c:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800339c:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segementation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00e      	beq.n	80033c8 <ETH_Prepare_Tx_Descriptors+0x104>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	4b4e      	ldr	r3, [pc, #312]	; (80034e8 <ETH_Prepare_Tx_Descriptors+0x224>)
 80033b0:	4013      	ands	r3, r2
 80033b2:	68ba      	ldr	r2, [r7, #8]
 80033b4:	6992      	ldr	r2, [r2, #24]
 80033b6:	431a      	orrs	r2, r3
 80033b8:	6a3b      	ldr	r3, [r7, #32]
 80033ba:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80033bc:	6a3b      	ldr	r3, [r7, #32]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80033c4:	6a3b      	ldr	r3, [r7, #32]
 80033c6:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d105      	bne.n	80033e0 <ETH_Prepare_Tx_Descriptors+0x11c>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0310 	and.w	r3, r3, #16
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d030      	beq.n	8003442 <ETH_Prepare_Tx_Descriptors+0x17e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 80033e0:	6a3b      	ldr	r3, [r7, #32]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80033e8:	6a3b      	ldr	r3, [r7, #32]
 80033ea:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80033ec:	6a3b      	ldr	r3, [r7, #32]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80033f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033fa:	3301      	adds	r3, #1
 80033fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003400:	2b03      	cmp	r3, #3
 8003402:	d902      	bls.n	800340a <ETH_Prepare_Tx_Descriptors+0x146>
 8003404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003406:	3b04      	subs	r3, #4
 8003408:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800340e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003412:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 8003414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003416:	3301      	adds	r3, #1
 8003418:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800341a:	6a3b      	ldr	r3, [r7, #32]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003422:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003426:	d10c      	bne.n	8003442 <ETH_Prepare_Tx_Descriptors+0x17e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003430:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8003432:	6a3b      	ldr	r3, [r7, #32]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800343a:	6a3b      	ldr	r3, [r7, #32]
 800343c:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800343e:	2302      	movs	r3, #2
 8003440:	e186      	b.n	8003750 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8003442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003444:	3301      	adds	r3, #1
 8003446:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	461a      	mov	r2, r3
 800344e:	6a3b      	ldr	r3, [r7, #32]
 8003450:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8003452:	6a3b      	ldr	r3, [r7, #32]
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	4b24      	ldr	r3, [pc, #144]	; (80034e8 <ETH_Prepare_Tx_Descriptors+0x224>)
 8003458:	4013      	ands	r3, r2
 800345a:	69fa      	ldr	r2, [r7, #28]
 800345c:	6852      	ldr	r2, [r2, #4]
 800345e:	431a      	orrs	r2, r3
 8003460:	6a3b      	ldr	r3, [r7, #32]
 8003462:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d012      	beq.n	8003492 <ETH_Prepare_Tx_Descriptors+0x1ce>
  {
    txbuffer = txbuffer->next;
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	461a      	mov	r2, r3
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800347c:	6a3b      	ldr	r3, [r7, #32]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	4b1a      	ldr	r3, [pc, #104]	; (80034ec <ETH_Prepare_Tx_Descriptors+0x228>)
 8003482:	4013      	ands	r3, r2
 8003484:	69fa      	ldr	r2, [r7, #28]
 8003486:	6852      	ldr	r2, [r2, #4]
 8003488:	0412      	lsls	r2, r2, #16
 800348a:	431a      	orrs	r2, r3
 800348c:	6a3b      	ldr	r3, [r7, #32]
 800348e:	609a      	str	r2, [r3, #8]
 8003490:	e008      	b.n	80034a4 <ETH_Prepare_Tx_Descriptors+0x1e0>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003492:	6a3b      	ldr	r3, [r7, #32]
 8003494:	2200      	movs	r2, #0
 8003496:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8003498:	6a3b      	ldr	r3, [r7, #32]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	4b13      	ldr	r3, [pc, #76]	; (80034ec <ETH_Prepare_Tx_Descriptors+0x228>)
 800349e:	4013      	ands	r3, r2
 80034a0:	6a3a      	ldr	r2, [r7, #32]
 80034a2:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0310 	and.w	r3, r3, #16
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d021      	beq.n	80034f4 <ETH_Prepare_Tx_Descriptors+0x230>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 80034b0:	6a3b      	ldr	r3, [r7, #32]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	04db      	lsls	r3, r3, #19
 80034be:	431a      	orrs	r2, r3
 80034c0:	6a3b      	ldr	r3, [r7, #32]
 80034c2:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80034c4:	6a3b      	ldr	r3, [r7, #32]
 80034c6:	68da      	ldr	r2, [r3, #12]
 80034c8:	4b09      	ldr	r3, [pc, #36]	; (80034f0 <ETH_Prepare_Tx_Descriptors+0x22c>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	69d2      	ldr	r2, [r2, #28]
 80034d0:	431a      	orrs	r2, r3
 80034d2:	6a3b      	ldr	r3, [r7, #32]
 80034d4:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80034d6:	6a3b      	ldr	r3, [r7, #32]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	60da      	str	r2, [r3, #12]
 80034e2:	e02e      	b.n	8003542 <ETH_Prepare_Tx_Descriptors+0x27e>
 80034e4:	ffff0000 	.word	0xffff0000
 80034e8:	ffffc000 	.word	0xffffc000
 80034ec:	c000ffff 	.word	0xc000ffff
 80034f0:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80034f4:	6a3b      	ldr	r3, [r7, #32]
 80034f6:	68da      	ldr	r2, [r3, #12]
 80034f8:	4b98      	ldr	r3, [pc, #608]	; (800375c <ETH_Prepare_Tx_Descriptors+0x498>)
 80034fa:	4013      	ands	r3, r2
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	6852      	ldr	r2, [r2, #4]
 8003500:	431a      	orrs	r2, r3
 8003502:	6a3b      	ldr	r3, [r7, #32]
 8003504:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d008      	beq.n	8003524 <ETH_Prepare_Tx_Descriptors+0x260>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	431a      	orrs	r2, r3
 8003520:	6a3b      	ldr	r3, [r7, #32]
 8003522:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0320 	and.w	r3, r3, #32
 800352c:	2b00      	cmp	r3, #0
 800352e:	d008      	beq.n	8003542 <ETH_Prepare_Tx_Descriptors+0x27e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8003530:	6a3b      	ldr	r3, [r7, #32]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	691b      	ldr	r3, [r3, #16]
 800353c:	431a      	orrs	r2, r3
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0304 	and.w	r3, r3, #4
 800354a:	2b00      	cmp	r3, #0
 800354c:	d008      	beq.n	8003560 <ETH_Prepare_Tx_Descriptors+0x29c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	431a      	orrs	r2, r3
 800355c:	6a3b      	ldr	r3, [r7, #32]
 800355e:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8003560:	6a3b      	ldr	r3, [r7, #32]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003568:	6a3b      	ldr	r3, [r7, #32]
 800356a:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800356c:	6a3b      	ldr	r3, [r7, #32]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8003578:	6a3b      	ldr	r3, [r7, #32]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 80c0 	beq.w	8003712 <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8003592:	6a3b      	ldr	r3, [r7, #32]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	431a      	orrs	r2, r3
 80035a0:	6a3b      	ldr	r3, [r7, #32]
 80035a2:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is splitted into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80035a4:	e0b5      	b.n	8003712 <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80035a6:	6a3b      	ldr	r3, [r7, #32]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80035b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b4:	3301      	adds	r3, #1
 80035b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ba:	2b03      	cmp	r3, #3
 80035bc:	d902      	bls.n	80035c4 <ETH_Prepare_Tx_Descriptors+0x300>
 80035be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035c0:	3b04      	subs	r3, #4
 80035c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035cc:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80035d6:	6a3b      	ldr	r3, [r7, #32]
 80035d8:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80035e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035e6:	d126      	bne.n	8003636 <ETH_Prepare_Tx_Descriptors+0x372>
    {
      descidx = firstdescidx;
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035f4:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 80035f6:	2300      	movs	r3, #0
 80035f8:	627b      	str	r3, [r7, #36]	; 0x24
 80035fa:	e016      	b.n	800362a <ETH_Prepare_Tx_Descriptors+0x366>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80035fc:	6a3b      	ldr	r3, [r7, #32]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003604:	6a3b      	ldr	r3, [r7, #32]
 8003606:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800360a:	3301      	adds	r3, #1
 800360c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800360e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003610:	2b03      	cmp	r3, #3
 8003612:	d902      	bls.n	800361a <ETH_Prepare_Tx_Descriptors+0x356>
 8003614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003616:	3b04      	subs	r3, #4
 8003618:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800361e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003622:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 8003624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003626:	3301      	adds	r3, #1
 8003628:	627b      	str	r3, [r7, #36]	; 0x24
 800362a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800362c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362e:	429a      	cmp	r2, r3
 8003630:	d3e4      	bcc.n	80035fc <ETH_Prepare_Tx_Descriptors+0x338>
      }

      return HAL_ETH_ERROR_BUSY;
 8003632:	2302      	movs	r3, #2
 8003634:	e08c      	b.n	8003750 <ETH_Prepare_Tx_Descriptors+0x48c>
    }

    descnbr += 1U;
 8003636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003638:	3301      	adds	r3, #1
 800363a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = (struct __ETH_BufferTypeDef *)txbuffer->next;
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	461a      	mov	r2, r3
 8003648:	6a3b      	ldr	r3, [r7, #32]
 800364a:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800364c:	6a3b      	ldr	r3, [r7, #32]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	4b43      	ldr	r3, [pc, #268]	; (8003760 <ETH_Prepare_Tx_Descriptors+0x49c>)
 8003652:	4013      	ands	r3, r2
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	6852      	ldr	r2, [r2, #4]
 8003658:	431a      	orrs	r2, r3
 800365a:	6a3b      	ldr	r3, [r7, #32]
 800365c:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d012      	beq.n	800368c <ETH_Prepare_Tx_Descriptors+0x3c8>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = (struct __ETH_BufferTypeDef *)txbuffer->next;
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	461a      	mov	r2, r3
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	4b3a      	ldr	r3, [pc, #232]	; (8003764 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 800367c:	4013      	ands	r3, r2
 800367e:	69fa      	ldr	r2, [r7, #28]
 8003680:	6852      	ldr	r2, [r2, #4]
 8003682:	0412      	lsls	r2, r2, #16
 8003684:	431a      	orrs	r2, r3
 8003686:	6a3b      	ldr	r3, [r7, #32]
 8003688:	609a      	str	r2, [r3, #8]
 800368a:	e008      	b.n	800369e <ETH_Prepare_Tx_Descriptors+0x3da>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 800368c:	6a3b      	ldr	r3, [r7, #32]
 800368e:	2200      	movs	r2, #0
 8003690:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	4b33      	ldr	r3, [pc, #204]	; (8003764 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8003698:	4013      	ands	r3, r2
 800369a:	6a3a      	ldr	r2, [r7, #32]
 800369c:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0310 	and.w	r3, r3, #16
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00f      	beq.n	80036ca <ETH_Prepare_Tx_Descriptors+0x406>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	68da      	ldr	r2, [r3, #12]
 80036ae:	4b2e      	ldr	r3, [pc, #184]	; (8003768 <ETH_Prepare_Tx_Descriptors+0x4a4>)
 80036b0:	4013      	ands	r3, r2
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	69d2      	ldr	r2, [r2, #28]
 80036b6:	431a      	orrs	r2, r3
 80036b8:	6a3b      	ldr	r3, [r7, #32]
 80036ba:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80036bc:	6a3b      	ldr	r3, [r7, #32]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80036c4:	6a3b      	ldr	r3, [r7, #32]
 80036c6:	60da      	str	r2, [r3, #12]
 80036c8:	e017      	b.n	80036fa <ETH_Prepare_Tx_Descriptors+0x436>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80036ca:	6a3b      	ldr	r3, [r7, #32]
 80036cc:	68da      	ldr	r2, [r3, #12]
 80036ce:	4b23      	ldr	r3, [pc, #140]	; (800375c <ETH_Prepare_Tx_Descriptors+0x498>)
 80036d0:	4013      	ands	r3, r2
 80036d2:	68ba      	ldr	r2, [r7, #8]
 80036d4:	6852      	ldr	r2, [r2, #4]
 80036d6:	431a      	orrs	r2, r3
 80036d8:	6a3b      	ldr	r3, [r7, #32]
 80036da:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d008      	beq.n	80036fa <ETH_Prepare_Tx_Descriptors+0x436>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80036e8:	6a3b      	ldr	r3, [r7, #32]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	431a      	orrs	r2, r3
 80036f6:	6a3b      	ldr	r3, [r7, #32]
 80036f8:	60da      	str	r2, [r3, #12]
      }
    }

    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80036fa:	6a3b      	ldr	r3, [r7, #32]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003702:	6a3b      	ldr	r3, [r7, #32]
 8003704:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8003706:	6a3b      	ldr	r3, [r7, #32]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800370e:	6a3b      	ldr	r3, [r7, #32]
 8003710:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	2b00      	cmp	r3, #0
 8003718:	f47f af45 	bne.w	80035a6 <ETH_Prepare_Tx_Descriptors+0x2e2>
  }

  if(ItMode != ((uint32_t)RESET))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d006      	beq.n	8003730 <ETH_Prepare_Tx_Descriptors+0x46c>
  {
    /* Set Interrupt on completition bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003722:	6a3b      	ldr	r3, [r7, #32]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800372a:	6a3b      	ldr	r3, [r7, #32]
 800372c:	609a      	str	r2, [r3, #8]
 800372e:	e005      	b.n	800373c <ETH_Prepare_Tx_Descriptors+0x478>
  }
  else
  {
    /* Clear Interrupt on completition bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003730:	6a3b      	ldr	r3, [r7, #32]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003738:	6a3b      	ldr	r3, [r7, #32]
 800373a:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003744:	6a3b      	ldr	r3, [r7, #32]
 8003746:	60da      	str	r2, [r3, #12]

  dmatxdesclist->CurTxDesc = descidx;
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800374c:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3734      	adds	r7, #52	; 0x34
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	ffff8000 	.word	0xffff8000
 8003760:	ffffc000 	.word	0xffffc000
 8003764:	c000ffff 	.word	0xc000ffff
 8003768:	fffc0000 	.word	0xfffc0000

0800376c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800376c:	b480      	push	{r7}
 800376e:	b089      	sub	sp, #36	; 0x24
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003776:	2300      	movs	r3, #0
 8003778:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800377a:	4b89      	ldr	r3, [pc, #548]	; (80039a0 <HAL_GPIO_Init+0x234>)
 800377c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800377e:	e194      	b.n	8003aaa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	2101      	movs	r1, #1
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	fa01 f303 	lsl.w	r3, r1, r3
 800378c:	4013      	ands	r3, r2
 800378e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 8186 	beq.w	8003aa4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b01      	cmp	r3, #1
 800379e:	d00b      	beq.n	80037b8 <HAL_GPIO_Init+0x4c>
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d007      	beq.n	80037b8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037ac:	2b11      	cmp	r3, #17
 80037ae:	d003      	beq.n	80037b8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	2b12      	cmp	r3, #18
 80037b6:	d130      	bne.n	800381a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	2203      	movs	r2, #3
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43db      	mvns	r3, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4313      	orrs	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037ee:	2201      	movs	r2, #1
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43db      	mvns	r3, r3
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	4013      	ands	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	091b      	lsrs	r3, r3, #4
 8003804:	f003 0201 	and.w	r2, r3, #1
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	fa02 f303 	lsl.w	r3, r2, r3
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	4313      	orrs	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	69ba      	ldr	r2, [r7, #24]
 8003818:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	2203      	movs	r2, #3
 8003826:	fa02 f303 	lsl.w	r3, r2, r3
 800382a:	43db      	mvns	r3, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	4013      	ands	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	689a      	ldr	r2, [r3, #8]
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	005b      	lsls	r3, r3, #1
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	4313      	orrs	r3, r2
 8003842:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	2b02      	cmp	r3, #2
 8003850:	d003      	beq.n	800385a <HAL_GPIO_Init+0xee>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	2b12      	cmp	r3, #18
 8003858:	d123      	bne.n	80038a2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	08da      	lsrs	r2, r3, #3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	3208      	adds	r2, #8
 8003862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003866:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	220f      	movs	r2, #15
 8003872:	fa02 f303 	lsl.w	r3, r2, r3
 8003876:	43db      	mvns	r3, r3
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	4013      	ands	r3, r2
 800387c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	691a      	ldr	r2, [r3, #16]
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	f003 0307 	and.w	r3, r3, #7
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4313      	orrs	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	08da      	lsrs	r2, r3, #3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3208      	adds	r2, #8
 800389c:	69b9      	ldr	r1, [r7, #24]
 800389e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	2203      	movs	r2, #3
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	4013      	ands	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f003 0203 	and.w	r2, r3, #3
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f000 80e0 	beq.w	8003aa4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038e4:	4b2f      	ldr	r3, [pc, #188]	; (80039a4 <HAL_GPIO_Init+0x238>)
 80038e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80038ea:	4a2e      	ldr	r2, [pc, #184]	; (80039a4 <HAL_GPIO_Init+0x238>)
 80038ec:	f043 0302 	orr.w	r3, r3, #2
 80038f0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80038f4:	4b2b      	ldr	r3, [pc, #172]	; (80039a4 <HAL_GPIO_Init+0x238>)
 80038f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	60fb      	str	r3, [r7, #12]
 8003900:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003902:	4a29      	ldr	r2, [pc, #164]	; (80039a8 <HAL_GPIO_Init+0x23c>)
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	089b      	lsrs	r3, r3, #2
 8003908:	3302      	adds	r3, #2
 800390a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800390e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	220f      	movs	r2, #15
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	43db      	mvns	r3, r3
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	4013      	ands	r3, r2
 8003924:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a20      	ldr	r2, [pc, #128]	; (80039ac <HAL_GPIO_Init+0x240>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d052      	beq.n	80039d4 <HAL_GPIO_Init+0x268>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a1f      	ldr	r2, [pc, #124]	; (80039b0 <HAL_GPIO_Init+0x244>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d031      	beq.n	800399a <HAL_GPIO_Init+0x22e>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a1e      	ldr	r2, [pc, #120]	; (80039b4 <HAL_GPIO_Init+0x248>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d02b      	beq.n	8003996 <HAL_GPIO_Init+0x22a>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a1d      	ldr	r2, [pc, #116]	; (80039b8 <HAL_GPIO_Init+0x24c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d025      	beq.n	8003992 <HAL_GPIO_Init+0x226>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a1c      	ldr	r2, [pc, #112]	; (80039bc <HAL_GPIO_Init+0x250>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d01f      	beq.n	800398e <HAL_GPIO_Init+0x222>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a1b      	ldr	r2, [pc, #108]	; (80039c0 <HAL_GPIO_Init+0x254>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d019      	beq.n	800398a <HAL_GPIO_Init+0x21e>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a1a      	ldr	r2, [pc, #104]	; (80039c4 <HAL_GPIO_Init+0x258>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d013      	beq.n	8003986 <HAL_GPIO_Init+0x21a>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a19      	ldr	r2, [pc, #100]	; (80039c8 <HAL_GPIO_Init+0x25c>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d00d      	beq.n	8003982 <HAL_GPIO_Init+0x216>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a18      	ldr	r2, [pc, #96]	; (80039cc <HAL_GPIO_Init+0x260>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d007      	beq.n	800397e <HAL_GPIO_Init+0x212>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a17      	ldr	r2, [pc, #92]	; (80039d0 <HAL_GPIO_Init+0x264>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d101      	bne.n	800397a <HAL_GPIO_Init+0x20e>
 8003976:	2309      	movs	r3, #9
 8003978:	e02d      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 800397a:	230a      	movs	r3, #10
 800397c:	e02b      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 800397e:	2308      	movs	r3, #8
 8003980:	e029      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 8003982:	2307      	movs	r3, #7
 8003984:	e027      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 8003986:	2306      	movs	r3, #6
 8003988:	e025      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 800398a:	2305      	movs	r3, #5
 800398c:	e023      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 800398e:	2304      	movs	r3, #4
 8003990:	e021      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 8003992:	2303      	movs	r3, #3
 8003994:	e01f      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 8003996:	2302      	movs	r3, #2
 8003998:	e01d      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 800399a:	2301      	movs	r3, #1
 800399c:	e01b      	b.n	80039d6 <HAL_GPIO_Init+0x26a>
 800399e:	bf00      	nop
 80039a0:	58000080 	.word	0x58000080
 80039a4:	58024400 	.word	0x58024400
 80039a8:	58000400 	.word	0x58000400
 80039ac:	58020000 	.word	0x58020000
 80039b0:	58020400 	.word	0x58020400
 80039b4:	58020800 	.word	0x58020800
 80039b8:	58020c00 	.word	0x58020c00
 80039bc:	58021000 	.word	0x58021000
 80039c0:	58021400 	.word	0x58021400
 80039c4:	58021800 	.word	0x58021800
 80039c8:	58021c00 	.word	0x58021c00
 80039cc:	58022000 	.word	0x58022000
 80039d0:	58022400 	.word	0x58022400
 80039d4:	2300      	movs	r3, #0
 80039d6:	69fa      	ldr	r2, [r7, #28]
 80039d8:	f002 0203 	and.w	r2, r2, #3
 80039dc:	0092      	lsls	r2, r2, #2
 80039de:	4093      	lsls	r3, r2
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039e6:	4938      	ldr	r1, [pc, #224]	; (8003ac8 <HAL_GPIO_Init+0x35c>)
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	089b      	lsrs	r3, r3, #2
 80039ec:	3302      	adds	r3, #2
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	43db      	mvns	r3, r3
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4013      	ands	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d003      	beq.n	8003a18 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	43db      	mvns	r3, r3
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	43db      	mvns	r3, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4013      	ands	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003a6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	43db      	mvns	r3, r3
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4013      	ands	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d003      	beq.n	8003a9c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003a9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f47f ae63 	bne.w	8003780 <HAL_GPIO_Init+0x14>
  }
}
 8003aba:	bf00      	nop
 8003abc:	3724      	adds	r7, #36	; 0x24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	58000400 	.word	0x58000400

08003acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	807b      	strh	r3, [r7, #2]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003adc:	787b      	ldrb	r3, [r7, #1]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ae2:	887a      	ldrh	r2, [r7, #2]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003ae8:	e003      	b.n	8003af2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003aea:	887b      	ldrh	r3, [r7, #2]
 8003aec:	041a      	lsls	r2, r3, #16
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	619a      	str	r2, [r3, #24]
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
 8003b06:	460b      	mov	r3, r1
 8003b08:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	695a      	ldr	r2, [r3, #20]
 8003b0e:	887b      	ldrh	r3, [r7, #2]
 8003b10:	401a      	ands	r2, r3
 8003b12:	887b      	ldrh	r3, [r7, #2]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d104      	bne.n	8003b22 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003b18:	887b      	ldrh	r3, [r7, #2]
 8003b1a:	041a      	lsls	r2, r3, #16
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003b20:	e002      	b.n	8003b28 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003b22:	887a      	ldrh	r2, [r7, #2]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	619a      	str	r2, [r3, #24]
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003b3c:	4a08      	ldr	r2, [pc, #32]	; (8003b60 <HAL_HSEM_FastTake+0x2c>)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3320      	adds	r3, #32
 8003b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b46:	4a07      	ldr	r2, [pc, #28]	; (8003b64 <HAL_HSEM_FastTake+0x30>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d101      	bne.n	8003b50 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	e000      	b.n	8003b52 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	58026400 	.word	0x58026400
 8003b64:	80000300 	.word	0x80000300

08003b68 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003b72:	4906      	ldr	r1, [pc, #24]	; (8003b8c <HAL_HSEM_Release+0x24>)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	58026400 	.word	0x58026400

08003b90 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b92:	b08f      	sub	sp, #60	; 0x3c
 8003b94:	af0a      	add	r7, sp, #40	; 0x28
 8003b96:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d101      	bne.n	8003ba2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e116      	b.n	8003dd0 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d106      	bne.n	8003bc2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f7fd fbd1 	bl	8001364 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2203      	movs	r2, #3
 8003bc6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d102      	bne.n	8003bdc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4618      	mov	r0, r3
 8003be2:	f005 fbc5 	bl	8009370 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	603b      	str	r3, [r7, #0]
 8003bec:	687e      	ldr	r6, [r7, #4]
 8003bee:	466d      	mov	r5, sp
 8003bf0:	f106 0410 	add.w	r4, r6, #16
 8003bf4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bf6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bf8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bfc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003c00:	e885 0003 	stmia.w	r5, {r0, r1}
 8003c04:	1d33      	adds	r3, r6, #4
 8003c06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c08:	6838      	ldr	r0, [r7, #0]
 8003c0a:	f005 fb4f 	bl	80092ac <USB_CoreInit>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d005      	beq.n	8003c20 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2202      	movs	r2, #2
 8003c18:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e0d7      	b.n	8003dd0 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2100      	movs	r1, #0
 8003c26:	4618      	mov	r0, r3
 8003c28:	f005 fbb3 	bl	8009392 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	73fb      	strb	r3, [r7, #15]
 8003c30:	e04a      	b.n	8003cc8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c32:	7bfa      	ldrb	r2, [r7, #15]
 8003c34:	6879      	ldr	r1, [r7, #4]
 8003c36:	4613      	mov	r3, r2
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	440b      	add	r3, r1
 8003c40:	333d      	adds	r3, #61	; 0x3d
 8003c42:	2201      	movs	r2, #1
 8003c44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c46:	7bfa      	ldrb	r2, [r7, #15]
 8003c48:	6879      	ldr	r1, [r7, #4]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	1a9b      	subs	r3, r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	440b      	add	r3, r1
 8003c54:	333c      	adds	r3, #60	; 0x3c
 8003c56:	7bfa      	ldrb	r2, [r7, #15]
 8003c58:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c5a:	7bfa      	ldrb	r2, [r7, #15]
 8003c5c:	7bfb      	ldrb	r3, [r7, #15]
 8003c5e:	b298      	uxth	r0, r3
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	4613      	mov	r3, r2
 8003c64:	00db      	lsls	r3, r3, #3
 8003c66:	1a9b      	subs	r3, r3, r2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	440b      	add	r3, r1
 8003c6c:	3342      	adds	r3, #66	; 0x42
 8003c6e:	4602      	mov	r2, r0
 8003c70:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c72:	7bfa      	ldrb	r2, [r7, #15]
 8003c74:	6879      	ldr	r1, [r7, #4]
 8003c76:	4613      	mov	r3, r2
 8003c78:	00db      	lsls	r3, r3, #3
 8003c7a:	1a9b      	subs	r3, r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	440b      	add	r3, r1
 8003c80:	333f      	adds	r3, #63	; 0x3f
 8003c82:	2200      	movs	r2, #0
 8003c84:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003c86:	7bfa      	ldrb	r2, [r7, #15]
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	00db      	lsls	r3, r3, #3
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	440b      	add	r3, r1
 8003c94:	3344      	adds	r3, #68	; 0x44
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c9a:	7bfa      	ldrb	r2, [r7, #15]
 8003c9c:	6879      	ldr	r1, [r7, #4]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	00db      	lsls	r3, r3, #3
 8003ca2:	1a9b      	subs	r3, r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	440b      	add	r3, r1
 8003ca8:	3348      	adds	r3, #72	; 0x48
 8003caa:	2200      	movs	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003cae:	7bfa      	ldrb	r2, [r7, #15]
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	00db      	lsls	r3, r3, #3
 8003cb6:	1a9b      	subs	r3, r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	440b      	add	r3, r1
 8003cbc:	3350      	adds	r3, #80	; 0x50
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cc2:	7bfb      	ldrb	r3, [r7, #15]
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	73fb      	strb	r3, [r7, #15]
 8003cc8:	7bfa      	ldrb	r2, [r7, #15]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d3af      	bcc.n	8003c32 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	73fb      	strb	r3, [r7, #15]
 8003cd6:	e044      	b.n	8003d62 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003cd8:	7bfa      	ldrb	r2, [r7, #15]
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	1a9b      	subs	r3, r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	440b      	add	r3, r1
 8003ce6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003cea:	2200      	movs	r2, #0
 8003cec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003cee:	7bfa      	ldrb	r2, [r7, #15]
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	00db      	lsls	r3, r3, #3
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003d00:	7bfa      	ldrb	r2, [r7, #15]
 8003d02:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003d04:	7bfa      	ldrb	r2, [r7, #15]
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	4613      	mov	r3, r2
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	1a9b      	subs	r3, r3, r2
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	440b      	add	r3, r1
 8003d12:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003d16:	2200      	movs	r2, #0
 8003d18:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003d1a:	7bfa      	ldrb	r2, [r7, #15]
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	1a9b      	subs	r3, r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	440b      	add	r3, r1
 8003d28:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003d30:	7bfa      	ldrb	r2, [r7, #15]
 8003d32:	6879      	ldr	r1, [r7, #4]
 8003d34:	4613      	mov	r3, r2
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	1a9b      	subs	r3, r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	440b      	add	r3, r1
 8003d3e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003d42:	2200      	movs	r2, #0
 8003d44:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d46:	7bfa      	ldrb	r2, [r7, #15]
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	1a9b      	subs	r3, r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	440b      	add	r3, r1
 8003d54:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003d58:	2200      	movs	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	73fb      	strb	r3, [r7, #15]
 8003d62:	7bfa      	ldrb	r2, [r7, #15]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d3b5      	bcc.n	8003cd8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	603b      	str	r3, [r7, #0]
 8003d72:	687e      	ldr	r6, [r7, #4]
 8003d74:	466d      	mov	r5, sp
 8003d76:	f106 0410 	add.w	r4, r6, #16
 8003d7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d82:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d86:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d8a:	1d33      	adds	r3, r6, #4
 8003d8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d8e:	6838      	ldr	r0, [r7, #0]
 8003d90:	f005 fb2a 	bl	80093e8 <USB_DevInit>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d005      	beq.n	8003da6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e014      	b.n	8003dd0 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d102      	bne.n	8003dc4 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f80a 	bl	8003dd8 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f005 fccc 	bl	8009766 <USB_DevDisconnect>

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003dd8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e06:	4b05      	ldr	r3, [pc, #20]	; (8003e1c <HAL_PCDEx_ActivateLPM+0x44>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr
 8003e1c:	10000003 	.word	0x10000003

08003e20 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003e28:	4b29      	ldr	r3, [pc, #164]	; (8003ed0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	2b06      	cmp	r3, #6
 8003e32:	d00a      	beq.n	8003e4a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003e34:	4b26      	ldr	r3, [pc, #152]	; (8003ed0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d001      	beq.n	8003e46 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e040      	b.n	8003ec8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003e46:	2300      	movs	r3, #0
 8003e48:	e03e      	b.n	8003ec8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003e4a:	4b21      	ldr	r3, [pc, #132]	; (8003ed0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003e52:	491f      	ldr	r1, [pc, #124]	; (8003ed0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003e5a:	f7fd fcb5 	bl	80017c8 <HAL_GetTick>
 8003e5e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003e60:	e009      	b.n	8003e76 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003e62:	f7fd fcb1 	bl	80017c8 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e70:	d901      	bls.n	8003e76 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e028      	b.n	8003ec8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003e76:	4b16      	ldr	r3, [pc, #88]	; (8003ed0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e82:	d1ee      	bne.n	8003e62 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b1e      	cmp	r3, #30
 8003e88:	d008      	beq.n	8003e9c <HAL_PWREx_ConfigSupply+0x7c>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b2e      	cmp	r3, #46	; 0x2e
 8003e8e:	d005      	beq.n	8003e9c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b1d      	cmp	r3, #29
 8003e94:	d002      	beq.n	8003e9c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b2d      	cmp	r3, #45	; 0x2d
 8003e9a:	d114      	bne.n	8003ec6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003e9c:	f7fd fc94 	bl	80017c8 <HAL_GetTick>
 8003ea0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003ea2:	e009      	b.n	8003eb8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003ea4:	f7fd fc90 	bl	80017c8 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003eb2:	d901      	bls.n	8003eb8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e007      	b.n	8003ec8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003eb8:	4b05      	ldr	r3, [pc, #20]	; (8003ed0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ec4:	d1ee      	bne.n	8003ea4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	58024800 	.word	0x58024800

08003ed4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8003ed8:	4b05      	ldr	r3, [pc, #20]	; (8003ef0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	4a04      	ldr	r2, [pc, #16]	; (8003ef0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003ede:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ee2:	60d3      	str	r3, [r2, #12]
}
 8003ee4:	bf00      	nop
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	58024800 	.word	0x58024800

08003ef4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b08c      	sub	sp, #48	; 0x30
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e3c4      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 8087 	beq.w	8004022 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f14:	4ba2      	ldr	r3, [pc, #648]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003f1e:	4ba0      	ldr	r3, [pc, #640]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f22:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f26:	2b10      	cmp	r3, #16
 8003f28:	d007      	beq.n	8003f3a <HAL_RCC_OscConfig+0x46>
 8003f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f2c:	2b18      	cmp	r3, #24
 8003f2e:	d110      	bne.n	8003f52 <HAL_RCC_OscConfig+0x5e>
 8003f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d10b      	bne.n	8003f52 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f3a:	4b99      	ldr	r3, [pc, #612]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d06c      	beq.n	8004020 <HAL_RCC_OscConfig+0x12c>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d168      	bne.n	8004020 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e39e      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f5a:	d106      	bne.n	8003f6a <HAL_RCC_OscConfig+0x76>
 8003f5c:	4b90      	ldr	r3, [pc, #576]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a8f      	ldr	r2, [pc, #572]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f66:	6013      	str	r3, [r2, #0]
 8003f68:	e02e      	b.n	8003fc8 <HAL_RCC_OscConfig+0xd4>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d10c      	bne.n	8003f8c <HAL_RCC_OscConfig+0x98>
 8003f72:	4b8b      	ldr	r3, [pc, #556]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a8a      	ldr	r2, [pc, #552]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	4b88      	ldr	r3, [pc, #544]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a87      	ldr	r2, [pc, #540]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f88:	6013      	str	r3, [r2, #0]
 8003f8a:	e01d      	b.n	8003fc8 <HAL_RCC_OscConfig+0xd4>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f94:	d10c      	bne.n	8003fb0 <HAL_RCC_OscConfig+0xbc>
 8003f96:	4b82      	ldr	r3, [pc, #520]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a81      	ldr	r2, [pc, #516]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003f9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	4b7f      	ldr	r3, [pc, #508]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a7e      	ldr	r2, [pc, #504]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003fa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	e00b      	b.n	8003fc8 <HAL_RCC_OscConfig+0xd4>
 8003fb0:	4b7b      	ldr	r3, [pc, #492]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a7a      	ldr	r2, [pc, #488]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003fb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fba:	6013      	str	r3, [r2, #0]
 8003fbc:	4b78      	ldr	r3, [pc, #480]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a77      	ldr	r2, [pc, #476]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003fc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d013      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd0:	f7fd fbfa 	bl	80017c8 <HAL_GetTick>
 8003fd4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fd8:	f7fd fbf6 	bl	80017c8 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b64      	cmp	r3, #100	; 0x64
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e352      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003fea:	4b6d      	ldr	r3, [pc, #436]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d0f0      	beq.n	8003fd8 <HAL_RCC_OscConfig+0xe4>
 8003ff6:	e014      	b.n	8004022 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff8:	f7fd fbe6 	bl	80017c8 <HAL_GetTick>
 8003ffc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ffe:	e008      	b.n	8004012 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004000:	f7fd fbe2 	bl	80017c8 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b64      	cmp	r3, #100	; 0x64
 800400c:	d901      	bls.n	8004012 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e33e      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004012:	4b63      	ldr	r3, [pc, #396]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1f0      	bne.n	8004000 <HAL_RCC_OscConfig+0x10c>
 800401e:	e000      	b.n	8004022 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004020:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	f000 8092 	beq.w	8004154 <HAL_RCC_OscConfig+0x260>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004030:	4b5b      	ldr	r3, [pc, #364]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004038:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800403a:	4b59      	ldr	r3, [pc, #356]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 800403c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800403e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004040:	6a3b      	ldr	r3, [r7, #32]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d007      	beq.n	8004056 <HAL_RCC_OscConfig+0x162>
 8004046:	6a3b      	ldr	r3, [r7, #32]
 8004048:	2b18      	cmp	r3, #24
 800404a:	d12d      	bne.n	80040a8 <HAL_RCC_OscConfig+0x1b4>
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	f003 0303 	and.w	r3, r3, #3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d128      	bne.n	80040a8 <HAL_RCC_OscConfig+0x1b4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004056:	4b52      	ldr	r3, [pc, #328]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0304 	and.w	r3, r3, #4
 800405e:	2b00      	cmp	r3, #0
 8004060:	d005      	beq.n	800406e <HAL_RCC_OscConfig+0x17a>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e310      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800406e:	f7fd fbd9 	bl	8001824 <HAL_GetREVID>
 8004072:	4602      	mov	r2, r0
 8004074:	f241 0303 	movw	r3, #4099	; 0x1003
 8004078:	429a      	cmp	r2, r3
 800407a:	d80a      	bhi.n	8004092 <HAL_RCC_OscConfig+0x19e>
 800407c:	4b48      	ldr	r3, [pc, #288]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	691b      	ldr	r3, [r3, #16]
 8004088:	031b      	lsls	r3, r3, #12
 800408a:	4945      	ldr	r1, [pc, #276]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 800408c:	4313      	orrs	r3, r2
 800408e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004090:	e060      	b.n	8004154 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004092:	4b43      	ldr	r3, [pc, #268]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	061b      	lsls	r3, r3, #24
 80040a0:	493f      	ldr	r1, [pc, #252]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040a6:	e055      	b.n	8004154 <HAL_RCC_OscConfig+0x260>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d038      	beq.n	8004122 <HAL_RCC_OscConfig+0x22e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80040b0:	4b3b      	ldr	r3, [pc, #236]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f023 0219 	bic.w	r2, r3, #25
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	4938      	ldr	r1, [pc, #224]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c2:	f7fd fb81 	bl	80017c8 <HAL_GetTick>
 80040c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040c8:	e008      	b.n	80040dc <HAL_RCC_OscConfig+0x1e8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040ca:	f7fd fb7d 	bl	80017c8 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x1e8>
          {
            return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e2d9      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040dc:	4b30      	ldr	r3, [pc, #192]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0304 	and.w	r3, r3, #4
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0f0      	beq.n	80040ca <HAL_RCC_OscConfig+0x1d6>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e8:	f7fd fb9c 	bl	8001824 <HAL_GetREVID>
 80040ec:	4602      	mov	r2, r0
 80040ee:	f241 0303 	movw	r3, #4099	; 0x1003
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d80a      	bhi.n	800410c <HAL_RCC_OscConfig+0x218>
 80040f6:	4b2a      	ldr	r3, [pc, #168]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	031b      	lsls	r3, r3, #12
 8004104:	4926      	ldr	r1, [pc, #152]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8004106:	4313      	orrs	r3, r2
 8004108:	604b      	str	r3, [r1, #4]
 800410a:	e023      	b.n	8004154 <HAL_RCC_OscConfig+0x260>
 800410c:	4b24      	ldr	r3, [pc, #144]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	691b      	ldr	r3, [r3, #16]
 8004118:	061b      	lsls	r3, r3, #24
 800411a:	4921      	ldr	r1, [pc, #132]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 800411c:	4313      	orrs	r3, r2
 800411e:	604b      	str	r3, [r1, #4]
 8004120:	e018      	b.n	8004154 <HAL_RCC_OscConfig+0x260>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004122:	4b1f      	ldr	r3, [pc, #124]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a1e      	ldr	r2, [pc, #120]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8004128:	f023 0301 	bic.w	r3, r3, #1
 800412c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412e:	f7fd fb4b 	bl	80017c8 <HAL_GetTick>
 8004132:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004134:	e008      	b.n	8004148 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004136:	f7fd fb47 	bl	80017c8 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d901      	bls.n	8004148 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e2a3      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004148:	4b15      	ldr	r3, [pc, #84]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0304 	and.w	r3, r3, #4
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1f0      	bne.n	8004136 <HAL_RCC_OscConfig+0x242>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0310 	and.w	r3, r3, #16
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 8091 	beq.w	8004284 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004162:	4b0f      	ldr	r3, [pc, #60]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800416a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800416c:	4b0c      	ldr	r3, [pc, #48]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 800416e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004170:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	2b08      	cmp	r3, #8
 8004176:	d007      	beq.n	8004188 <HAL_RCC_OscConfig+0x294>
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	2b18      	cmp	r3, #24
 800417c:	d12f      	bne.n	80041de <HAL_RCC_OscConfig+0x2ea>
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	f003 0303 	and.w	r3, r3, #3
 8004184:	2b01      	cmp	r3, #1
 8004186:	d12a      	bne.n	80041de <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004188:	4b05      	ldr	r3, [pc, #20]	; (80041a0 <HAL_RCC_OscConfig+0x2ac>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004190:	2b00      	cmp	r3, #0
 8004192:	d007      	beq.n	80041a4 <HAL_RCC_OscConfig+0x2b0>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	69db      	ldr	r3, [r3, #28]
 8004198:	2b80      	cmp	r3, #128	; 0x80
 800419a:	d003      	beq.n	80041a4 <HAL_RCC_OscConfig+0x2b0>
      {
        return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e277      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
 80041a0:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041a4:	f7fd fb3e 	bl	8001824 <HAL_GetREVID>
 80041a8:	4602      	mov	r2, r0
 80041aa:	f241 0303 	movw	r3, #4099	; 0x1003
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d80a      	bhi.n	80041c8 <HAL_RCC_OscConfig+0x2d4>
 80041b2:	4ba2      	ldr	r3, [pc, #648]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a1b      	ldr	r3, [r3, #32]
 80041be:	069b      	lsls	r3, r3, #26
 80041c0:	499e      	ldr	r1, [pc, #632]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80041c6:	e05d      	b.n	8004284 <HAL_RCC_OscConfig+0x390>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041c8:	4b9c      	ldr	r3, [pc, #624]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	061b      	lsls	r3, r3, #24
 80041d6:	4999      	ldr	r1, [pc, #612]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80041dc:	e052      	b.n	8004284 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	69db      	ldr	r3, [r3, #28]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d035      	beq.n	8004252 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80041e6:	4b95      	ldr	r3, [pc, #596]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a94      	ldr	r2, [pc, #592]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80041ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f2:	f7fd fae9 	bl	80017c8 <HAL_GetTick>
 80041f6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80041f8:	e008      	b.n	800420c <HAL_RCC_OscConfig+0x318>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80041fa:	f7fd fae5 	bl	80017c8 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	2b02      	cmp	r3, #2
 8004206:	d901      	bls.n	800420c <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e241      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800420c:	4b8b      	ldr	r3, [pc, #556]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004214:	2b00      	cmp	r3, #0
 8004216:	d0f0      	beq.n	80041fa <HAL_RCC_OscConfig+0x306>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004218:	f7fd fb04 	bl	8001824 <HAL_GetREVID>
 800421c:	4602      	mov	r2, r0
 800421e:	f241 0303 	movw	r3, #4099	; 0x1003
 8004222:	429a      	cmp	r2, r3
 8004224:	d80a      	bhi.n	800423c <HAL_RCC_OscConfig+0x348>
 8004226:	4b85      	ldr	r3, [pc, #532]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	069b      	lsls	r3, r3, #26
 8004234:	4981      	ldr	r1, [pc, #516]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004236:	4313      	orrs	r3, r2
 8004238:	604b      	str	r3, [r1, #4]
 800423a:	e023      	b.n	8004284 <HAL_RCC_OscConfig+0x390>
 800423c:	4b7f      	ldr	r3, [pc, #508]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	061b      	lsls	r3, r3, #24
 800424a:	497c      	ldr	r1, [pc, #496]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800424c:	4313      	orrs	r3, r2
 800424e:	60cb      	str	r3, [r1, #12]
 8004250:	e018      	b.n	8004284 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004252:	4b7a      	ldr	r3, [pc, #488]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a79      	ldr	r2, [pc, #484]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004258:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800425c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800425e:	f7fd fab3 	bl	80017c8 <HAL_GetTick>
 8004262:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004264:	e008      	b.n	8004278 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004266:	f7fd faaf 	bl	80017c8 <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	2b02      	cmp	r3, #2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e20b      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004278:	4b70      	ldr	r3, [pc, #448]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1f0      	bne.n	8004266 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0308 	and.w	r3, r3, #8
 800428c:	2b00      	cmp	r3, #0
 800428e:	d036      	beq.n	80042fe <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d019      	beq.n	80042cc <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004298:	4b68      	ldr	r3, [pc, #416]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800429a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800429c:	4a67      	ldr	r2, [pc, #412]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800429e:	f043 0301 	orr.w	r3, r3, #1
 80042a2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a4:	f7fd fa90 	bl	80017c8 <HAL_GetTick>
 80042a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80042aa:	e008      	b.n	80042be <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042ac:	f7fd fa8c 	bl	80017c8 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e1e8      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80042be:	4b5f      	ldr	r3, [pc, #380]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80042c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d0f0      	beq.n	80042ac <HAL_RCC_OscConfig+0x3b8>
 80042ca:	e018      	b.n	80042fe <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042cc:	4b5b      	ldr	r3, [pc, #364]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80042ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042d0:	4a5a      	ldr	r2, [pc, #360]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80042d2:	f023 0301 	bic.w	r3, r3, #1
 80042d6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d8:	f7fd fa76 	bl	80017c8 <HAL_GetTick>
 80042dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042e0:	f7fd fa72 	bl	80017c8 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e1ce      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80042f2:	4b52      	ldr	r3, [pc, #328]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80042f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1f0      	bne.n	80042e0 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0320 	and.w	r3, r3, #32
 8004306:	2b00      	cmp	r3, #0
 8004308:	d036      	beq.n	8004378 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d019      	beq.n	8004346 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004312:	4b4a      	ldr	r3, [pc, #296]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a49      	ldr	r2, [pc, #292]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004318:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800431c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800431e:	f7fd fa53 	bl	80017c8 <HAL_GetTick>
 8004322:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004324:	e008      	b.n	8004338 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004326:	f7fd fa4f 	bl	80017c8 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e1ab      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004338:	4b40      	ldr	r3, [pc, #256]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d0f0      	beq.n	8004326 <HAL_RCC_OscConfig+0x432>
 8004344:	e018      	b.n	8004378 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004346:	4b3d      	ldr	r3, [pc, #244]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a3c      	ldr	r2, [pc, #240]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800434c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004350:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004352:	f7fd fa39 	bl	80017c8 <HAL_GetTick>
 8004356:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004358:	e008      	b.n	800436c <HAL_RCC_OscConfig+0x478>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800435a:	f7fd fa35 	bl	80017c8 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d901      	bls.n	800436c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e191      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800436c:	4b33      	ldr	r3, [pc, #204]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1f0      	bne.n	800435a <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0304 	and.w	r3, r3, #4
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 8086 	beq.w	8004492 <HAL_RCC_OscConfig+0x59e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004386:	4b2e      	ldr	r3, [pc, #184]	; (8004440 <HAL_RCC_OscConfig+0x54c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a2d      	ldr	r2, [pc, #180]	; (8004440 <HAL_RCC_OscConfig+0x54c>)
 800438c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004390:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004392:	f7fd fa19 	bl	80017c8 <HAL_GetTick>
 8004396:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004398:	e008      	b.n	80043ac <HAL_RCC_OscConfig+0x4b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800439a:	f7fd fa15 	bl	80017c8 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b64      	cmp	r3, #100	; 0x64
 80043a6:	d901      	bls.n	80043ac <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e171      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043ac:	4b24      	ldr	r3, [pc, #144]	; (8004440 <HAL_RCC_OscConfig+0x54c>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0f0      	beq.n	800439a <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d106      	bne.n	80043ce <HAL_RCC_OscConfig+0x4da>
 80043c0:	4b1e      	ldr	r3, [pc, #120]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80043c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043c4:	4a1d      	ldr	r2, [pc, #116]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80043c6:	f043 0301 	orr.w	r3, r3, #1
 80043ca:	6713      	str	r3, [r2, #112]	; 0x70
 80043cc:	e02d      	b.n	800442a <HAL_RCC_OscConfig+0x536>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10c      	bne.n	80043f0 <HAL_RCC_OscConfig+0x4fc>
 80043d6:	4b19      	ldr	r3, [pc, #100]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80043d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043da:	4a18      	ldr	r2, [pc, #96]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80043dc:	f023 0301 	bic.w	r3, r3, #1
 80043e0:	6713      	str	r3, [r2, #112]	; 0x70
 80043e2:	4b16      	ldr	r3, [pc, #88]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80043e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e6:	4a15      	ldr	r2, [pc, #84]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80043e8:	f023 0304 	bic.w	r3, r3, #4
 80043ec:	6713      	str	r3, [r2, #112]	; 0x70
 80043ee:	e01c      	b.n	800442a <HAL_RCC_OscConfig+0x536>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2b05      	cmp	r3, #5
 80043f6:	d10c      	bne.n	8004412 <HAL_RCC_OscConfig+0x51e>
 80043f8:	4b10      	ldr	r3, [pc, #64]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80043fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043fc:	4a0f      	ldr	r2, [pc, #60]	; (800443c <HAL_RCC_OscConfig+0x548>)
 80043fe:	f043 0304 	orr.w	r3, r3, #4
 8004402:	6713      	str	r3, [r2, #112]	; 0x70
 8004404:	4b0d      	ldr	r3, [pc, #52]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004408:	4a0c      	ldr	r2, [pc, #48]	; (800443c <HAL_RCC_OscConfig+0x548>)
 800440a:	f043 0301 	orr.w	r3, r3, #1
 800440e:	6713      	str	r3, [r2, #112]	; 0x70
 8004410:	e00b      	b.n	800442a <HAL_RCC_OscConfig+0x536>
 8004412:	4b0a      	ldr	r3, [pc, #40]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004416:	4a09      	ldr	r2, [pc, #36]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004418:	f023 0301 	bic.w	r3, r3, #1
 800441c:	6713      	str	r3, [r2, #112]	; 0x70
 800441e:	4b07      	ldr	r3, [pc, #28]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004422:	4a06      	ldr	r2, [pc, #24]	; (800443c <HAL_RCC_OscConfig+0x548>)
 8004424:	f023 0304 	bic.w	r3, r3, #4
 8004428:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d01a      	beq.n	8004468 <HAL_RCC_OscConfig+0x574>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004432:	f7fd f9c9 	bl	80017c8 <HAL_GetTick>
 8004436:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004438:	e00f      	b.n	800445a <HAL_RCC_OscConfig+0x566>
 800443a:	bf00      	nop
 800443c:	58024400 	.word	0x58024400
 8004440:	58024800 	.word	0x58024800
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004444:	f7fd f9c0 	bl	80017c8 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004452:	4293      	cmp	r3, r2
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x566>
        {
          return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e11a      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800445a:	4b8f      	ldr	r3, [pc, #572]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 800445c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d0ee      	beq.n	8004444 <HAL_RCC_OscConfig+0x550>
 8004466:	e014      	b.n	8004492 <HAL_RCC_OscConfig+0x59e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004468:	f7fd f9ae 	bl	80017c8 <HAL_GetTick>
 800446c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800446e:	e00a      	b.n	8004486 <HAL_RCC_OscConfig+0x592>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004470:	f7fd f9aa 	bl	80017c8 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	f241 3288 	movw	r2, #5000	; 0x1388
 800447e:	4293      	cmp	r3, r2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x592>
        {
          return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e104      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004486:	4b84      	ldr	r3, [pc, #528]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1ee      	bne.n	8004470 <HAL_RCC_OscConfig+0x57c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 80f9 	beq.w	800468e <HAL_RCC_OscConfig+0x79a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800449c:	4b7e      	ldr	r3, [pc, #504]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044a4:	2b18      	cmp	r3, #24
 80044a6:	f000 80b4 	beq.w	8004612 <HAL_RCC_OscConfig+0x71e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	f040 8095 	bne.w	80045de <HAL_RCC_OscConfig+0x6ea>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044b4:	4b78      	ldr	r3, [pc, #480]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a77      	ldr	r2, [pc, #476]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80044ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c0:	f7fd f982 	bl	80017c8 <HAL_GetTick>
 80044c4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80044c6:	e008      	b.n	80044da <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044c8:	f7fd f97e 	bl	80017c8 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e0da      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80044da:	4b6f      	ldr	r3, [pc, #444]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1f0      	bne.n	80044c8 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044e6:	4b6c      	ldr	r3, [pc, #432]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80044e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044ea:	4b6c      	ldr	r3, [pc, #432]	; (800469c <HAL_RCC_OscConfig+0x7a8>)
 80044ec:	4013      	ands	r3, r2
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80044f6:	0112      	lsls	r2, r2, #4
 80044f8:	430a      	orrs	r2, r1
 80044fa:	4967      	ldr	r1, [pc, #412]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	628b      	str	r3, [r1, #40]	; 0x28
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004504:	3b01      	subs	r3, #1
 8004506:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800450e:	3b01      	subs	r3, #1
 8004510:	025b      	lsls	r3, r3, #9
 8004512:	b29b      	uxth	r3, r3
 8004514:	431a      	orrs	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800451a:	3b01      	subs	r3, #1
 800451c:	041b      	lsls	r3, r3, #16
 800451e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004522:	431a      	orrs	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004528:	3b01      	subs	r3, #1
 800452a:	061b      	lsls	r3, r3, #24
 800452c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004530:	4959      	ldr	r1, [pc, #356]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004532:	4313      	orrs	r3, r2
 8004534:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8004536:	4b58      	ldr	r3, [pc, #352]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453a:	4a57      	ldr	r2, [pc, #348]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 800453c:	f023 0301 	bic.w	r3, r3, #1
 8004540:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004542:	4b55      	ldr	r3, [pc, #340]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004544:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004546:	4b56      	ldr	r3, [pc, #344]	; (80046a0 <HAL_RCC_OscConfig+0x7ac>)
 8004548:	4013      	ands	r3, r2
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800454e:	00d2      	lsls	r2, r2, #3
 8004550:	4951      	ldr	r1, [pc, #324]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004552:	4313      	orrs	r3, r2
 8004554:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004556:	4b50      	ldr	r3, [pc, #320]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455a:	f023 020c 	bic.w	r2, r3, #12
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	494d      	ldr	r1, [pc, #308]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004564:	4313      	orrs	r3, r2
 8004566:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004568:	4b4b      	ldr	r3, [pc, #300]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 800456a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800456c:	f023 0202 	bic.w	r2, r3, #2
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004574:	4948      	ldr	r1, [pc, #288]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004576:	4313      	orrs	r3, r2
 8004578:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800457a:	4b47      	ldr	r3, [pc, #284]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 800457c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457e:	4a46      	ldr	r2, [pc, #280]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004584:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004586:	4b44      	ldr	r3, [pc, #272]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458a:	4a43      	ldr	r2, [pc, #268]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 800458c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004590:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004592:	4b41      	ldr	r3, [pc, #260]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004596:	4a40      	ldr	r2, [pc, #256]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004598:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800459c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800459e:	4b3e      	ldr	r3, [pc, #248]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80045a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a2:	4a3d      	ldr	r2, [pc, #244]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80045a4:	f043 0301 	orr.w	r3, r3, #1
 80045a8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045aa:	4b3b      	ldr	r3, [pc, #236]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a3a      	ldr	r2, [pc, #232]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80045b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80045b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b6:	f7fd f907 	bl	80017c8 <HAL_GetTick>
 80045ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80045bc:	e008      	b.n	80045d0 <HAL_RCC_OscConfig+0x6dc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045be:	f7fd f903 	bl	80017c8 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d901      	bls.n	80045d0 <HAL_RCC_OscConfig+0x6dc>
          {
            return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e05f      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80045d0:	4b31      	ldr	r3, [pc, #196]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d0f0      	beq.n	80045be <HAL_RCC_OscConfig+0x6ca>
 80045dc:	e057      	b.n	800468e <HAL_RCC_OscConfig+0x79a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045de:	4b2e      	ldr	r3, [pc, #184]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a2d      	ldr	r2, [pc, #180]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 80045e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ea:	f7fd f8ed 	bl	80017c8 <HAL_GetTick>
 80045ee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80045f0:	e008      	b.n	8004604 <HAL_RCC_OscConfig+0x710>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045f2:	f7fd f8e9 	bl	80017c8 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x710>
          {
            return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e045      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004604:	4b24      	ldr	r3, [pc, #144]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1f0      	bne.n	80045f2 <HAL_RCC_OscConfig+0x6fe>
 8004610:	e03d      	b.n	800468e <HAL_RCC_OscConfig+0x79a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004612:	4b21      	ldr	r3, [pc, #132]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 8004614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004616:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004618:	4b1f      	ldr	r3, [pc, #124]	; (8004698 <HAL_RCC_OscConfig+0x7a4>)
 800461a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461c:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004622:	2b01      	cmp	r3, #1
 8004624:	d031      	beq.n	800468a <HAL_RCC_OscConfig+0x796>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	f003 0203 	and.w	r2, r3, #3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004630:	429a      	cmp	r2, r3
 8004632:	d12a      	bne.n	800468a <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	091b      	lsrs	r3, r3, #4
 8004638:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004640:	429a      	cmp	r2, r3
 8004642:	d122      	bne.n	800468a <HAL_RCC_OscConfig+0x796>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464e:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004650:	429a      	cmp	r2, r3
 8004652:	d11a      	bne.n	800468a <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	0a5b      	lsrs	r3, r3, #9
 8004658:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004660:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004662:	429a      	cmp	r2, r3
 8004664:	d111      	bne.n	800468a <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	0c1b      	lsrs	r3, r3, #16
 800466a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004672:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004674:	429a      	cmp	r2, r3
 8004676:	d108      	bne.n	800468a <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	0e1b      	lsrs	r3, r3, #24
 800467c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004684:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004686:	429a      	cmp	r2, r3
 8004688:	d001      	beq.n	800468e <HAL_RCC_OscConfig+0x79a>
      {
        return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e000      	b.n	8004690 <HAL_RCC_OscConfig+0x79c>
      }
    }
  }
  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3730      	adds	r7, #48	; 0x30
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	58024400 	.word	0x58024400
 800469c:	fffffc0c 	.word	0xfffffc0c
 80046a0:	ffff0007 	.word	0xffff0007

080046a4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b086      	sub	sp, #24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d101      	bne.n	80046b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e19c      	b.n	80049f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046b8:	4b8a      	ldr	r3, [pc, #552]	; (80048e4 <HAL_RCC_ClockConfig+0x240>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 030f 	and.w	r3, r3, #15
 80046c0:	683a      	ldr	r2, [r7, #0]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d910      	bls.n	80046e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c6:	4b87      	ldr	r3, [pc, #540]	; (80048e4 <HAL_RCC_ClockConfig+0x240>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f023 020f 	bic.w	r2, r3, #15
 80046ce:	4985      	ldr	r1, [pc, #532]	; (80048e4 <HAL_RCC_ClockConfig+0x240>)
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046d6:	4b83      	ldr	r3, [pc, #524]	; (80048e4 <HAL_RCC_ClockConfig+0x240>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 030f 	and.w	r3, r3, #15
 80046de:	683a      	ldr	r2, [r7, #0]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d001      	beq.n	80046e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e184      	b.n	80049f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0304 	and.w	r3, r3, #4
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d010      	beq.n	8004716 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	691a      	ldr	r2, [r3, #16]
 80046f8:	4b7b      	ldr	r3, [pc, #492]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004700:	429a      	cmp	r2, r3
 8004702:	d908      	bls.n	8004716 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004704:	4b78      	ldr	r3, [pc, #480]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	4975      	ldr	r1, [pc, #468]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004712:	4313      	orrs	r3, r2
 8004714:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0308 	and.w	r3, r3, #8
 800471e:	2b00      	cmp	r3, #0
 8004720:	d010      	beq.n	8004744 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	695a      	ldr	r2, [r3, #20]
 8004726:	4b70      	ldr	r3, [pc, #448]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004728:	69db      	ldr	r3, [r3, #28]
 800472a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800472e:	429a      	cmp	r2, r3
 8004730:	d908      	bls.n	8004744 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004732:	4b6d      	ldr	r3, [pc, #436]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	496a      	ldr	r1, [pc, #424]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004740:	4313      	orrs	r3, r2
 8004742:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0310 	and.w	r3, r3, #16
 800474c:	2b00      	cmp	r3, #0
 800474e:	d010      	beq.n	8004772 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	699a      	ldr	r2, [r3, #24]
 8004754:	4b64      	ldr	r3, [pc, #400]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800475c:	429a      	cmp	r2, r3
 800475e:	d908      	bls.n	8004772 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004760:	4b61      	ldr	r3, [pc, #388]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	495e      	ldr	r1, [pc, #376]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 800476e:	4313      	orrs	r3, r2
 8004770:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0320 	and.w	r3, r3, #32
 800477a:	2b00      	cmp	r3, #0
 800477c:	d010      	beq.n	80047a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69da      	ldr	r2, [r3, #28]
 8004782:	4b59      	ldr	r3, [pc, #356]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800478a:	429a      	cmp	r2, r3
 800478c:	d908      	bls.n	80047a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800478e:	4b56      	ldr	r3, [pc, #344]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	69db      	ldr	r3, [r3, #28]
 800479a:	4953      	ldr	r1, [pc, #332]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 800479c:	4313      	orrs	r3, r2
 800479e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0302 	and.w	r3, r3, #2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d010      	beq.n	80047ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	68da      	ldr	r2, [r3, #12]
 80047b0:	4b4d      	ldr	r3, [pc, #308]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	f003 030f 	and.w	r3, r3, #15
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d908      	bls.n	80047ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047bc:	4b4a      	ldr	r3, [pc, #296]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	f023 020f 	bic.w	r2, r3, #15
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	4947      	ldr	r1, [pc, #284]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 80047ca:	4313      	orrs	r3, r2
 80047cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0301 	and.w	r3, r3, #1
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d055      	beq.n	8004886 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80047da:	4b43      	ldr	r3, [pc, #268]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	4940      	ldr	r1, [pc, #256]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d107      	bne.n	8004804 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047f4:	4b3c      	ldr	r3, [pc, #240]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d121      	bne.n	8004844 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e0f6      	b.n	80049f2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	2b03      	cmp	r3, #3
 800480a:	d107      	bne.n	800481c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800480c:	4b36      	ldr	r3, [pc, #216]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d115      	bne.n	8004844 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e0ea      	b.n	80049f2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b01      	cmp	r3, #1
 8004822:	d107      	bne.n	8004834 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004824:	4b30      	ldr	r3, [pc, #192]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800482c:	2b00      	cmp	r3, #0
 800482e:	d109      	bne.n	8004844 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e0de      	b.n	80049f2 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004834:	4b2c      	ldr	r3, [pc, #176]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0304 	and.w	r3, r3, #4
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e0d6      	b.n	80049f2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004844:	4b28      	ldr	r3, [pc, #160]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004846:	691b      	ldr	r3, [r3, #16]
 8004848:	f023 0207 	bic.w	r2, r3, #7
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	4925      	ldr	r1, [pc, #148]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004852:	4313      	orrs	r3, r2
 8004854:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004856:	f7fc ffb7 	bl	80017c8 <HAL_GetTick>
 800485a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800485c:	e00a      	b.n	8004874 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800485e:	f7fc ffb3 	bl	80017c8 <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	f241 3288 	movw	r2, #5000	; 0x1388
 800486c:	4293      	cmp	r3, r2
 800486e:	d901      	bls.n	8004874 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e0be      	b.n	80049f2 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004874:	4b1c      	ldr	r3, [pc, #112]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	429a      	cmp	r2, r3
 8004884:	d1eb      	bne.n	800485e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b00      	cmp	r3, #0
 8004890:	d010      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	4b14      	ldr	r3, [pc, #80]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	f003 030f 	and.w	r3, r3, #15
 800489e:	429a      	cmp	r2, r3
 80048a0:	d208      	bcs.n	80048b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048a2:	4b11      	ldr	r3, [pc, #68]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	f023 020f 	bic.w	r2, r3, #15
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	490e      	ldr	r1, [pc, #56]	; (80048e8 <HAL_RCC_ClockConfig+0x244>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048b4:	4b0b      	ldr	r3, [pc, #44]	; (80048e4 <HAL_RCC_ClockConfig+0x240>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 030f 	and.w	r3, r3, #15
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d214      	bcs.n	80048ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c2:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <HAL_RCC_ClockConfig+0x240>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f023 020f 	bic.w	r2, r3, #15
 80048ca:	4906      	ldr	r1, [pc, #24]	; (80048e4 <HAL_RCC_ClockConfig+0x240>)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048d2:	4b04      	ldr	r3, [pc, #16]	; (80048e4 <HAL_RCC_ClockConfig+0x240>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 030f 	and.w	r3, r3, #15
 80048da:	683a      	ldr	r2, [r7, #0]
 80048dc:	429a      	cmp	r2, r3
 80048de:	d005      	beq.n	80048ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e086      	b.n	80049f2 <HAL_RCC_ClockConfig+0x34e>
 80048e4:	52002000 	.word	0x52002000
 80048e8:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0304 	and.w	r3, r3, #4
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d010      	beq.n	800491a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	691a      	ldr	r2, [r3, #16]
 80048fc:	4b3f      	ldr	r3, [pc, #252]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004904:	429a      	cmp	r2, r3
 8004906:	d208      	bcs.n	800491a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004908:	4b3c      	ldr	r3, [pc, #240]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 800490a:	699b      	ldr	r3, [r3, #24]
 800490c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	4939      	ldr	r1, [pc, #228]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 8004916:	4313      	orrs	r3, r2
 8004918:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0308 	and.w	r3, r3, #8
 8004922:	2b00      	cmp	r3, #0
 8004924:	d010      	beq.n	8004948 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	695a      	ldr	r2, [r3, #20]
 800492a:	4b34      	ldr	r3, [pc, #208]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004932:	429a      	cmp	r2, r3
 8004934:	d208      	bcs.n	8004948 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004936:	4b31      	ldr	r3, [pc, #196]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	492e      	ldr	r1, [pc, #184]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 8004944:	4313      	orrs	r3, r2
 8004946:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0310 	and.w	r3, r3, #16
 8004950:	2b00      	cmp	r3, #0
 8004952:	d010      	beq.n	8004976 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	699a      	ldr	r2, [r3, #24]
 8004958:	4b28      	ldr	r3, [pc, #160]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004960:	429a      	cmp	r2, r3
 8004962:	d208      	bcs.n	8004976 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004964:	4b25      	ldr	r3, [pc, #148]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 8004966:	69db      	ldr	r3, [r3, #28]
 8004968:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	4922      	ldr	r1, [pc, #136]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 8004972:	4313      	orrs	r3, r2
 8004974:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d010      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	69da      	ldr	r2, [r3, #28]
 8004986:	4b1d      	ldr	r3, [pc, #116]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800498e:	429a      	cmp	r2, r3
 8004990:	d208      	bcs.n	80049a4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004992:	4b1a      	ldr	r3, [pc, #104]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	69db      	ldr	r3, [r3, #28]
 800499e:	4917      	ldr	r1, [pc, #92]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80049a4:	f000 f834 	bl	8004a10 <HAL_RCC_GetSysClockFreq>
 80049a8:	4601      	mov	r1, r0
 80049aa:	4b14      	ldr	r3, [pc, #80]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	0a1b      	lsrs	r3, r3, #8
 80049b0:	f003 030f 	and.w	r3, r3, #15
 80049b4:	4a12      	ldr	r2, [pc, #72]	; (8004a00 <HAL_RCC_ClockConfig+0x35c>)
 80049b6:	5cd3      	ldrb	r3, [r2, r3]
 80049b8:	f003 031f 	and.w	r3, r3, #31
 80049bc:	fa21 f303 	lsr.w	r3, r1, r3
 80049c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80049c2:	4b0e      	ldr	r3, [pc, #56]	; (80049fc <HAL_RCC_ClockConfig+0x358>)
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	f003 030f 	and.w	r3, r3, #15
 80049ca:	4a0d      	ldr	r2, [pc, #52]	; (8004a00 <HAL_RCC_ClockConfig+0x35c>)
 80049cc:	5cd3      	ldrb	r3, [r2, r3]
 80049ce:	f003 031f 	and.w	r3, r3, #31
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	fa22 f303 	lsr.w	r3, r2, r3
 80049d8:	4a0a      	ldr	r2, [pc, #40]	; (8004a04 <HAL_RCC_ClockConfig+0x360>)
 80049da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80049dc:	4a0a      	ldr	r2, [pc, #40]	; (8004a08 <HAL_RCC_ClockConfig+0x364>)
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80049e2:	4b0a      	ldr	r3, [pc, #40]	; (8004a0c <HAL_RCC_ClockConfig+0x368>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7fc face 	bl	8000f88 <HAL_InitTick>
 80049ec:	4603      	mov	r3, r0
 80049ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80049f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3718      	adds	r7, #24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	58024400 	.word	0x58024400
 8004a00:	0801ce74 	.word	0x0801ce74
 8004a04:	20000004 	.word	0x20000004
 8004a08:	20000000 	.word	0x20000000
 8004a0c:	20000008 	.word	0x20000008

08004a10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b089      	sub	sp, #36	; 0x24
 8004a14:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a16:	4baf      	ldr	r3, [pc, #700]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004a18:	691b      	ldr	r3, [r3, #16]
 8004a1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a1e:	2b18      	cmp	r3, #24
 8004a20:	f200 814e 	bhi.w	8004cc0 <HAL_RCC_GetSysClockFreq+0x2b0>
 8004a24:	a201      	add	r2, pc, #4	; (adr r2, 8004a2c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2a:	bf00      	nop
 8004a2c:	08004a91 	.word	0x08004a91
 8004a30:	08004cc1 	.word	0x08004cc1
 8004a34:	08004cc1 	.word	0x08004cc1
 8004a38:	08004cc1 	.word	0x08004cc1
 8004a3c:	08004cc1 	.word	0x08004cc1
 8004a40:	08004cc1 	.word	0x08004cc1
 8004a44:	08004cc1 	.word	0x08004cc1
 8004a48:	08004cc1 	.word	0x08004cc1
 8004a4c:	08004ab7 	.word	0x08004ab7
 8004a50:	08004cc1 	.word	0x08004cc1
 8004a54:	08004cc1 	.word	0x08004cc1
 8004a58:	08004cc1 	.word	0x08004cc1
 8004a5c:	08004cc1 	.word	0x08004cc1
 8004a60:	08004cc1 	.word	0x08004cc1
 8004a64:	08004cc1 	.word	0x08004cc1
 8004a68:	08004cc1 	.word	0x08004cc1
 8004a6c:	08004abd 	.word	0x08004abd
 8004a70:	08004cc1 	.word	0x08004cc1
 8004a74:	08004cc1 	.word	0x08004cc1
 8004a78:	08004cc1 	.word	0x08004cc1
 8004a7c:	08004cc1 	.word	0x08004cc1
 8004a80:	08004cc1 	.word	0x08004cc1
 8004a84:	08004cc1 	.word	0x08004cc1
 8004a88:	08004cc1 	.word	0x08004cc1
 8004a8c:	08004ac3 	.word	0x08004ac3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a90:	4b90      	ldr	r3, [pc, #576]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0320 	and.w	r3, r3, #32
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d009      	beq.n	8004ab0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004a9c:	4b8d      	ldr	r3, [pc, #564]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	08db      	lsrs	r3, r3, #3
 8004aa2:	f003 0303 	and.w	r3, r3, #3
 8004aa6:	4a8c      	ldr	r2, [pc, #560]	; (8004cd8 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8004aac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004aae:	e10a      	b.n	8004cc6 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004ab0:	4b89      	ldr	r3, [pc, #548]	; (8004cd8 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004ab2:	61bb      	str	r3, [r7, #24]
    break;
 8004ab4:	e107      	b.n	8004cc6 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004ab6:	4b89      	ldr	r3, [pc, #548]	; (8004cdc <HAL_RCC_GetSysClockFreq+0x2cc>)
 8004ab8:	61bb      	str	r3, [r7, #24]
    break;
 8004aba:	e104      	b.n	8004cc6 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004abc:	4b88      	ldr	r3, [pc, #544]	; (8004ce0 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8004abe:	61bb      	str	r3, [r7, #24]
    break;
 8004ac0:	e101      	b.n	8004cc6 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ac2:	4b84      	ldr	r3, [pc, #528]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac6:	f003 0303 	and.w	r3, r3, #3
 8004aca:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004acc:	4b81      	ldr	r3, [pc, #516]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad0:	091b      	lsrs	r3, r3, #4
 8004ad2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ad6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004ad8:	4b7e      	ldr	r3, [pc, #504]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004ae2:	4b7c      	ldr	r3, [pc, #496]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae6:	08db      	lsrs	r3, r3, #3
 8004ae8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	fb02 f303 	mul.w	r3, r2, r3
 8004af2:	ee07 3a90 	vmov	s15, r3
 8004af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004afa:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f000 80da 	beq.w	8004cba <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d05a      	beq.n	8004bc2 <HAL_RCC_GetSysClockFreq+0x1b2>
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d302      	bcc.n	8004b16 <HAL_RCC_GetSysClockFreq+0x106>
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d078      	beq.n	8004c06 <HAL_RCC_GetSysClockFreq+0x1f6>
 8004b14:	e099      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b16:	4b6f      	ldr	r3, [pc, #444]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0320 	and.w	r3, r3, #32
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d02d      	beq.n	8004b7e <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004b22:	4b6c      	ldr	r3, [pc, #432]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	08db      	lsrs	r3, r3, #3
 8004b28:	f003 0303 	and.w	r3, r3, #3
 8004b2c:	4a6a      	ldr	r2, [pc, #424]	; (8004cd8 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004b2e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b32:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	ee07 3a90 	vmov	s15, r3
 8004b3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	ee07 3a90 	vmov	s15, r3
 8004b44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b4c:	4b61      	ldr	r3, [pc, #388]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b54:	ee07 3a90 	vmov	s15, r3
 8004b58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b5c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b60:	eddf 5a60 	vldr	s11, [pc, #384]	; 8004ce4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8004b64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b6c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b78:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8004b7c:	e087      	b.n	8004c8e <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	ee07 3a90 	vmov	s15, r3
 8004b84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b88:	eddf 6a57 	vldr	s13, [pc, #348]	; 8004ce8 <HAL_RCC_GetSysClockFreq+0x2d8>
 8004b8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b90:	4b50      	ldr	r3, [pc, #320]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b98:	ee07 3a90 	vmov	s15, r3
 8004b9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ba0:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ba4:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8004ce4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8004ba8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bb0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004bb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bbc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bc0:	e065      	b.n	8004c8e <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	ee07 3a90 	vmov	s15, r3
 8004bc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bcc:	eddf 6a47 	vldr	s13, [pc, #284]	; 8004cec <HAL_RCC_GetSysClockFreq+0x2dc>
 8004bd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bd4:	4b3f      	ldr	r3, [pc, #252]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bdc:	ee07 3a90 	vmov	s15, r3
 8004be0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004be4:	ed97 6a02 	vldr	s12, [r7, #8]
 8004be8:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8004ce4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8004bec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bf4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004bf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c00:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c04:	e043      	b.n	8004c8e <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	ee07 3a90 	vmov	s15, r3
 8004c0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c10:	eddf 6a37 	vldr	s13, [pc, #220]	; 8004cf0 <HAL_RCC_GetSysClockFreq+0x2e0>
 8004c14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c18:	4b2e      	ldr	r3, [pc, #184]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c20:	ee07 3a90 	vmov	s15, r3
 8004c24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c28:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c2c:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8004ce4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8004c30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c44:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c48:	e021      	b.n	8004c8e <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	ee07 3a90 	vmov	s15, r3
 8004c50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c54:	eddf 6a25 	vldr	s13, [pc, #148]	; 8004cec <HAL_RCC_GetSysClockFreq+0x2dc>
 8004c58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c5c:	4b1d      	ldr	r3, [pc, #116]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c64:	ee07 3a90 	vmov	s15, r3
 8004c68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c70:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8004ce4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8004c74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c7c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c88:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c8c:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004c8e:	4b11      	ldr	r3, [pc, #68]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c92:	0a5b      	lsrs	r3, r3, #9
 8004c94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c98:	3301      	adds	r3, #1
 8004c9a:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	ee07 3a90 	vmov	s15, r3
 8004ca2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ca6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004caa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cb2:	ee17 3a90 	vmov	r3, s15
 8004cb6:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004cb8:	e005      	b.n	8004cc6 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	61bb      	str	r3, [r7, #24]
    break;
 8004cbe:	e002      	b.n	8004cc6 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8004cc0:	4b06      	ldr	r3, [pc, #24]	; (8004cdc <HAL_RCC_GetSysClockFreq+0x2cc>)
 8004cc2:	61bb      	str	r3, [r7, #24]
    break;
 8004cc4:	bf00      	nop
  }

  return sysclockfreq;
 8004cc6:	69bb      	ldr	r3, [r7, #24]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3724      	adds	r7, #36	; 0x24
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	58024400 	.word	0x58024400
 8004cd8:	03d09000 	.word	0x03d09000
 8004cdc:	003d0900 	.word	0x003d0900
 8004ce0:	007a1200 	.word	0x007a1200
 8004ce4:	46000000 	.word	0x46000000
 8004ce8:	4c742400 	.word	0x4c742400
 8004cec:	4a742400 	.word	0x4a742400
 8004cf0:	4af42400 	.word	0x4af42400

08004cf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004cfa:	f7ff fe89 	bl	8004a10 <HAL_RCC_GetSysClockFreq>
 8004cfe:	4601      	mov	r1, r0
 8004d00:	4b10      	ldr	r3, [pc, #64]	; (8004d44 <HAL_RCC_GetHCLKFreq+0x50>)
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	0a1b      	lsrs	r3, r3, #8
 8004d06:	f003 030f 	and.w	r3, r3, #15
 8004d0a:	4a0f      	ldr	r2, [pc, #60]	; (8004d48 <HAL_RCC_GetHCLKFreq+0x54>)
 8004d0c:	5cd3      	ldrb	r3, [r2, r3]
 8004d0e:	f003 031f 	and.w	r3, r3, #31
 8004d12:	fa21 f303 	lsr.w	r3, r1, r3
 8004d16:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d18:	4b0a      	ldr	r3, [pc, #40]	; (8004d44 <HAL_RCC_GetHCLKFreq+0x50>)
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	f003 030f 	and.w	r3, r3, #15
 8004d20:	4a09      	ldr	r2, [pc, #36]	; (8004d48 <HAL_RCC_GetHCLKFreq+0x54>)
 8004d22:	5cd3      	ldrb	r3, [r2, r3]
 8004d24:	f003 031f 	and.w	r3, r3, #31
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d2e:	4a07      	ldr	r2, [pc, #28]	; (8004d4c <HAL_RCC_GetHCLKFreq+0x58>)
 8004d30:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d32:	4a07      	ldr	r2, [pc, #28]	; (8004d50 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004d38:	4b04      	ldr	r3, [pc, #16]	; (8004d4c <HAL_RCC_GetHCLKFreq+0x58>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3708      	adds	r7, #8
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	58024400 	.word	0x58024400
 8004d48:	0801ce74 	.word	0x0801ce74
 8004d4c:	20000004 	.word	0x20000004
 8004d50:	20000000 	.word	0x20000000

08004d54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004d58:	f7ff ffcc 	bl	8004cf4 <HAL_RCC_GetHCLKFreq>
 8004d5c:	4601      	mov	r1, r0
 8004d5e:	4b06      	ldr	r3, [pc, #24]	; (8004d78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d60:	69db      	ldr	r3, [r3, #28]
 8004d62:	091b      	lsrs	r3, r3, #4
 8004d64:	f003 0307 	and.w	r3, r3, #7
 8004d68:	4a04      	ldr	r2, [pc, #16]	; (8004d7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d6a:	5cd3      	ldrb	r3, [r2, r3]
 8004d6c:	f003 031f 	and.w	r3, r3, #31
 8004d70:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	58024400 	.word	0x58024400
 8004d7c:	0801ce74 	.word	0x0801ce74

08004d80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004d84:	f7ff ffb6 	bl	8004cf4 <HAL_RCC_GetHCLKFreq>
 8004d88:	4601      	mov	r1, r0
 8004d8a:	4b06      	ldr	r3, [pc, #24]	; (8004da4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d8c:	69db      	ldr	r3, [r3, #28]
 8004d8e:	0a1b      	lsrs	r3, r3, #8
 8004d90:	f003 0307 	and.w	r3, r3, #7
 8004d94:	4a04      	ldr	r2, [pc, #16]	; (8004da8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d96:	5cd3      	ldrb	r3, [r2, r3]
 8004d98:	f003 031f 	and.w	r3, r3, #31
 8004d9c:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	58024400 	.word	0x58024400
 8004da8:	0801ce74 	.word	0x0801ce74

08004dac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	223f      	movs	r2, #63	; 0x3f
 8004dba:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004dbc:	4b1a      	ldr	r3, [pc, #104]	; (8004e28 <HAL_RCC_GetClockConfig+0x7c>)
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	f003 0207 	and.w	r2, r3, #7
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004dc8:	4b17      	ldr	r3, [pc, #92]	; (8004e28 <HAL_RCC_GetClockConfig+0x7c>)
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004dd4:	4b14      	ldr	r3, [pc, #80]	; (8004e28 <HAL_RCC_GetClockConfig+0x7c>)
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	f003 020f 	and.w	r2, r3, #15
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004de0:	4b11      	ldr	r3, [pc, #68]	; (8004e28 <HAL_RCC_GetClockConfig+0x7c>)
 8004de2:	699b      	ldr	r3, [r3, #24]
 8004de4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004dec:	4b0e      	ldr	r3, [pc, #56]	; (8004e28 <HAL_RCC_GetClockConfig+0x7c>)
 8004dee:	69db      	ldr	r3, [r3, #28]
 8004df0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004df8:	4b0b      	ldr	r3, [pc, #44]	; (8004e28 <HAL_RCC_GetClockConfig+0x7c>)
 8004dfa:	69db      	ldr	r3, [r3, #28]
 8004dfc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004e04:	4b08      	ldr	r3, [pc, #32]	; (8004e28 <HAL_RCC_GetClockConfig+0x7c>)
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004e10:	4b06      	ldr	r3, [pc, #24]	; (8004e2c <HAL_RCC_GetClockConfig+0x80>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 020f 	and.w	r2, r3, #15
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	601a      	str	r2, [r3, #0]
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	58024400 	.word	0x58024400
 8004e2c:	52002000 	.word	0x52002000

08004e30 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b086      	sub	sp, #24
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e38:	2300      	movs	r3, #0
 8004e3a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d03d      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e54:	d013      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004e56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e5a:	d802      	bhi.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d007      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004e60:	e01f      	b.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004e62:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e66:	d013      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8004e68:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004e6c:	d01c      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004e6e:	e018      	b.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e70:	4baf      	ldr	r3, [pc, #700]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e74:	4aae      	ldr	r2, [pc, #696]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004e76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e7a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004e7c:	e015      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	3304      	adds	r3, #4
 8004e82:	2102      	movs	r1, #2
 8004e84:	4618      	mov	r0, r3
 8004e86:	f001 f95f 	bl	8006148 <RCCEx_PLL2_Config>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004e8e:	e00c      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	3324      	adds	r3, #36	; 0x24
 8004e94:	2102      	movs	r1, #2
 8004e96:	4618      	mov	r0, r3
 8004e98:	f001 fa08 	bl	80062ac <RCCEx_PLL3_Config>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004ea0:	e003      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	75fb      	strb	r3, [r7, #23]
      break;
 8004ea6:	e000      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004ea8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004eaa:	7dfb      	ldrb	r3, [r7, #23]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d109      	bne.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004eb0:	4b9f      	ldr	r3, [pc, #636]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004eb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ebc:	499c      	ldr	r1, [pc, #624]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	650b      	str	r3, [r1, #80]	; 0x50
 8004ec2:	e001      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec4:	7dfb      	ldrb	r3, [r7, #23]
 8004ec6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d03d      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed8:	2b04      	cmp	r3, #4
 8004eda:	d826      	bhi.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8004edc:	a201      	add	r2, pc, #4	; (adr r2, 8004ee4 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8004ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee2:	bf00      	nop
 8004ee4:	08004ef9 	.word	0x08004ef9
 8004ee8:	08004f07 	.word	0x08004f07
 8004eec:	08004f19 	.word	0x08004f19
 8004ef0:	08004f31 	.word	0x08004f31
 8004ef4:	08004f31 	.word	0x08004f31
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ef8:	4b8d      	ldr	r3, [pc, #564]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efc:	4a8c      	ldr	r2, [pc, #560]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004efe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f02:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004f04:	e015      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	3304      	adds	r3, #4
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f001 f91b 	bl	8006148 <RCCEx_PLL2_Config>
 8004f12:	4603      	mov	r3, r0
 8004f14:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004f16:	e00c      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	3324      	adds	r3, #36	; 0x24
 8004f1c:	2100      	movs	r1, #0
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f001 f9c4 	bl	80062ac <RCCEx_PLL3_Config>
 8004f24:	4603      	mov	r3, r0
 8004f26:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004f28:	e003      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	75fb      	strb	r3, [r7, #23]
      break;
 8004f2e:	e000      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8004f30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f32:	7dfb      	ldrb	r3, [r7, #23]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d109      	bne.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f38:	4b7d      	ldr	r3, [pc, #500]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f3c:	f023 0207 	bic.w	r2, r3, #7
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f44:	497a      	ldr	r1, [pc, #488]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	650b      	str	r3, [r1, #80]	; 0x50
 8004f4a:	e001      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f4c:	7dfb      	ldrb	r3, [r7, #23]
 8004f4e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d03e      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f60:	2b80      	cmp	r3, #128	; 0x80
 8004f62:	d01c      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8004f64:	2b80      	cmp	r3, #128	; 0x80
 8004f66:	d804      	bhi.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x142>
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d008      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004f6c:	2b40      	cmp	r3, #64	; 0x40
 8004f6e:	d00d      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004f70:	e01e      	b.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8004f72:	2bc0      	cmp	r3, #192	; 0xc0
 8004f74:	d01f      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004f76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f7a:	d01e      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004f7c:	e018      	b.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f7e:	4b6c      	ldr	r3, [pc, #432]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f82:	4a6b      	ldr	r2, [pc, #428]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f88:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004f8a:	e017      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	3304      	adds	r3, #4
 8004f90:	2100      	movs	r1, #0
 8004f92:	4618      	mov	r0, r3
 8004f94:	f001 f8d8 	bl	8006148 <RCCEx_PLL2_Config>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004f9c:	e00e      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	3324      	adds	r3, #36	; 0x24
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f001 f981 	bl	80062ac <RCCEx_PLL3_Config>
 8004faa:	4603      	mov	r3, r0
 8004fac:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004fae:	e005      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	75fb      	strb	r3, [r7, #23]
      break;
 8004fb4:	e002      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8004fb6:	bf00      	nop
 8004fb8:	e000      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8004fba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fbc:	7dfb      	ldrb	r3, [r7, #23]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d109      	bne.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004fc2:	4b5b      	ldr	r3, [pc, #364]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004fc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fc6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fce:	4958      	ldr	r1, [pc, #352]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	650b      	str	r3, [r1, #80]	; 0x50
 8004fd4:	e001      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fd6:	7dfb      	ldrb	r3, [r7, #23]
 8004fd8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d044      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004fec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ff0:	d01f      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004ff2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ff6:	d805      	bhi.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00a      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004ffc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005000:	d00e      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8005002:	e01f      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8005004:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005008:	d01f      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800500a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800500e:	d01e      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005010:	e018      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005012:	4b47      	ldr	r3, [pc, #284]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005016:	4a46      	ldr	r2, [pc, #280]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800501c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800501e:	e017      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	3304      	adds	r3, #4
 8005024:	2100      	movs	r1, #0
 8005026:	4618      	mov	r0, r3
 8005028:	f001 f88e 	bl	8006148 <RCCEx_PLL2_Config>
 800502c:	4603      	mov	r3, r0
 800502e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005030:	e00e      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	3324      	adds	r3, #36	; 0x24
 8005036:	2100      	movs	r1, #0
 8005038:	4618      	mov	r0, r3
 800503a:	f001 f937 	bl	80062ac <RCCEx_PLL3_Config>
 800503e:	4603      	mov	r3, r0
 8005040:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005042:	e005      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	75fb      	strb	r3, [r7, #23]
      break;
 8005048:	e002      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800504a:	bf00      	nop
 800504c:	e000      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800504e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005050:	7dfb      	ldrb	r3, [r7, #23]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10a      	bne.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005056:	4b36      	ldr	r3, [pc, #216]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800505a:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005064:	4932      	ldr	r1, [pc, #200]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005066:	4313      	orrs	r3, r2
 8005068:	658b      	str	r3, [r1, #88]	; 0x58
 800506a:	e001      	b.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800506c:	7dfb      	ldrb	r3, [r7, #23]
 800506e:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005078:	2b00      	cmp	r3, #0
 800507a:	d044      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005082:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005086:	d01f      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005088:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800508c:	d805      	bhi.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00a      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x278>
 8005092:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005096:	d00e      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005098:	e01f      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 800509a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800509e:	d01f      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80050a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050a4:	d01e      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80050a6:	e018      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050a8:	4b21      	ldr	r3, [pc, #132]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80050aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ac:	4a20      	ldr	r2, [pc, #128]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80050ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80050b4:	e017      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	3304      	adds	r3, #4
 80050ba:	2100      	movs	r1, #0
 80050bc:	4618      	mov	r0, r3
 80050be:	f001 f843 	bl	8006148 <RCCEx_PLL2_Config>
 80050c2:	4603      	mov	r3, r0
 80050c4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80050c6:	e00e      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	3324      	adds	r3, #36	; 0x24
 80050cc:	2100      	movs	r1, #0
 80050ce:	4618      	mov	r0, r3
 80050d0:	f001 f8ec 	bl	80062ac <RCCEx_PLL3_Config>
 80050d4:	4603      	mov	r3, r0
 80050d6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80050d8:	e005      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	75fb      	strb	r3, [r7, #23]
      break;
 80050de:	e002      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80050e0:	bf00      	nop
 80050e2:	e000      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80050e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050e6:	7dfb      	ldrb	r3, [r7, #23]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d10a      	bne.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80050ec:	4b10      	ldr	r3, [pc, #64]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80050ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050f0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80050fa:	490d      	ldr	r1, [pc, #52]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	658b      	str	r3, [r1, #88]	; 0x58
 8005100:	e001      	b.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005102:	7dfb      	ldrb	r3, [r7, #23]
 8005104:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d035      	beq.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005116:	2b10      	cmp	r3, #16
 8005118:	d00c      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x304>
 800511a:	2b10      	cmp	r3, #16
 800511c:	d802      	bhi.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 800511e:	2b00      	cmp	r3, #0
 8005120:	d01b      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8005122:	e017      	b.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8005124:	2b20      	cmp	r3, #32
 8005126:	d00c      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x312>
 8005128:	2b30      	cmp	r3, #48	; 0x30
 800512a:	d018      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x32e>
 800512c:	e012      	b.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800512e:	bf00      	nop
 8005130:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005134:	4baf      	ldr	r3, [pc, #700]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005138:	4aae      	ldr	r2, [pc, #696]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800513a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800513e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005140:	e00e      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3304      	adds	r3, #4
 8005146:	2102      	movs	r1, #2
 8005148:	4618      	mov	r0, r3
 800514a:	f000 fffd 	bl	8006148 <RCCEx_PLL2_Config>
 800514e:	4603      	mov	r3, r0
 8005150:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005152:	e005      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	75fb      	strb	r3, [r7, #23]
      break;
 8005158:	e002      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 800515a:	bf00      	nop
 800515c:	e000      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 800515e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005160:	7dfb      	ldrb	r3, [r7, #23]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d109      	bne.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005166:	4ba3      	ldr	r3, [pc, #652]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800516a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005172:	49a0      	ldr	r1, [pc, #640]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005174:	4313      	orrs	r3, r2
 8005176:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005178:	e001      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800517a:	7dfb      	ldrb	r3, [r7, #23]
 800517c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d042      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800518e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005192:	d01f      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8005194:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005198:	d805      	bhi.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00a      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
 800519e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051a2:	d00e      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x392>
 80051a4:	e01f      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 80051a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80051aa:	d01f      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80051ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051b0:	d01e      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80051b2:	e018      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051b4:	4b8f      	ldr	r3, [pc, #572]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80051b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b8:	4a8e      	ldr	r2, [pc, #568]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80051ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051be:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80051c0:	e017      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	3304      	adds	r3, #4
 80051c6:	2100      	movs	r1, #0
 80051c8:	4618      	mov	r0, r3
 80051ca:	f000 ffbd 	bl	8006148 <RCCEx_PLL2_Config>
 80051ce:	4603      	mov	r3, r0
 80051d0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80051d2:	e00e      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3324      	adds	r3, #36	; 0x24
 80051d8:	2100      	movs	r1, #0
 80051da:	4618      	mov	r0, r3
 80051dc:	f001 f866 	bl	80062ac <RCCEx_PLL3_Config>
 80051e0:	4603      	mov	r3, r0
 80051e2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80051e4:	e005      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	75fb      	strb	r3, [r7, #23]
      break;
 80051ea:	e002      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80051ec:	bf00      	nop
 80051ee:	e000      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80051f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051f2:	7dfb      	ldrb	r3, [r7, #23]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d109      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80051f8:	4b7e      	ldr	r3, [pc, #504]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80051fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051fc:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005204:	497b      	ldr	r1, [pc, #492]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005206:	4313      	orrs	r3, r2
 8005208:	650b      	str	r3, [r1, #80]	; 0x50
 800520a:	e001      	b.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800520c:	7dfb      	ldrb	r3, [r7, #23]
 800520e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d042      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005220:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005224:	d01b      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005226:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800522a:	d805      	bhi.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800522c:	2b00      	cmp	r3, #0
 800522e:	d022      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8005230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005234:	d00a      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005236:	e01b      	b.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8005238:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800523c:	d01d      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x44a>
 800523e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005242:	d01c      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8005244:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005248:	d01b      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x452>
 800524a:	e011      	b.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	3304      	adds	r3, #4
 8005250:	2101      	movs	r1, #1
 8005252:	4618      	mov	r0, r3
 8005254:	f000 ff78 	bl	8006148 <RCCEx_PLL2_Config>
 8005258:	4603      	mov	r3, r0
 800525a:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800525c:	e012      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	3324      	adds	r3, #36	; 0x24
 8005262:	2101      	movs	r1, #1
 8005264:	4618      	mov	r0, r3
 8005266:	f001 f821 	bl	80062ac <RCCEx_PLL3_Config>
 800526a:	4603      	mov	r3, r0
 800526c:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800526e:	e009      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	75fb      	strb	r3, [r7, #23]
      break;
 8005274:	e006      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005276:	bf00      	nop
 8005278:	e004      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800527a:	bf00      	nop
 800527c:	e002      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800527e:	bf00      	nop
 8005280:	e000      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005282:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005284:	7dfb      	ldrb	r3, [r7, #23]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d109      	bne.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800528a:	4b5a      	ldr	r3, [pc, #360]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800528c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800528e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005296:	4957      	ldr	r1, [pc, #348]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005298:	4313      	orrs	r3, r2
 800529a:	650b      	str	r3, [r1, #80]	; 0x50
 800529c:	e001      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800529e:	7dfb      	ldrb	r3, [r7, #23]
 80052a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d044      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80052b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052b8:	d01b      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80052ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052be:	d805      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x49c>
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d022      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80052c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80052c8:	d00a      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80052ca:	e01b      	b.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80052cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d0:	d01d      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80052d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052d6:	d01c      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 80052d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80052dc:	d01b      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80052de:	e011      	b.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	3304      	adds	r3, #4
 80052e4:	2101      	movs	r1, #1
 80052e6:	4618      	mov	r0, r3
 80052e8:	f000 ff2e 	bl	8006148 <RCCEx_PLL2_Config>
 80052ec:	4603      	mov	r3, r0
 80052ee:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80052f0:	e012      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	3324      	adds	r3, #36	; 0x24
 80052f6:	2101      	movs	r1, #1
 80052f8:	4618      	mov	r0, r3
 80052fa:	f000 ffd7 	bl	80062ac <RCCEx_PLL3_Config>
 80052fe:	4603      	mov	r3, r0
 8005300:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005302:	e009      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	75fb      	strb	r3, [r7, #23]
      break;
 8005308:	e006      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800530a:	bf00      	nop
 800530c:	e004      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800530e:	bf00      	nop
 8005310:	e002      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005312:	bf00      	nop
 8005314:	e000      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005316:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005318:	7dfb      	ldrb	r3, [r7, #23]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10a      	bne.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800531e:	4b35      	ldr	r3, [pc, #212]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005322:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800532c:	4931      	ldr	r1, [pc, #196]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800532e:	4313      	orrs	r3, r2
 8005330:	658b      	str	r3, [r1, #88]	; 0x58
 8005332:	e001      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005334:	7dfb      	ldrb	r3, [r7, #23]
 8005336:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d02d      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005348:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800534c:	d005      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800534e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005352:	d009      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8005354:	2b00      	cmp	r3, #0
 8005356:	d013      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8005358:	e00f      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800535a:	4b26      	ldr	r3, [pc, #152]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800535c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535e:	4a25      	ldr	r2, [pc, #148]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005364:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005366:	e00c      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	3304      	adds	r3, #4
 800536c:	2101      	movs	r1, #1
 800536e:	4618      	mov	r0, r3
 8005370:	f000 feea 	bl	8006148 <RCCEx_PLL2_Config>
 8005374:	4603      	mov	r3, r0
 8005376:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005378:	e003      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	75fb      	strb	r3, [r7, #23]
      break;
 800537e:	e000      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8005380:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005382:	7dfb      	ldrb	r3, [r7, #23]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d109      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005388:	4b1a      	ldr	r3, [pc, #104]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800538a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800538c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005394:	4917      	ldr	r1, [pc, #92]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005396:	4313      	orrs	r3, r2
 8005398:	650b      	str	r3, [r1, #80]	; 0x50
 800539a:	e001      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800539c:	7dfb      	ldrb	r3, [r7, #23]
 800539e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d035      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b0:	2b03      	cmp	r3, #3
 80053b2:	d81b      	bhi.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80053b4:	a201      	add	r2, pc, #4	; (adr r2, 80053bc <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 80053b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ba:	bf00      	nop
 80053bc:	080053f9 	.word	0x080053f9
 80053c0:	080053cd 	.word	0x080053cd
 80053c4:	080053db 	.word	0x080053db
 80053c8:	080053f9 	.word	0x080053f9
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053cc:	4b09      	ldr	r3, [pc, #36]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80053ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d0:	4a08      	ldr	r2, [pc, #32]	; (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80053d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80053d8:	e00f      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	3304      	adds	r3, #4
 80053de:	2102      	movs	r1, #2
 80053e0:	4618      	mov	r0, r3
 80053e2:	f000 feb1 	bl	8006148 <RCCEx_PLL2_Config>
 80053e6:	4603      	mov	r3, r0
 80053e8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80053ea:	e006      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	75fb      	strb	r3, [r7, #23]
      break;
 80053f0:	e003      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 80053f2:	bf00      	nop
 80053f4:	58024400 	.word	0x58024400
      break;
 80053f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053fa:	7dfb      	ldrb	r3, [r7, #23]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d109      	bne.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005400:	4bba      	ldr	r3, [pc, #744]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005404:	f023 0203 	bic.w	r2, r3, #3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540c:	49b7      	ldr	r1, [pc, #732]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800540e:	4313      	orrs	r3, r2
 8005410:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005412:	e001      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005414:	7dfb      	ldrb	r3, [r7, #23]
 8005416:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005420:	2b00      	cmp	r3, #0
 8005422:	f000 8086 	beq.w	8005532 <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005426:	4bb2      	ldr	r3, [pc, #712]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4ab1      	ldr	r2, [pc, #708]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 800542c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005430:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005432:	f7fc f9c9 	bl	80017c8 <HAL_GetTick>
 8005436:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005438:	e009      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800543a:	f7fc f9c5 	bl	80017c8 <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	2b64      	cmp	r3, #100	; 0x64
 8005446:	d902      	bls.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	75fb      	strb	r3, [r7, #23]
        break;
 800544c:	e005      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800544e:	4ba8      	ldr	r3, [pc, #672]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005456:	2b00      	cmp	r3, #0
 8005458:	d0ef      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 800545a:	7dfb      	ldrb	r3, [r7, #23]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d166      	bne.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005460:	4ba2      	ldr	r3, [pc, #648]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005462:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800546a:	4053      	eors	r3, r2
 800546c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005470:	2b00      	cmp	r3, #0
 8005472:	d013      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005474:	4b9d      	ldr	r3, [pc, #628]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005478:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800547c:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800547e:	4b9b      	ldr	r3, [pc, #620]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005482:	4a9a      	ldr	r2, [pc, #616]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005488:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800548a:	4b98      	ldr	r3, [pc, #608]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800548c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800548e:	4a97      	ldr	r2, [pc, #604]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005490:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005494:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005496:	4a95      	ldr	r2, [pc, #596]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80054a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054a6:	d115      	bne.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a8:	f7fc f98e 	bl	80017c8 <HAL_GetTick>
 80054ac:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054ae:	e00b      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054b0:	f7fc f98a 	bl	80017c8 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80054be:	4293      	cmp	r3, r2
 80054c0:	d902      	bls.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	75fb      	strb	r3, [r7, #23]
            break;
 80054c6:	e005      	b.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054c8:	4b88      	ldr	r3, [pc, #544]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80054ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054cc:	f003 0302 	and.w	r3, r3, #2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d0ed      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 80054d4:	7dfb      	ldrb	r3, [r7, #23]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d126      	bne.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80054e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054e8:	d10d      	bne.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80054ea:	4b80      	ldr	r3, [pc, #512]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80054f8:	0919      	lsrs	r1, r3, #4
 80054fa:	4b7e      	ldr	r3, [pc, #504]	; (80056f4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 80054fc:	400b      	ands	r3, r1
 80054fe:	497b      	ldr	r1, [pc, #492]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005500:	4313      	orrs	r3, r2
 8005502:	610b      	str	r3, [r1, #16]
 8005504:	e005      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8005506:	4b79      	ldr	r3, [pc, #484]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	4a78      	ldr	r2, [pc, #480]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800550c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005510:	6113      	str	r3, [r2, #16]
 8005512:	4b76      	ldr	r3, [pc, #472]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005514:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800551c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005520:	4972      	ldr	r1, [pc, #456]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005522:	4313      	orrs	r3, r2
 8005524:	670b      	str	r3, [r1, #112]	; 0x70
 8005526:	e004      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005528:	7dfb      	ldrb	r3, [r7, #23]
 800552a:	75bb      	strb	r3, [r7, #22]
 800552c:	e001      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800552e:	7dfb      	ldrb	r3, [r7, #23]
 8005530:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d07d      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005542:	2b28      	cmp	r3, #40	; 0x28
 8005544:	d866      	bhi.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8005546:	a201      	add	r2, pc, #4	; (adr r2, 800554c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800554c:	0800561b 	.word	0x0800561b
 8005550:	08005615 	.word	0x08005615
 8005554:	08005615 	.word	0x08005615
 8005558:	08005615 	.word	0x08005615
 800555c:	08005615 	.word	0x08005615
 8005560:	08005615 	.word	0x08005615
 8005564:	08005615 	.word	0x08005615
 8005568:	08005615 	.word	0x08005615
 800556c:	080055f1 	.word	0x080055f1
 8005570:	08005615 	.word	0x08005615
 8005574:	08005615 	.word	0x08005615
 8005578:	08005615 	.word	0x08005615
 800557c:	08005615 	.word	0x08005615
 8005580:	08005615 	.word	0x08005615
 8005584:	08005615 	.word	0x08005615
 8005588:	08005615 	.word	0x08005615
 800558c:	08005603 	.word	0x08005603
 8005590:	08005615 	.word	0x08005615
 8005594:	08005615 	.word	0x08005615
 8005598:	08005615 	.word	0x08005615
 800559c:	08005615 	.word	0x08005615
 80055a0:	08005615 	.word	0x08005615
 80055a4:	08005615 	.word	0x08005615
 80055a8:	08005615 	.word	0x08005615
 80055ac:	0800561b 	.word	0x0800561b
 80055b0:	08005615 	.word	0x08005615
 80055b4:	08005615 	.word	0x08005615
 80055b8:	08005615 	.word	0x08005615
 80055bc:	08005615 	.word	0x08005615
 80055c0:	08005615 	.word	0x08005615
 80055c4:	08005615 	.word	0x08005615
 80055c8:	08005615 	.word	0x08005615
 80055cc:	0800561b 	.word	0x0800561b
 80055d0:	08005615 	.word	0x08005615
 80055d4:	08005615 	.word	0x08005615
 80055d8:	08005615 	.word	0x08005615
 80055dc:	08005615 	.word	0x08005615
 80055e0:	08005615 	.word	0x08005615
 80055e4:	08005615 	.word	0x08005615
 80055e8:	08005615 	.word	0x08005615
 80055ec:	0800561b 	.word	0x0800561b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	3304      	adds	r3, #4
 80055f4:	2101      	movs	r1, #1
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 fda6 	bl	8006148 <RCCEx_PLL2_Config>
 80055fc:	4603      	mov	r3, r0
 80055fe:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005600:	e00c      	b.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	3324      	adds	r3, #36	; 0x24
 8005606:	2101      	movs	r1, #1
 8005608:	4618      	mov	r0, r3
 800560a:	f000 fe4f 	bl	80062ac <RCCEx_PLL3_Config>
 800560e:	4603      	mov	r3, r0
 8005610:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005612:	e003      	b.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	75fb      	strb	r3, [r7, #23]
      break;
 8005618:	e000      	b.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 800561a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800561c:	7dfb      	ldrb	r3, [r7, #23]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d109      	bne.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005622:	4b32      	ldr	r3, [pc, #200]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005626:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800562e:	492f      	ldr	r1, [pc, #188]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005630:	4313      	orrs	r3, r2
 8005632:	654b      	str	r3, [r1, #84]	; 0x54
 8005634:	e001      	b.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005636:	7dfb      	ldrb	r3, [r7, #23]
 8005638:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d037      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800564a:	2b05      	cmp	r3, #5
 800564c:	d820      	bhi.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x860>
 800564e:	a201      	add	r2, pc, #4	; (adr r2, 8005654 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005654:	08005697 	.word	0x08005697
 8005658:	0800566d 	.word	0x0800566d
 800565c:	0800567f 	.word	0x0800567f
 8005660:	08005697 	.word	0x08005697
 8005664:	08005697 	.word	0x08005697
 8005668:	08005697 	.word	0x08005697
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	3304      	adds	r3, #4
 8005670:	2101      	movs	r1, #1
 8005672:	4618      	mov	r0, r3
 8005674:	f000 fd68 	bl	8006148 <RCCEx_PLL2_Config>
 8005678:	4603      	mov	r3, r0
 800567a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800567c:	e00c      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	3324      	adds	r3, #36	; 0x24
 8005682:	2101      	movs	r1, #1
 8005684:	4618      	mov	r0, r3
 8005686:	f000 fe11 	bl	80062ac <RCCEx_PLL3_Config>
 800568a:	4603      	mov	r3, r0
 800568c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800568e:	e003      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	75fb      	strb	r3, [r7, #23]
      break;
 8005694:	e000      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8005696:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005698:	7dfb      	ldrb	r3, [r7, #23]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d109      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800569e:	4b13      	ldr	r3, [pc, #76]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80056a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056a2:	f023 0207 	bic.w	r2, r3, #7
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056aa:	4910      	ldr	r1, [pc, #64]	; (80056ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80056ac:	4313      	orrs	r3, r2
 80056ae:	654b      	str	r3, [r1, #84]	; 0x54
 80056b0:	e001      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b2:	7dfb      	ldrb	r3, [r7, #23]
 80056b4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0304 	and.w	r3, r3, #4
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d040      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056c8:	2b05      	cmp	r3, #5
 80056ca:	d827      	bhi.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 80056cc:	a201      	add	r2, pc, #4	; (adr r2, 80056d4 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 80056ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d2:	bf00      	nop
 80056d4:	08005723 	.word	0x08005723
 80056d8:	080056f9 	.word	0x080056f9
 80056dc:	0800570b 	.word	0x0800570b
 80056e0:	08005723 	.word	0x08005723
 80056e4:	08005723 	.word	0x08005723
 80056e8:	08005723 	.word	0x08005723
 80056ec:	58024400 	.word	0x58024400
 80056f0:	58024800 	.word	0x58024800
 80056f4:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	3304      	adds	r3, #4
 80056fc:	2101      	movs	r1, #1
 80056fe:	4618      	mov	r0, r3
 8005700:	f000 fd22 	bl	8006148 <RCCEx_PLL2_Config>
 8005704:	4603      	mov	r3, r0
 8005706:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005708:	e00c      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	3324      	adds	r3, #36	; 0x24
 800570e:	2101      	movs	r1, #1
 8005710:	4618      	mov	r0, r3
 8005712:	f000 fdcb 	bl	80062ac <RCCEx_PLL3_Config>
 8005716:	4603      	mov	r3, r0
 8005718:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800571a:	e003      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	75fb      	strb	r3, [r7, #23]
      break;
 8005720:	e000      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8005722:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005724:	7dfb      	ldrb	r3, [r7, #23]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10a      	bne.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800572a:	4bb2      	ldr	r3, [pc, #712]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800572c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800572e:	f023 0207 	bic.w	r2, r3, #7
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005738:	49ae      	ldr	r1, [pc, #696]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800573a:	4313      	orrs	r3, r2
 800573c:	658b      	str	r3, [r1, #88]	; 0x58
 800573e:	e001      	b.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005740:	7dfb      	ldrb	r3, [r7, #23]
 8005742:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0320 	and.w	r3, r3, #32
 800574c:	2b00      	cmp	r3, #0
 800574e:	d044      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005756:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800575a:	d01b      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x964>
 800575c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005760:	d805      	bhi.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8005762:	2b00      	cmp	r3, #0
 8005764:	d022      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8005766:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800576a:	d00a      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800576c:	e01b      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x976>
 800576e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005772:	d01d      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x980>
 8005774:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005778:	d01c      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800577a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800577e:	d01b      	beq.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8005780:	e011      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	3304      	adds	r3, #4
 8005786:	2100      	movs	r1, #0
 8005788:	4618      	mov	r0, r3
 800578a:	f000 fcdd 	bl	8006148 <RCCEx_PLL2_Config>
 800578e:	4603      	mov	r3, r0
 8005790:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005792:	e012      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	3324      	adds	r3, #36	; 0x24
 8005798:	2102      	movs	r1, #2
 800579a:	4618      	mov	r0, r3
 800579c:	f000 fd86 	bl	80062ac <RCCEx_PLL3_Config>
 80057a0:	4603      	mov	r3, r0
 80057a2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80057a4:	e009      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	75fb      	strb	r3, [r7, #23]
      break;
 80057aa:	e006      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80057ac:	bf00      	nop
 80057ae:	e004      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80057b0:	bf00      	nop
 80057b2:	e002      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80057b4:	bf00      	nop
 80057b6:	e000      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80057b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80057ba:	7dfb      	ldrb	r3, [r7, #23]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d10a      	bne.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057c0:	4b8c      	ldr	r3, [pc, #560]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80057c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057c4:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057ce:	4989      	ldr	r1, [pc, #548]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80057d0:	4313      	orrs	r3, r2
 80057d2:	654b      	str	r3, [r1, #84]	; 0x54
 80057d4:	e001      	b.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057d6:	7dfb      	ldrb	r3, [r7, #23]
 80057d8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d044      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057f0:	d01b      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 80057f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057f6:	d805      	bhi.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d022      	beq.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80057fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005800:	d00a      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8005802:	e01b      	b.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8005804:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005808:	d01d      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800580a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800580e:	d01c      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8005810:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005814:	d01b      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8005816:	e011      	b.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	3304      	adds	r3, #4
 800581c:	2100      	movs	r1, #0
 800581e:	4618      	mov	r0, r3
 8005820:	f000 fc92 	bl	8006148 <RCCEx_PLL2_Config>
 8005824:	4603      	mov	r3, r0
 8005826:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005828:	e012      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	3324      	adds	r3, #36	; 0x24
 800582e:	2102      	movs	r1, #2
 8005830:	4618      	mov	r0, r3
 8005832:	f000 fd3b 	bl	80062ac <RCCEx_PLL3_Config>
 8005836:	4603      	mov	r3, r0
 8005838:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800583a:	e009      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	75fb      	strb	r3, [r7, #23]
      break;
 8005840:	e006      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8005842:	bf00      	nop
 8005844:	e004      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8005846:	bf00      	nop
 8005848:	e002      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800584a:	bf00      	nop
 800584c:	e000      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800584e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005850:	7dfb      	ldrb	r3, [r7, #23]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10a      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005856:	4b67      	ldr	r3, [pc, #412]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800585a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005864:	4963      	ldr	r1, [pc, #396]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005866:	4313      	orrs	r3, r2
 8005868:	658b      	str	r3, [r1, #88]	; 0x58
 800586a:	e001      	b.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800586c:	7dfb      	ldrb	r3, [r7, #23]
 800586e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005878:	2b00      	cmp	r3, #0
 800587a:	d044      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005882:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005886:	d01b      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8005888:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800588c:	d805      	bhi.n	800589a <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 800588e:	2b00      	cmp	r3, #0
 8005890:	d022      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005892:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005896:	d00a      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005898:	e01b      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 800589a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800589e:	d01d      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80058a0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80058a4:	d01c      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 80058a6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80058aa:	d01b      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80058ac:	e011      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	3304      	adds	r3, #4
 80058b2:	2100      	movs	r1, #0
 80058b4:	4618      	mov	r0, r3
 80058b6:	f000 fc47 	bl	8006148 <RCCEx_PLL2_Config>
 80058ba:	4603      	mov	r3, r0
 80058bc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80058be:	e012      	b.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	3324      	adds	r3, #36	; 0x24
 80058c4:	2102      	movs	r1, #2
 80058c6:	4618      	mov	r0, r3
 80058c8:	f000 fcf0 	bl	80062ac <RCCEx_PLL3_Config>
 80058cc:	4603      	mov	r3, r0
 80058ce:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80058d0:	e009      	b.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	75fb      	strb	r3, [r7, #23]
      break;
 80058d6:	e006      	b.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80058d8:	bf00      	nop
 80058da:	e004      	b.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80058dc:	bf00      	nop
 80058de:	e002      	b.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80058e0:	bf00      	nop
 80058e2:	e000      	b.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80058e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058e6:	7dfb      	ldrb	r3, [r7, #23]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d10a      	bne.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80058ec:	4b41      	ldr	r3, [pc, #260]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80058ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058f0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058fa:	493e      	ldr	r1, [pc, #248]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80058fc:	4313      	orrs	r3, r2
 80058fe:	658b      	str	r3, [r1, #88]	; 0x58
 8005900:	e001      	b.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005902:	7dfb      	ldrb	r3, [r7, #23]
 8005904:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0308 	and.w	r3, r3, #8
 800590e:	2b00      	cmp	r3, #0
 8005910:	d01a      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800591c:	d10a      	bne.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	3324      	adds	r3, #36	; 0x24
 8005922:	2102      	movs	r1, #2
 8005924:	4618      	mov	r0, r3
 8005926:	f000 fcc1 	bl	80062ac <RCCEx_PLL3_Config>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d001      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005934:	4b2f      	ldr	r3, [pc, #188]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005936:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005938:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005942:	492c      	ldr	r1, [pc, #176]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005944:	4313      	orrs	r3, r2
 8005946:	654b      	str	r3, [r1, #84]	; 0x54

  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0310 	and.w	r3, r3, #16
 8005950:	2b00      	cmp	r3, #0
 8005952:	d01a      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800595a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800595e:	d10a      	bne.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	3324      	adds	r3, #36	; 0x24
 8005964:	2102      	movs	r1, #2
 8005966:	4618      	mov	r0, r3
 8005968:	f000 fca0 	bl	80062ac <RCCEx_PLL3_Config>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005976:	4b1f      	ldr	r3, [pc, #124]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800597a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005984:	491b      	ldr	r1, [pc, #108]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005986:	4313      	orrs	r3, r2
 8005988:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d032      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800599c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059a0:	d00d      	beq.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 80059a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80059a6:	d016      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d111      	bne.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	3304      	adds	r3, #4
 80059b0:	2100      	movs	r1, #0
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fbc8 	bl	8006148 <RCCEx_PLL2_Config>
 80059b8:	4603      	mov	r3, r0
 80059ba:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80059bc:	e00c      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	3324      	adds	r3, #36	; 0x24
 80059c2:	2102      	movs	r1, #2
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 fc71 	bl	80062ac <RCCEx_PLL3_Config>
 80059ca:	4603      	mov	r3, r0
 80059cc:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80059ce:	e003      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	75fb      	strb	r3, [r7, #23]
      break;
 80059d4:	e000      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 80059d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059d8:	7dfb      	ldrb	r3, [r7, #23]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d10c      	bne.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059de:	4b05      	ldr	r3, [pc, #20]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80059e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80059ec:	4901      	ldr	r1, [pc, #4]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	658b      	str	r3, [r1, #88]	; 0x58
 80059f2:	e003      	b.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 80059f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059f8:	7dfb      	ldrb	r3, [r7, #23]
 80059fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d02f      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a0e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005a12:	d00c      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005a14:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005a18:	d015      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8005a1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a1e:	d10f      	bne.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a20:	4b71      	ldr	r3, [pc, #452]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a24:	4a70      	ldr	r2, [pc, #448]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a2a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005a2c:	e00c      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	3324      	adds	r3, #36	; 0x24
 8005a32:	2101      	movs	r1, #1
 8005a34:	4618      	mov	r0, r3
 8005a36:	f000 fc39 	bl	80062ac <RCCEx_PLL3_Config>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005a3e:	e003      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	75fb      	strb	r3, [r7, #23]
      break;
 8005a44:	e000      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8005a46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a48:	7dfb      	ldrb	r3, [r7, #23]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10a      	bne.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a4e:	4b66      	ldr	r3, [pc, #408]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a52:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a5c:	4962      	ldr	r1, [pc, #392]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	654b      	str	r3, [r1, #84]	; 0x54
 8005a62:	e001      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a64:	7dfb      	ldrb	r3, [r7, #23]
 8005a66:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d029      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d003      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8005a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a80:	d007      	beq.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8005a82:	e00f      	b.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a84:	4b58      	ldr	r3, [pc, #352]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a88:	4a57      	ldr	r2, [pc, #348]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a8e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005a90:	e00b      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	3304      	adds	r3, #4
 8005a96:	2102      	movs	r1, #2
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f000 fb55 	bl	8006148 <RCCEx_PLL2_Config>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005aa2:	e002      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	75fb      	strb	r3, [r7, #23]
      break;
 8005aa8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005aaa:	7dfb      	ldrb	r3, [r7, #23]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d109      	bne.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005ab0:	4b4d      	ldr	r3, [pc, #308]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ab4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005abc:	494a      	ldr	r1, [pc, #296]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005ac2:	e001      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ac4:	7dfb      	ldrb	r3, [r7, #23]
 8005ac6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00a      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	3324      	adds	r3, #36	; 0x24
 8005ad8:	2102      	movs	r1, #2
 8005ada:	4618      	mov	r0, r3
 8005adc:	f000 fbe6 	bl	80062ac <RCCEx_PLL3_Config>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d001      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d02f      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005afa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005afe:	d00c      	beq.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005b00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b04:	d802      	bhi.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d011      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8005b0a:	e00d      	b.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8005b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b10:	d00f      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8005b12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b16:	d00e      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8005b18:	e006      	b.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b1a:	4b33      	ldr	r3, [pc, #204]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b1e:	4a32      	ldr	r2, [pc, #200]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b24:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8005b26:	e007      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b2c:	e004      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005b2e:	bf00      	nop
 8005b30:	e002      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005b32:	bf00      	nop
 8005b34:	e000      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005b36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b38:	7dfb      	ldrb	r3, [r7, #23]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d109      	bne.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b3e:	4b2a      	ldr	r3, [pc, #168]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b4a:	4927      	ldr	r1, [pc, #156]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	654b      	str	r3, [r1, #84]	; 0x54
 8005b50:	e001      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b52:	7dfb      	ldrb	r3, [r7, #23]
 8005b54:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d008      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b62:	4b21      	ldr	r3, [pc, #132]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b66:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6e:	491e      	ldr	r1, [pc, #120]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b70:	4313      	orrs	r3, r2
 8005b72:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d008      	beq.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b80:	4b19      	ldr	r3, [pc, #100]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b84:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b8c:	4916      	ldr	r1, [pc, #88]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d00d      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xd8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b9e:	4b12      	ldr	r3, [pc, #72]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	4a11      	ldr	r2, [pc, #68]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005ba4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005ba8:	6113      	str	r3, [r2, #16]
 8005baa:	4b0f      	ldr	r3, [pc, #60]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bac:	691a      	ldr	r2, [r3, #16]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005bb4:	490c      	ldr	r1, [pc, #48]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	da08      	bge.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xda4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005bc2:	4b09      	ldr	r3, [pc, #36]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bc6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bce:	4906      	ldr	r1, [pc, #24]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8005bd4:	7dbb      	ldrb	r3, [r7, #22]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xdae>
  {
    return HAL_OK;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	e000      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
  }
  return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3718      	adds	r7, #24
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	58024400 	.word	0x58024400

08005bec <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005bf0:	f7ff f880 	bl	8004cf4 <HAL_RCC_GetHCLKFreq>
 8005bf4:	4601      	mov	r1, r0
 8005bf6:	4b06      	ldr	r3, [pc, #24]	; (8005c10 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	091b      	lsrs	r3, r3, #4
 8005bfc:	f003 0307 	and.w	r3, r3, #7
 8005c00:	4a04      	ldr	r2, [pc, #16]	; (8005c14 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005c02:	5cd3      	ldrb	r3, [r2, r3]
 8005c04:	f003 031f 	and.w	r3, r3, #31
 8005c08:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	58024400 	.word	0x58024400
 8005c14:	0801ce74 	.word	0x0801ce74

08005c18 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b089      	sub	sp, #36	; 0x24
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005c20:	4b9d      	ldr	r3, [pc, #628]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c24:	f003 0303 	and.w	r3, r3, #3
 8005c28:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8005c2a:	4b9b      	ldr	r3, [pc, #620]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c2e:	0b1b      	lsrs	r3, r3, #12
 8005c30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c34:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005c36:	4b98      	ldr	r3, [pc, #608]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c3a:	091b      	lsrs	r3, r3, #4
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005c42:	4b95      	ldr	r3, [pc, #596]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c46:	08db      	lsrs	r3, r3, #3
 8005c48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	fb02 f303 	mul.w	r3, r2, r3
 8005c52:	ee07 3a90 	vmov	s15, r3
 8005c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c5a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f000 810a 	beq.w	8005e7a <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d05a      	beq.n	8005d22 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d302      	bcc.n	8005c76 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d078      	beq.n	8005d66 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8005c74:	e099      	b.n	8005daa <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c76:	4b88      	ldr	r3, [pc, #544]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0320 	and.w	r3, r3, #32
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d02d      	beq.n	8005cde <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005c82:	4b85      	ldr	r3, [pc, #532]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	08db      	lsrs	r3, r3, #3
 8005c88:	f003 0303 	and.w	r3, r3, #3
 8005c8c:	4a83      	ldr	r2, [pc, #524]	; (8005e9c <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8005c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c92:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	ee07 3a90 	vmov	s15, r3
 8005c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	ee07 3a90 	vmov	s15, r3
 8005ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ca8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cac:	4b7a      	ldr	r3, [pc, #488]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cb4:	ee07 3a90 	vmov	s15, r3
 8005cb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cbc:	ed97 6a03 	vldr	s12, [r7, #12]
 8005cc0:	eddf 5a77 	vldr	s11, [pc, #476]	; 8005ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005cc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ccc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005cd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cd8:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005cdc:	e087      	b.n	8005dee <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	ee07 3a90 	vmov	s15, r3
 8005ce4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ce8:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8005ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8005cec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cf0:	4b69      	ldr	r3, [pc, #420]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cf8:	ee07 3a90 	vmov	s15, r3
 8005cfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d00:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d04:	eddf 5a66 	vldr	s11, [pc, #408]	; 8005ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005d08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d10:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d1c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005d20:	e065      	b.n	8005dee <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	ee07 3a90 	vmov	s15, r3
 8005d28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d2c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8005ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8005d30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d34:	4b58      	ldr	r3, [pc, #352]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d3c:	ee07 3a90 	vmov	s15, r3
 8005d40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d44:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d48:	eddf 5a55 	vldr	s11, [pc, #340]	; 8005ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005d4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d54:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d60:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005d64:	e043      	b.n	8005dee <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	ee07 3a90 	vmov	s15, r3
 8005d6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d70:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8005eac <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8005d74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d78:	4b47      	ldr	r3, [pc, #284]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d80:	ee07 3a90 	vmov	s15, r3
 8005d84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d88:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d8c:	eddf 5a44 	vldr	s11, [pc, #272]	; 8005ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005d90:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d98:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005da4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005da8:	e021      	b.n	8005dee <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	ee07 3a90 	vmov	s15, r3
 8005db0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005db4:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8005ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8005db8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dbc:	4b36      	ldr	r3, [pc, #216]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005dbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dc4:	ee07 3a90 	vmov	s15, r3
 8005dc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dcc:	ed97 6a03 	vldr	s12, [r7, #12]
 8005dd0:	eddf 5a33 	vldr	s11, [pc, #204]	; 8005ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005dd4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ddc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005de0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005de4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005de8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005dec:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005dee:	4b2a      	ldr	r3, [pc, #168]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df2:	0a5b      	lsrs	r3, r3, #9
 8005df4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005df8:	ee07 3a90 	vmov	s15, r3
 8005dfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e04:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e08:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e14:	ee17 2a90 	vmov	r2, s15
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8005e1c:	4b1e      	ldr	r3, [pc, #120]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e20:	0c1b      	lsrs	r3, r3, #16
 8005e22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e26:	ee07 3a90 	vmov	s15, r3
 8005e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e32:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e36:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e42:	ee17 2a90 	vmov	r2, s15
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8005e4a:	4b13      	ldr	r3, [pc, #76]	; (8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4e:	0e1b      	lsrs	r3, r3, #24
 8005e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e54:	ee07 3a90 	vmov	s15, r3
 8005e58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e64:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e70:	ee17 2a90 	vmov	r2, s15
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005e78:	e008      	b.n	8005e8c <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	609a      	str	r2, [r3, #8]
}
 8005e8c:	bf00      	nop
 8005e8e:	3724      	adds	r7, #36	; 0x24
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr
 8005e98:	58024400 	.word	0x58024400
 8005e9c:	03d09000 	.word	0x03d09000
 8005ea0:	46000000 	.word	0x46000000
 8005ea4:	4c742400 	.word	0x4c742400
 8005ea8:	4a742400 	.word	0x4a742400
 8005eac:	4af42400 	.word	0x4af42400

08005eb0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b089      	sub	sp, #36	; 0x24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005eb8:	4b9d      	ldr	r3, [pc, #628]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ebc:	f003 0303 	and.w	r3, r3, #3
 8005ec0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8005ec2:	4b9b      	ldr	r3, [pc, #620]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec6:	0d1b      	lsrs	r3, r3, #20
 8005ec8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ecc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005ece:	4b98      	ldr	r3, [pc, #608]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed2:	0a1b      	lsrs	r3, r3, #8
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8005eda:	4b95      	ldr	r3, [pc, #596]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ede:	08db      	lsrs	r3, r3, #3
 8005ee0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ee4:	693a      	ldr	r2, [r7, #16]
 8005ee6:	fb02 f303 	mul.w	r3, r2, r3
 8005eea:	ee07 3a90 	vmov	s15, r3
 8005eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ef2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f000 810a 	beq.w	8006112 <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d05a      	beq.n	8005fba <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d302      	bcc.n	8005f0e <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8005f08:	2b02      	cmp	r3, #2
 8005f0a:	d078      	beq.n	8005ffe <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8005f0c:	e099      	b.n	8006042 <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f0e:	4b88      	ldr	r3, [pc, #544]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0320 	and.w	r3, r3, #32
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d02d      	beq.n	8005f76 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005f1a:	4b85      	ldr	r3, [pc, #532]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	08db      	lsrs	r3, r3, #3
 8005f20:	f003 0303 	and.w	r3, r3, #3
 8005f24:	4a83      	ldr	r2, [pc, #524]	; (8006134 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8005f26:	fa22 f303 	lsr.w	r3, r2, r3
 8005f2a:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	ee07 3a90 	vmov	s15, r3
 8005f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	ee07 3a90 	vmov	s15, r3
 8005f3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f44:	4b7a      	ldr	r3, [pc, #488]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f4c:	ee07 3a90 	vmov	s15, r3
 8005f50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f54:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f58:	eddf 5a77 	vldr	s11, [pc, #476]	; 8006138 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005f5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f64:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f70:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005f74:	e087      	b.n	8006086 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	ee07 3a90 	vmov	s15, r3
 8005f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f80:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800613c <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8005f84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f88:	4b69      	ldr	r3, [pc, #420]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f90:	ee07 3a90 	vmov	s15, r3
 8005f94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f98:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f9c:	eddf 5a66 	vldr	s11, [pc, #408]	; 8006138 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005fa0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fa4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fa8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fb4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005fb8:	e065      	b.n	8006086 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	ee07 3a90 	vmov	s15, r3
 8005fc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fc4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8006140 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8005fc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fcc:	4b58      	ldr	r3, [pc, #352]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fd4:	ee07 3a90 	vmov	s15, r3
 8005fd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fdc:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fe0:	eddf 5a55 	vldr	s11, [pc, #340]	; 8006138 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005fe4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fe8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ff0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ff4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ff8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005ffc:	e043      	b.n	8006086 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	ee07 3a90 	vmov	s15, r3
 8006004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006008:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8006144 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 800600c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006010:	4b47      	ldr	r3, [pc, #284]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006014:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006018:	ee07 3a90 	vmov	s15, r3
 800601c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006020:	ed97 6a03 	vldr	s12, [r7, #12]
 8006024:	eddf 5a44 	vldr	s11, [pc, #272]	; 8006138 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006028:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800602c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006030:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006034:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800603c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006040:	e021      	b.n	8006086 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	ee07 3a90 	vmov	s15, r3
 8006048:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800604c:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8006140 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8006050:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006054:	4b36      	ldr	r3, [pc, #216]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006058:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800605c:	ee07 3a90 	vmov	s15, r3
 8006060:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006064:	ed97 6a03 	vldr	s12, [r7, #12]
 8006068:	eddf 5a33 	vldr	s11, [pc, #204]	; 8006138 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800606c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006070:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006074:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006078:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800607c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006080:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006084:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006086:	4b2a      	ldr	r3, [pc, #168]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608a:	0a5b      	lsrs	r3, r3, #9
 800608c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006090:	ee07 3a90 	vmov	s15, r3
 8006094:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006098:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800609c:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80060a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060ac:	ee17 2a90 	vmov	r2, s15
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80060b4:	4b1e      	ldr	r3, [pc, #120]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80060b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b8:	0c1b      	lsrs	r3, r3, #16
 80060ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060be:	ee07 3a90 	vmov	s15, r3
 80060c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80060d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060da:	ee17 2a90 	vmov	r2, s15
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80060e2:	4b13      	ldr	r3, [pc, #76]	; (8006130 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80060e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e6:	0e1b      	lsrs	r3, r3, #24
 80060e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060ec:	ee07 3a90 	vmov	s15, r3
 80060f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8006100:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006108:	ee17 2a90 	vmov	r2, s15
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006110:	e008      	b.n	8006124 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	609a      	str	r2, [r3, #8]
}
 8006124:	bf00      	nop
 8006126:	3724      	adds	r7, #36	; 0x24
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	58024400 	.word	0x58024400
 8006134:	03d09000 	.word	0x03d09000
 8006138:	46000000 	.word	0x46000000
 800613c:	4c742400 	.word	0x4c742400
 8006140:	4a742400 	.word	0x4a742400
 8006144:	4af42400 	.word	0x4af42400

08006148 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006152:	2300      	movs	r3, #0
 8006154:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006156:	4b53      	ldr	r3, [pc, #332]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800615a:	f003 0303 	and.w	r3, r3, #3
 800615e:	2b03      	cmp	r3, #3
 8006160:	d101      	bne.n	8006166 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e099      	b.n	800629a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006166:	4b4f      	ldr	r3, [pc, #316]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a4e      	ldr	r2, [pc, #312]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800616c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006170:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006172:	f7fb fb29 	bl	80017c8 <HAL_GetTick>
 8006176:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006178:	e008      	b.n	800618c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800617a:	f7fb fb25 	bl	80017c8 <HAL_GetTick>
 800617e:	4602      	mov	r2, r0
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	1ad3      	subs	r3, r2, r3
 8006184:	2b02      	cmp	r3, #2
 8006186:	d901      	bls.n	800618c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006188:	2303      	movs	r3, #3
 800618a:	e086      	b.n	800629a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800618c:	4b45      	ldr	r3, [pc, #276]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1f0      	bne.n	800617a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006198:	4b42      	ldr	r3, [pc, #264]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800619a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	031b      	lsls	r3, r3, #12
 80061a6:	493f      	ldr	r1, [pc, #252]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	628b      	str	r3, [r1, #40]	; 0x28
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	3b01      	subs	r3, #1
 80061b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	3b01      	subs	r3, #1
 80061bc:	025b      	lsls	r3, r3, #9
 80061be:	b29b      	uxth	r3, r3
 80061c0:	431a      	orrs	r2, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	3b01      	subs	r3, #1
 80061c8:	041b      	lsls	r3, r3, #16
 80061ca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80061ce:	431a      	orrs	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	3b01      	subs	r3, #1
 80061d6:	061b      	lsls	r3, r3, #24
 80061d8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80061dc:	4931      	ldr	r1, [pc, #196]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 80061de:	4313      	orrs	r3, r2
 80061e0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80061e2:	4b30      	ldr	r3, [pc, #192]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 80061e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	695b      	ldr	r3, [r3, #20]
 80061ee:	492d      	ldr	r1, [pc, #180]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 80061f0:	4313      	orrs	r3, r2
 80061f2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80061f4:	4b2b      	ldr	r3, [pc, #172]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 80061f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f8:	f023 0220 	bic.w	r2, r3, #32
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	699b      	ldr	r3, [r3, #24]
 8006200:	4928      	ldr	r1, [pc, #160]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006202:	4313      	orrs	r3, r2
 8006204:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006206:	4b27      	ldr	r3, [pc, #156]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620a:	4a26      	ldr	r2, [pc, #152]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800620c:	f023 0310 	bic.w	r3, r3, #16
 8006210:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006212:	4b24      	ldr	r3, [pc, #144]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006214:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006216:	4b24      	ldr	r3, [pc, #144]	; (80062a8 <RCCEx_PLL2_Config+0x160>)
 8006218:	4013      	ands	r3, r2
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	69d2      	ldr	r2, [r2, #28]
 800621e:	00d2      	lsls	r2, r2, #3
 8006220:	4920      	ldr	r1, [pc, #128]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006222:	4313      	orrs	r3, r2
 8006224:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006226:	4b1f      	ldr	r3, [pc, #124]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800622a:	4a1e      	ldr	r2, [pc, #120]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800622c:	f043 0310 	orr.w	r3, r3, #16
 8006230:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d106      	bne.n	8006246 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006238:	4b1a      	ldr	r3, [pc, #104]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800623a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623c:	4a19      	ldr	r2, [pc, #100]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800623e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006242:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006244:	e00f      	b.n	8006266 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d106      	bne.n	800625a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800624c:	4b15      	ldr	r3, [pc, #84]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800624e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006250:	4a14      	ldr	r2, [pc, #80]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006252:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006256:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006258:	e005      	b.n	8006266 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800625a:	4b12      	ldr	r3, [pc, #72]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800625c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625e:	4a11      	ldr	r2, [pc, #68]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006260:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006264:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006266:	4b0f      	ldr	r3, [pc, #60]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a0e      	ldr	r2, [pc, #56]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800626c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006270:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006272:	f7fb faa9 	bl	80017c8 <HAL_GetTick>
 8006276:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006278:	e008      	b.n	800628c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800627a:	f7fb faa5 	bl	80017c8 <HAL_GetTick>
 800627e:	4602      	mov	r2, r0
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	1ad3      	subs	r3, r2, r3
 8006284:	2b02      	cmp	r3, #2
 8006286:	d901      	bls.n	800628c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006288:	2303      	movs	r3, #3
 800628a:	e006      	b.n	800629a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800628c:	4b05      	ldr	r3, [pc, #20]	; (80062a4 <RCCEx_PLL2_Config+0x15c>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d0f0      	beq.n	800627a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006298:	7bfb      	ldrb	r3, [r7, #15]
}
 800629a:	4618      	mov	r0, r3
 800629c:	3710      	adds	r7, #16
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	58024400 	.word	0x58024400
 80062a8:	ffff0007 	.word	0xffff0007

080062ac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062b6:	2300      	movs	r3, #0
 80062b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80062ba:	4b53      	ldr	r3, [pc, #332]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80062bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062be:	f003 0303 	and.w	r3, r3, #3
 80062c2:	2b03      	cmp	r3, #3
 80062c4:	d101      	bne.n	80062ca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e099      	b.n	80063fe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80062ca:	4b4f      	ldr	r3, [pc, #316]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a4e      	ldr	r2, [pc, #312]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80062d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062d6:	f7fb fa77 	bl	80017c8 <HAL_GetTick>
 80062da:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80062dc:	e008      	b.n	80062f0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80062de:	f7fb fa73 	bl	80017c8 <HAL_GetTick>
 80062e2:	4602      	mov	r2, r0
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d901      	bls.n	80062f0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80062ec:	2303      	movs	r3, #3
 80062ee:	e086      	b.n	80063fe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80062f0:	4b45      	ldr	r3, [pc, #276]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1f0      	bne.n	80062de <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80062fc:	4b42      	ldr	r3, [pc, #264]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80062fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006300:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	051b      	lsls	r3, r3, #20
 800630a:	493f      	ldr	r1, [pc, #252]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 800630c:	4313      	orrs	r3, r2
 800630e:	628b      	str	r3, [r1, #40]	; 0x28
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	3b01      	subs	r3, #1
 8006316:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	3b01      	subs	r3, #1
 8006320:	025b      	lsls	r3, r3, #9
 8006322:	b29b      	uxth	r3, r3
 8006324:	431a      	orrs	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	3b01      	subs	r3, #1
 800632c:	041b      	lsls	r3, r3, #16
 800632e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006332:	431a      	orrs	r2, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	3b01      	subs	r3, #1
 800633a:	061b      	lsls	r3, r3, #24
 800633c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006340:	4931      	ldr	r1, [pc, #196]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 8006342:	4313      	orrs	r3, r2
 8006344:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006346:	4b30      	ldr	r3, [pc, #192]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 8006348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800634a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	695b      	ldr	r3, [r3, #20]
 8006352:	492d      	ldr	r1, [pc, #180]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 8006354:	4313      	orrs	r3, r2
 8006356:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006358:	4b2b      	ldr	r3, [pc, #172]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 800635a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	699b      	ldr	r3, [r3, #24]
 8006364:	4928      	ldr	r1, [pc, #160]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 8006366:	4313      	orrs	r3, r2
 8006368:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800636a:	4b27      	ldr	r3, [pc, #156]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 800636c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800636e:	4a26      	ldr	r2, [pc, #152]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 8006370:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006374:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006376:	4b24      	ldr	r3, [pc, #144]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 8006378:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800637a:	4b24      	ldr	r3, [pc, #144]	; (800640c <RCCEx_PLL3_Config+0x160>)
 800637c:	4013      	ands	r3, r2
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	69d2      	ldr	r2, [r2, #28]
 8006382:	00d2      	lsls	r2, r2, #3
 8006384:	4920      	ldr	r1, [pc, #128]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 8006386:	4313      	orrs	r3, r2
 8006388:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800638a:	4b1f      	ldr	r3, [pc, #124]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 800638c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800638e:	4a1e      	ldr	r2, [pc, #120]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 8006390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006394:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d106      	bne.n	80063aa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800639c:	4b1a      	ldr	r3, [pc, #104]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 800639e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a0:	4a19      	ldr	r2, [pc, #100]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80063a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80063a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80063a8:	e00f      	b.n	80063ca <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d106      	bne.n	80063be <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80063b0:	4b15      	ldr	r3, [pc, #84]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80063b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b4:	4a14      	ldr	r2, [pc, #80]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80063b6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80063ba:	62d3      	str	r3, [r2, #44]	; 0x2c
 80063bc:	e005      	b.n	80063ca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80063be:	4b12      	ldr	r3, [pc, #72]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80063c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c2:	4a11      	ldr	r2, [pc, #68]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80063c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063c8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80063ca:	4b0f      	ldr	r3, [pc, #60]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a0e      	ldr	r2, [pc, #56]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80063d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063d6:	f7fb f9f7 	bl	80017c8 <HAL_GetTick>
 80063da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80063dc:	e008      	b.n	80063f0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80063de:	f7fb f9f3 	bl	80017c8 <HAL_GetTick>
 80063e2:	4602      	mov	r2, r0
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	1ad3      	subs	r3, r2, r3
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d901      	bls.n	80063f0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e006      	b.n	80063fe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80063f0:	4b05      	ldr	r3, [pc, #20]	; (8006408 <RCCEx_PLL3_Config+0x15c>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d0f0      	beq.n	80063de <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80063fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	58024400 	.word	0x58024400
 800640c:	ffff0007 	.word	0xffff0007

08006410 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d101      	bne.n	8006422 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e01d      	b.n	800645e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006428:	b2db      	uxtb	r3, r3
 800642a:	2b00      	cmp	r3, #0
 800642c:	d106      	bne.n	800643c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 f815 	bl	8006466 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2202      	movs	r2, #2
 8006440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	3304      	adds	r3, #4
 800644c:	4619      	mov	r1, r3
 800644e:	4610      	mov	r0, r2
 8006450:	f000 f986 	bl	8006760 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006466:	b480      	push	{r7}
 8006468:	b083      	sub	sp, #12
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800646e:	bf00      	nop
 8006470:	370c      	adds	r7, #12
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
	...

0800647c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f042 0201 	orr.w	r2, r2, #1
 8006492:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	689a      	ldr	r2, [r3, #8]
 800649a:	4b0c      	ldr	r3, [pc, #48]	; (80064cc <HAL_TIM_Base_Start_IT+0x50>)
 800649c:	4013      	ands	r3, r2
 800649e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2b06      	cmp	r3, #6
 80064a4:	d00b      	beq.n	80064be <HAL_TIM_Base_Start_IT+0x42>
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064ac:	d007      	beq.n	80064be <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f042 0201 	orr.w	r2, r2, #1
 80064bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr
 80064cc:	00010007 	.word	0x00010007

080064d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	f003 0302 	and.w	r3, r3, #2
 80064e2:	2b02      	cmp	r3, #2
 80064e4:	d122      	bne.n	800652c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	f003 0302 	and.w	r3, r3, #2
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d11b      	bne.n	800652c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f06f 0202 	mvn.w	r2, #2
 80064fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	f003 0303 	and.w	r3, r3, #3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d003      	beq.n	800651a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 f905 	bl	8006722 <HAL_TIM_IC_CaptureCallback>
 8006518:	e005      	b.n	8006526 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 f8f7 	bl	800670e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 f908 	bl	8006736 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	f003 0304 	and.w	r3, r3, #4
 8006536:	2b04      	cmp	r3, #4
 8006538:	d122      	bne.n	8006580 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	f003 0304 	and.w	r3, r3, #4
 8006544:	2b04      	cmp	r3, #4
 8006546:	d11b      	bne.n	8006580 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f06f 0204 	mvn.w	r2, #4
 8006550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2202      	movs	r2, #2
 8006556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	699b      	ldr	r3, [r3, #24]
 800655e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006562:	2b00      	cmp	r3, #0
 8006564:	d003      	beq.n	800656e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 f8db 	bl	8006722 <HAL_TIM_IC_CaptureCallback>
 800656c:	e005      	b.n	800657a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f8cd 	bl	800670e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f000 f8de 	bl	8006736 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	f003 0308 	and.w	r3, r3, #8
 800658a:	2b08      	cmp	r3, #8
 800658c:	d122      	bne.n	80065d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	f003 0308 	and.w	r3, r3, #8
 8006598:	2b08      	cmp	r3, #8
 800659a:	d11b      	bne.n	80065d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f06f 0208 	mvn.w	r2, #8
 80065a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2204      	movs	r2, #4
 80065aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	69db      	ldr	r3, [r3, #28]
 80065b2:	f003 0303 	and.w	r3, r3, #3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d003      	beq.n	80065c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 f8b1 	bl	8006722 <HAL_TIM_IC_CaptureCallback>
 80065c0:	e005      	b.n	80065ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 f8a3 	bl	800670e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 f8b4 	bl	8006736 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	f003 0310 	and.w	r3, r3, #16
 80065de:	2b10      	cmp	r3, #16
 80065e0:	d122      	bne.n	8006628 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	f003 0310 	and.w	r3, r3, #16
 80065ec:	2b10      	cmp	r3, #16
 80065ee:	d11b      	bne.n	8006628 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f06f 0210 	mvn.w	r2, #16
 80065f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2208      	movs	r2, #8
 80065fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	69db      	ldr	r3, [r3, #28]
 8006606:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800660a:	2b00      	cmp	r3, #0
 800660c:	d003      	beq.n	8006616 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f887 	bl	8006722 <HAL_TIM_IC_CaptureCallback>
 8006614:	e005      	b.n	8006622 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 f879 	bl	800670e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f000 f88a 	bl	8006736 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	f003 0301 	and.w	r3, r3, #1
 8006632:	2b01      	cmp	r3, #1
 8006634:	d10e      	bne.n	8006654 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	f003 0301 	and.w	r3, r3, #1
 8006640:	2b01      	cmp	r3, #1
 8006642:	d107      	bne.n	8006654 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f06f 0201 	mvn.w	r2, #1
 800664c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f7fa fc62 	bl	8000f18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800665e:	2b80      	cmp	r3, #128	; 0x80
 8006660:	d10e      	bne.n	8006680 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800666c:	2b80      	cmp	r3, #128	; 0x80
 800666e:	d107      	bne.n	8006680 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f914 	bl	80068a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800668a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800668e:	d10e      	bne.n	80066ae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800669a:	2b80      	cmp	r3, #128	; 0x80
 800669c:	d107      	bne.n	80066ae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80066a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 f907 	bl	80068bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	691b      	ldr	r3, [r3, #16]
 80066b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b8:	2b40      	cmp	r3, #64	; 0x40
 80066ba:	d10e      	bne.n	80066da <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c6:	2b40      	cmp	r3, #64	; 0x40
 80066c8:	d107      	bne.n	80066da <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f838 	bl	800674a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	f003 0320 	and.w	r3, r3, #32
 80066e4:	2b20      	cmp	r3, #32
 80066e6:	d10e      	bne.n	8006706 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	f003 0320 	and.w	r3, r3, #32
 80066f2:	2b20      	cmp	r3, #32
 80066f4:	d107      	bne.n	8006706 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f06f 0220 	mvn.w	r2, #32
 80066fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 f8c7 	bl	8006894 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006706:	bf00      	nop
 8006708:	3708      	adds	r7, #8
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800670e:	b480      	push	{r7}
 8006710:	b083      	sub	sp, #12
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006716:	bf00      	nop
 8006718:	370c      	adds	r7, #12
 800671a:	46bd      	mov	sp, r7
 800671c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006720:	4770      	bx	lr

08006722 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006722:	b480      	push	{r7}
 8006724:	b083      	sub	sp, #12
 8006726:	af00      	add	r7, sp, #0
 8006728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800672a:	bf00      	nop
 800672c:	370c      	adds	r7, #12
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr

08006736 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006736:	b480      	push	{r7}
 8006738:	b083      	sub	sp, #12
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800673e:	bf00      	nop
 8006740:	370c      	adds	r7, #12
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr

0800674a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800674a:	b480      	push	{r7}
 800674c:	b083      	sub	sp, #12
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006752:	bf00      	nop
 8006754:	370c      	adds	r7, #12
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
	...

08006760 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006760:	b480      	push	{r7}
 8006762:	b085      	sub	sp, #20
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a40      	ldr	r2, [pc, #256]	; (8006874 <TIM_Base_SetConfig+0x114>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d013      	beq.n	80067a0 <TIM_Base_SetConfig+0x40>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800677e:	d00f      	beq.n	80067a0 <TIM_Base_SetConfig+0x40>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a3d      	ldr	r2, [pc, #244]	; (8006878 <TIM_Base_SetConfig+0x118>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d00b      	beq.n	80067a0 <TIM_Base_SetConfig+0x40>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a3c      	ldr	r2, [pc, #240]	; (800687c <TIM_Base_SetConfig+0x11c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d007      	beq.n	80067a0 <TIM_Base_SetConfig+0x40>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a3b      	ldr	r2, [pc, #236]	; (8006880 <TIM_Base_SetConfig+0x120>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d003      	beq.n	80067a0 <TIM_Base_SetConfig+0x40>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a3a      	ldr	r2, [pc, #232]	; (8006884 <TIM_Base_SetConfig+0x124>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d108      	bne.n	80067b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a2f      	ldr	r2, [pc, #188]	; (8006874 <TIM_Base_SetConfig+0x114>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d01f      	beq.n	80067fa <TIM_Base_SetConfig+0x9a>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067c0:	d01b      	beq.n	80067fa <TIM_Base_SetConfig+0x9a>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a2c      	ldr	r2, [pc, #176]	; (8006878 <TIM_Base_SetConfig+0x118>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d017      	beq.n	80067fa <TIM_Base_SetConfig+0x9a>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a2b      	ldr	r2, [pc, #172]	; (800687c <TIM_Base_SetConfig+0x11c>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d013      	beq.n	80067fa <TIM_Base_SetConfig+0x9a>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a2a      	ldr	r2, [pc, #168]	; (8006880 <TIM_Base_SetConfig+0x120>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d00f      	beq.n	80067fa <TIM_Base_SetConfig+0x9a>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a29      	ldr	r2, [pc, #164]	; (8006884 <TIM_Base_SetConfig+0x124>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d00b      	beq.n	80067fa <TIM_Base_SetConfig+0x9a>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a28      	ldr	r2, [pc, #160]	; (8006888 <TIM_Base_SetConfig+0x128>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d007      	beq.n	80067fa <TIM_Base_SetConfig+0x9a>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a27      	ldr	r2, [pc, #156]	; (800688c <TIM_Base_SetConfig+0x12c>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d003      	beq.n	80067fa <TIM_Base_SetConfig+0x9a>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a26      	ldr	r2, [pc, #152]	; (8006890 <TIM_Base_SetConfig+0x130>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d108      	bne.n	800680c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006800:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	4313      	orrs	r3, r2
 800680a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	4313      	orrs	r3, r2
 8006818:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	689a      	ldr	r2, [r3, #8]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a10      	ldr	r2, [pc, #64]	; (8006874 <TIM_Base_SetConfig+0x114>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d00f      	beq.n	8006858 <TIM_Base_SetConfig+0xf8>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a12      	ldr	r2, [pc, #72]	; (8006884 <TIM_Base_SetConfig+0x124>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d00b      	beq.n	8006858 <TIM_Base_SetConfig+0xf8>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a11      	ldr	r2, [pc, #68]	; (8006888 <TIM_Base_SetConfig+0x128>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d007      	beq.n	8006858 <TIM_Base_SetConfig+0xf8>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a10      	ldr	r2, [pc, #64]	; (800688c <TIM_Base_SetConfig+0x12c>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d003      	beq.n	8006858 <TIM_Base_SetConfig+0xf8>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a0f      	ldr	r2, [pc, #60]	; (8006890 <TIM_Base_SetConfig+0x130>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d103      	bne.n	8006860 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	691a      	ldr	r2, [r3, #16]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	615a      	str	r2, [r3, #20]
}
 8006866:	bf00      	nop
 8006868:	3714      	adds	r7, #20
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	40010000 	.word	0x40010000
 8006878:	40000400 	.word	0x40000400
 800687c:	40000800 	.word	0x40000800
 8006880:	40000c00 	.word	0x40000c00
 8006884:	40010400 	.word	0x40010400
 8006888:	40014000 	.word	0x40014000
 800688c:	40014400 	.word	0x40014400
 8006890:	40014800 	.word	0x40014800

08006894 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800689c:	bf00      	nop
 800689e:	370c      	adds	r7, #12
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80068bc:	b480      	push	{r7}
 80068be:	b083      	sub	sp, #12
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80068c4:	bf00      	nop
 80068c6:	370c      	adds	r7, #12
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d101      	bne.n	80068e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e042      	b.n	8006968 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d106      	bne.n	80068fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f7fa fcb9 	bl	800126c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2224      	movs	r2, #36	; 0x24
 80068fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f022 0201 	bic.w	r2, r2, #1
 8006910:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f8c4 	bl	8006aa0 <UART_SetConfig>
 8006918:	4603      	mov	r3, r0
 800691a:	2b01      	cmp	r3, #1
 800691c:	d101      	bne.n	8006922 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e022      	b.n	8006968 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006926:	2b00      	cmp	r3, #0
 8006928:	d002      	beq.n	8006930 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f002 fa36 	bl	8008d9c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	685a      	ldr	r2, [r3, #4]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800693e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	689a      	ldr	r2, [r3, #8]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800694e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f042 0201 	orr.w	r2, r2, #1
 800695e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f002 fabd 	bl	8008ee0 <UART_CheckIdleState>
 8006966:	4603      	mov	r3, r0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3708      	adds	r7, #8
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b08a      	sub	sp, #40	; 0x28
 8006974:	af02      	add	r7, sp, #8
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	60b9      	str	r1, [r7, #8]
 800697a:	603b      	str	r3, [r7, #0]
 800697c:	4613      	mov	r3, r2
 800697e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006986:	2b20      	cmp	r3, #32
 8006988:	f040 8083 	bne.w	8006a92 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d002      	beq.n	8006998 <HAL_UART_Transmit+0x28>
 8006992:	88fb      	ldrh	r3, [r7, #6]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d101      	bne.n	800699c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e07b      	b.n	8006a94 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d101      	bne.n	80069aa <HAL_UART_Transmit+0x3a>
 80069a6:	2302      	movs	r3, #2
 80069a8:	e074      	b.n	8006a94 <HAL_UART_Transmit+0x124>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2221      	movs	r2, #33	; 0x21
 80069be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80069c2:	f7fa ff01 	bl	80017c8 <HAL_GetTick>
 80069c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	88fa      	ldrh	r2, [r7, #6]
 80069cc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	88fa      	ldrh	r2, [r7, #6]
 80069d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069e0:	d108      	bne.n	80069f4 <HAL_UART_Transmit+0x84>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d104      	bne.n	80069f4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80069ea:	2300      	movs	r3, #0
 80069ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	61bb      	str	r3, [r7, #24]
 80069f2:	e003      	b.n	80069fc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069f8:	2300      	movs	r3, #0
 80069fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80069fc:	e02c      	b.n	8006a58 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	9300      	str	r3, [sp, #0]
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	2200      	movs	r2, #0
 8006a06:	2180      	movs	r1, #128	; 0x80
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f002 fab1 	bl	8008f70 <UART_WaitOnFlagUntilTimeout>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d001      	beq.n	8006a18 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8006a14:	2303      	movs	r3, #3
 8006a16:	e03d      	b.n	8006a94 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d10b      	bne.n	8006a36 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a1e:	69bb      	ldr	r3, [r7, #24]
 8006a20:	881b      	ldrh	r3, [r3, #0]
 8006a22:	461a      	mov	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a2c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	3302      	adds	r3, #2
 8006a32:	61bb      	str	r3, [r7, #24]
 8006a34:	e007      	b.n	8006a46 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	781a      	ldrb	r2, [r3, #0]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	3301      	adds	r3, #1
 8006a44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	b29a      	uxth	r2, r3
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1cc      	bne.n	80069fe <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	9300      	str	r3, [sp, #0]
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	2140      	movs	r1, #64	; 0x40
 8006a6e:	68f8      	ldr	r0, [r7, #12]
 8006a70:	f002 fa7e 	bl	8008f70 <UART_WaitOnFlagUntilTimeout>
 8006a74:	4603      	mov	r3, r0
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d001      	beq.n	8006a7e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e00a      	b.n	8006a94 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2220      	movs	r2, #32
 8006a82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    __HAL_UNLOCK(huart);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	e000      	b.n	8006a94 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8006a92:	2302      	movs	r3, #2
  }
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3720      	adds	r7, #32
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	0000      	movs	r0, r0
	...

08006aa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006aa0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006aa4:	b090      	sub	sp, #64	; 0x40
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_StatusTypeDef ret               = HAL_OK;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	689a      	ldr	r2, [r3, #8]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	695b      	ldr	r3, [r3, #20]
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	63fb      	str	r3, [r7, #60]	; 0x3c
  tmpreg |= (uint32_t)huart->FifoMode;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ad4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	4bc1      	ldr	r3, [pc, #772]	; (8006de8 <UART_SetConfig+0x348>)
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	6812      	ldr	r2, [r2, #0]
 8006ae8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006aea:	430b      	orrs	r3, r1
 8006aec:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68da      	ldr	r2, [r3, #12]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	430a      	orrs	r2, r1
 8006b02:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	699b      	ldr	r3, [r3, #24]
 8006b08:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4ab7      	ldr	r2, [pc, #732]	; (8006dec <UART_SetConfig+0x34c>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d004      	beq.n	8006b1e <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a1b      	ldr	r3, [r3, #32]
 8006b18:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	689a      	ldr	r2, [r3, #8]
 8006b24:	4bb2      	ldr	r3, [pc, #712]	; (8006df0 <UART_SetConfig+0x350>)
 8006b26:	4013      	ands	r3, r2
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	6812      	ldr	r2, [r2, #0]
 8006b2c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b2e:	430b      	orrs	r3, r1
 8006b30:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b38:	f023 010f 	bic.w	r1, r3, #15
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	430a      	orrs	r2, r1
 8006b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4aa9      	ldr	r2, [pc, #676]	; (8006df4 <UART_SetConfig+0x354>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d177      	bne.n	8006c42 <UART_SetConfig+0x1a2>
 8006b52:	4ba9      	ldr	r3, [pc, #676]	; (8006df8 <UART_SetConfig+0x358>)
 8006b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b56:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b5a:	2b28      	cmp	r3, #40	; 0x28
 8006b5c:	d86c      	bhi.n	8006c38 <UART_SetConfig+0x198>
 8006b5e:	a201      	add	r2, pc, #4	; (adr r2, 8006b64 <UART_SetConfig+0xc4>)
 8006b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b64:	08006c09 	.word	0x08006c09
 8006b68:	08006c39 	.word	0x08006c39
 8006b6c:	08006c39 	.word	0x08006c39
 8006b70:	08006c39 	.word	0x08006c39
 8006b74:	08006c39 	.word	0x08006c39
 8006b78:	08006c39 	.word	0x08006c39
 8006b7c:	08006c39 	.word	0x08006c39
 8006b80:	08006c39 	.word	0x08006c39
 8006b84:	08006c11 	.word	0x08006c11
 8006b88:	08006c39 	.word	0x08006c39
 8006b8c:	08006c39 	.word	0x08006c39
 8006b90:	08006c39 	.word	0x08006c39
 8006b94:	08006c39 	.word	0x08006c39
 8006b98:	08006c39 	.word	0x08006c39
 8006b9c:	08006c39 	.word	0x08006c39
 8006ba0:	08006c39 	.word	0x08006c39
 8006ba4:	08006c19 	.word	0x08006c19
 8006ba8:	08006c39 	.word	0x08006c39
 8006bac:	08006c39 	.word	0x08006c39
 8006bb0:	08006c39 	.word	0x08006c39
 8006bb4:	08006c39 	.word	0x08006c39
 8006bb8:	08006c39 	.word	0x08006c39
 8006bbc:	08006c39 	.word	0x08006c39
 8006bc0:	08006c39 	.word	0x08006c39
 8006bc4:	08006c21 	.word	0x08006c21
 8006bc8:	08006c39 	.word	0x08006c39
 8006bcc:	08006c39 	.word	0x08006c39
 8006bd0:	08006c39 	.word	0x08006c39
 8006bd4:	08006c39 	.word	0x08006c39
 8006bd8:	08006c39 	.word	0x08006c39
 8006bdc:	08006c39 	.word	0x08006c39
 8006be0:	08006c39 	.word	0x08006c39
 8006be4:	08006c29 	.word	0x08006c29
 8006be8:	08006c39 	.word	0x08006c39
 8006bec:	08006c39 	.word	0x08006c39
 8006bf0:	08006c39 	.word	0x08006c39
 8006bf4:	08006c39 	.word	0x08006c39
 8006bf8:	08006c39 	.word	0x08006c39
 8006bfc:	08006c39 	.word	0x08006c39
 8006c00:	08006c39 	.word	0x08006c39
 8006c04:	08006c31 	.word	0x08006c31
 8006c08:	2301      	movs	r3, #1
 8006c0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c0e:	e233      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c10:	2304      	movs	r3, #4
 8006c12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c16:	e22f      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c18:	2308      	movs	r3, #8
 8006c1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c1e:	e22b      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c20:	2310      	movs	r3, #16
 8006c22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c26:	e227      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c28:	2320      	movs	r3, #32
 8006c2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c2e:	e223      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c30:	2340      	movs	r3, #64	; 0x40
 8006c32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c36:	e21f      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c38:	2380      	movs	r3, #128	; 0x80
 8006c3a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c3e:	bf00      	nop
 8006c40:	e21a      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a6d      	ldr	r2, [pc, #436]	; (8006dfc <UART_SetConfig+0x35c>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d132      	bne.n	8006cb2 <UART_SetConfig+0x212>
 8006c4c:	4b6a      	ldr	r3, [pc, #424]	; (8006df8 <UART_SetConfig+0x358>)
 8006c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c50:	f003 0307 	and.w	r3, r3, #7
 8006c54:	2b05      	cmp	r3, #5
 8006c56:	d827      	bhi.n	8006ca8 <UART_SetConfig+0x208>
 8006c58:	a201      	add	r2, pc, #4	; (adr r2, 8006c60 <UART_SetConfig+0x1c0>)
 8006c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c5e:	bf00      	nop
 8006c60:	08006c79 	.word	0x08006c79
 8006c64:	08006c81 	.word	0x08006c81
 8006c68:	08006c89 	.word	0x08006c89
 8006c6c:	08006c91 	.word	0x08006c91
 8006c70:	08006c99 	.word	0x08006c99
 8006c74:	08006ca1 	.word	0x08006ca1
 8006c78:	2300      	movs	r3, #0
 8006c7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c7e:	e1fb      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c80:	2304      	movs	r3, #4
 8006c82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c86:	e1f7      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c88:	2308      	movs	r3, #8
 8006c8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c8e:	e1f3      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c90:	2310      	movs	r3, #16
 8006c92:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c96:	e1ef      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006c98:	2320      	movs	r3, #32
 8006c9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c9e:	e1eb      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006ca0:	2340      	movs	r3, #64	; 0x40
 8006ca2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006ca6:	e1e7      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006ca8:	2380      	movs	r3, #128	; 0x80
 8006caa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006cae:	bf00      	nop
 8006cb0:	e1e2      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a52      	ldr	r2, [pc, #328]	; (8006e00 <UART_SetConfig+0x360>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d132      	bne.n	8006d22 <UART_SetConfig+0x282>
 8006cbc:	4b4e      	ldr	r3, [pc, #312]	; (8006df8 <UART_SetConfig+0x358>)
 8006cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cc0:	f003 0307 	and.w	r3, r3, #7
 8006cc4:	2b05      	cmp	r3, #5
 8006cc6:	d827      	bhi.n	8006d18 <UART_SetConfig+0x278>
 8006cc8:	a201      	add	r2, pc, #4	; (adr r2, 8006cd0 <UART_SetConfig+0x230>)
 8006cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cce:	bf00      	nop
 8006cd0:	08006ce9 	.word	0x08006ce9
 8006cd4:	08006cf1 	.word	0x08006cf1
 8006cd8:	08006cf9 	.word	0x08006cf9
 8006cdc:	08006d01 	.word	0x08006d01
 8006ce0:	08006d09 	.word	0x08006d09
 8006ce4:	08006d11 	.word	0x08006d11
 8006ce8:	2300      	movs	r3, #0
 8006cea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006cee:	e1c3      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006cf0:	2304      	movs	r3, #4
 8006cf2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006cf6:	e1bf      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006cf8:	2308      	movs	r3, #8
 8006cfa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006cfe:	e1bb      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d00:	2310      	movs	r3, #16
 8006d02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d06:	e1b7      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d08:	2320      	movs	r3, #32
 8006d0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d0e:	e1b3      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d10:	2340      	movs	r3, #64	; 0x40
 8006d12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d16:	e1af      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d18:	2380      	movs	r3, #128	; 0x80
 8006d1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d1e:	bf00      	nop
 8006d20:	e1aa      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a37      	ldr	r2, [pc, #220]	; (8006e04 <UART_SetConfig+0x364>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d132      	bne.n	8006d92 <UART_SetConfig+0x2f2>
 8006d2c:	4b32      	ldr	r3, [pc, #200]	; (8006df8 <UART_SetConfig+0x358>)
 8006d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d30:	f003 0307 	and.w	r3, r3, #7
 8006d34:	2b05      	cmp	r3, #5
 8006d36:	d827      	bhi.n	8006d88 <UART_SetConfig+0x2e8>
 8006d38:	a201      	add	r2, pc, #4	; (adr r2, 8006d40 <UART_SetConfig+0x2a0>)
 8006d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d3e:	bf00      	nop
 8006d40:	08006d59 	.word	0x08006d59
 8006d44:	08006d61 	.word	0x08006d61
 8006d48:	08006d69 	.word	0x08006d69
 8006d4c:	08006d71 	.word	0x08006d71
 8006d50:	08006d79 	.word	0x08006d79
 8006d54:	08006d81 	.word	0x08006d81
 8006d58:	2300      	movs	r3, #0
 8006d5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d5e:	e18b      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d60:	2304      	movs	r3, #4
 8006d62:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d66:	e187      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d68:	2308      	movs	r3, #8
 8006d6a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d6e:	e183      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d70:	2310      	movs	r3, #16
 8006d72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d76:	e17f      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d78:	2320      	movs	r3, #32
 8006d7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d7e:	e17b      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d80:	2340      	movs	r3, #64	; 0x40
 8006d82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d86:	e177      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d88:	2380      	movs	r3, #128	; 0x80
 8006d8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d8e:	bf00      	nop
 8006d90:	e172      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a1c      	ldr	r2, [pc, #112]	; (8006e08 <UART_SetConfig+0x368>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d144      	bne.n	8006e26 <UART_SetConfig+0x386>
 8006d9c:	4b16      	ldr	r3, [pc, #88]	; (8006df8 <UART_SetConfig+0x358>)
 8006d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006da0:	f003 0307 	and.w	r3, r3, #7
 8006da4:	2b05      	cmp	r3, #5
 8006da6:	d839      	bhi.n	8006e1c <UART_SetConfig+0x37c>
 8006da8:	a201      	add	r2, pc, #4	; (adr r2, 8006db0 <UART_SetConfig+0x310>)
 8006daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dae:	bf00      	nop
 8006db0:	08006dc9 	.word	0x08006dc9
 8006db4:	08006dd1 	.word	0x08006dd1
 8006db8:	08006dd9 	.word	0x08006dd9
 8006dbc:	08006de1 	.word	0x08006de1
 8006dc0:	08006e0d 	.word	0x08006e0d
 8006dc4:	08006e15 	.word	0x08006e15
 8006dc8:	2300      	movs	r3, #0
 8006dca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006dce:	e153      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006dd0:	2304      	movs	r3, #4
 8006dd2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006dd6:	e14f      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006dd8:	2308      	movs	r3, #8
 8006dda:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006dde:	e14b      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006de0:	2310      	movs	r3, #16
 8006de2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006de6:	e147      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006de8:	cfff69f3 	.word	0xcfff69f3
 8006dec:	58000c00 	.word	0x58000c00
 8006df0:	11fff4ff 	.word	0x11fff4ff
 8006df4:	40011000 	.word	0x40011000
 8006df8:	58024400 	.word	0x58024400
 8006dfc:	40004400 	.word	0x40004400
 8006e00:	40004800 	.word	0x40004800
 8006e04:	40004c00 	.word	0x40004c00
 8006e08:	40005000 	.word	0x40005000
 8006e0c:	2320      	movs	r3, #32
 8006e0e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006e12:	e131      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006e14:	2340      	movs	r3, #64	; 0x40
 8006e16:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006e1a:	e12d      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006e1c:	2380      	movs	r3, #128	; 0x80
 8006e1e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006e22:	bf00      	nop
 8006e24:	e128      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4ac3      	ldr	r2, [pc, #780]	; (8007138 <UART_SetConfig+0x698>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d178      	bne.n	8006f22 <UART_SetConfig+0x482>
 8006e30:	4bc2      	ldr	r3, [pc, #776]	; (800713c <UART_SetConfig+0x69c>)
 8006e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e38:	2b28      	cmp	r3, #40	; 0x28
 8006e3a:	d86d      	bhi.n	8006f18 <UART_SetConfig+0x478>
 8006e3c:	a201      	add	r2, pc, #4	; (adr r2, 8006e44 <UART_SetConfig+0x3a4>)
 8006e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e42:	bf00      	nop
 8006e44:	08006ee9 	.word	0x08006ee9
 8006e48:	08006f19 	.word	0x08006f19
 8006e4c:	08006f19 	.word	0x08006f19
 8006e50:	08006f19 	.word	0x08006f19
 8006e54:	08006f19 	.word	0x08006f19
 8006e58:	08006f19 	.word	0x08006f19
 8006e5c:	08006f19 	.word	0x08006f19
 8006e60:	08006f19 	.word	0x08006f19
 8006e64:	08006ef1 	.word	0x08006ef1
 8006e68:	08006f19 	.word	0x08006f19
 8006e6c:	08006f19 	.word	0x08006f19
 8006e70:	08006f19 	.word	0x08006f19
 8006e74:	08006f19 	.word	0x08006f19
 8006e78:	08006f19 	.word	0x08006f19
 8006e7c:	08006f19 	.word	0x08006f19
 8006e80:	08006f19 	.word	0x08006f19
 8006e84:	08006ef9 	.word	0x08006ef9
 8006e88:	08006f19 	.word	0x08006f19
 8006e8c:	08006f19 	.word	0x08006f19
 8006e90:	08006f19 	.word	0x08006f19
 8006e94:	08006f19 	.word	0x08006f19
 8006e98:	08006f19 	.word	0x08006f19
 8006e9c:	08006f19 	.word	0x08006f19
 8006ea0:	08006f19 	.word	0x08006f19
 8006ea4:	08006f01 	.word	0x08006f01
 8006ea8:	08006f19 	.word	0x08006f19
 8006eac:	08006f19 	.word	0x08006f19
 8006eb0:	08006f19 	.word	0x08006f19
 8006eb4:	08006f19 	.word	0x08006f19
 8006eb8:	08006f19 	.word	0x08006f19
 8006ebc:	08006f19 	.word	0x08006f19
 8006ec0:	08006f19 	.word	0x08006f19
 8006ec4:	08006f09 	.word	0x08006f09
 8006ec8:	08006f19 	.word	0x08006f19
 8006ecc:	08006f19 	.word	0x08006f19
 8006ed0:	08006f19 	.word	0x08006f19
 8006ed4:	08006f19 	.word	0x08006f19
 8006ed8:	08006f19 	.word	0x08006f19
 8006edc:	08006f19 	.word	0x08006f19
 8006ee0:	08006f19 	.word	0x08006f19
 8006ee4:	08006f11 	.word	0x08006f11
 8006ee8:	2301      	movs	r3, #1
 8006eea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006eee:	e0c3      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006ef0:	2304      	movs	r3, #4
 8006ef2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006ef6:	e0bf      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006ef8:	2308      	movs	r3, #8
 8006efa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006efe:	e0bb      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f00:	2310      	movs	r3, #16
 8006f02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f06:	e0b7      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f08:	2320      	movs	r3, #32
 8006f0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f0e:	e0b3      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f10:	2340      	movs	r3, #64	; 0x40
 8006f12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f16:	e0af      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f18:	2380      	movs	r3, #128	; 0x80
 8006f1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f1e:	bf00      	nop
 8006f20:	e0aa      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a86      	ldr	r2, [pc, #536]	; (8007140 <UART_SetConfig+0x6a0>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d132      	bne.n	8006f92 <UART_SetConfig+0x4f2>
 8006f2c:	4b83      	ldr	r3, [pc, #524]	; (800713c <UART_SetConfig+0x69c>)
 8006f2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f30:	f003 0307 	and.w	r3, r3, #7
 8006f34:	2b05      	cmp	r3, #5
 8006f36:	d827      	bhi.n	8006f88 <UART_SetConfig+0x4e8>
 8006f38:	a201      	add	r2, pc, #4	; (adr r2, 8006f40 <UART_SetConfig+0x4a0>)
 8006f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3e:	bf00      	nop
 8006f40:	08006f59 	.word	0x08006f59
 8006f44:	08006f61 	.word	0x08006f61
 8006f48:	08006f69 	.word	0x08006f69
 8006f4c:	08006f71 	.word	0x08006f71
 8006f50:	08006f79 	.word	0x08006f79
 8006f54:	08006f81 	.word	0x08006f81
 8006f58:	2300      	movs	r3, #0
 8006f5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f5e:	e08b      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f60:	2304      	movs	r3, #4
 8006f62:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f66:	e087      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f68:	2308      	movs	r3, #8
 8006f6a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f6e:	e083      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f70:	2310      	movs	r3, #16
 8006f72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f76:	e07f      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f78:	2320      	movs	r3, #32
 8006f7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f7e:	e07b      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f80:	2340      	movs	r3, #64	; 0x40
 8006f82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f86:	e077      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f88:	2380      	movs	r3, #128	; 0x80
 8006f8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f8e:	bf00      	nop
 8006f90:	e072      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a6b      	ldr	r2, [pc, #428]	; (8007144 <UART_SetConfig+0x6a4>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d132      	bne.n	8007002 <UART_SetConfig+0x562>
 8006f9c:	4b67      	ldr	r3, [pc, #412]	; (800713c <UART_SetConfig+0x69c>)
 8006f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fa0:	f003 0307 	and.w	r3, r3, #7
 8006fa4:	2b05      	cmp	r3, #5
 8006fa6:	d827      	bhi.n	8006ff8 <UART_SetConfig+0x558>
 8006fa8:	a201      	add	r2, pc, #4	; (adr r2, 8006fb0 <UART_SetConfig+0x510>)
 8006faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fae:	bf00      	nop
 8006fb0:	08006fc9 	.word	0x08006fc9
 8006fb4:	08006fd1 	.word	0x08006fd1
 8006fb8:	08006fd9 	.word	0x08006fd9
 8006fbc:	08006fe1 	.word	0x08006fe1
 8006fc0:	08006fe9 	.word	0x08006fe9
 8006fc4:	08006ff1 	.word	0x08006ff1
 8006fc8:	2300      	movs	r3, #0
 8006fca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006fce:	e053      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006fd0:	2304      	movs	r3, #4
 8006fd2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006fd6:	e04f      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006fd8:	2308      	movs	r3, #8
 8006fda:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006fde:	e04b      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006fe0:	2310      	movs	r3, #16
 8006fe2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006fe6:	e047      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006fe8:	2320      	movs	r3, #32
 8006fea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006fee:	e043      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006ff0:	2340      	movs	r3, #64	; 0x40
 8006ff2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006ff6:	e03f      	b.n	8007078 <UART_SetConfig+0x5d8>
 8006ff8:	2380      	movs	r3, #128	; 0x80
 8006ffa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006ffe:	bf00      	nop
 8007000:	e03a      	b.n	8007078 <UART_SetConfig+0x5d8>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a50      	ldr	r2, [pc, #320]	; (8007148 <UART_SetConfig+0x6a8>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d132      	bne.n	8007072 <UART_SetConfig+0x5d2>
 800700c:	4b4b      	ldr	r3, [pc, #300]	; (800713c <UART_SetConfig+0x69c>)
 800700e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007010:	f003 0307 	and.w	r3, r3, #7
 8007014:	2b05      	cmp	r3, #5
 8007016:	d827      	bhi.n	8007068 <UART_SetConfig+0x5c8>
 8007018:	a201      	add	r2, pc, #4	; (adr r2, 8007020 <UART_SetConfig+0x580>)
 800701a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800701e:	bf00      	nop
 8007020:	08007039 	.word	0x08007039
 8007024:	08007041 	.word	0x08007041
 8007028:	08007049 	.word	0x08007049
 800702c:	08007051 	.word	0x08007051
 8007030:	08007059 	.word	0x08007059
 8007034:	08007061 	.word	0x08007061
 8007038:	2302      	movs	r3, #2
 800703a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800703e:	e01b      	b.n	8007078 <UART_SetConfig+0x5d8>
 8007040:	2304      	movs	r3, #4
 8007042:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007046:	e017      	b.n	8007078 <UART_SetConfig+0x5d8>
 8007048:	2308      	movs	r3, #8
 800704a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800704e:	e013      	b.n	8007078 <UART_SetConfig+0x5d8>
 8007050:	2310      	movs	r3, #16
 8007052:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007056:	e00f      	b.n	8007078 <UART_SetConfig+0x5d8>
 8007058:	2320      	movs	r3, #32
 800705a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800705e:	e00b      	b.n	8007078 <UART_SetConfig+0x5d8>
 8007060:	2340      	movs	r3, #64	; 0x40
 8007062:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007066:	e007      	b.n	8007078 <UART_SetConfig+0x5d8>
 8007068:	2380      	movs	r3, #128	; 0x80
 800706a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800706e:	bf00      	nop
 8007070:	e002      	b.n	8007078 <UART_SetConfig+0x5d8>
 8007072:	2380      	movs	r3, #128	; 0x80
 8007074:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a32      	ldr	r2, [pc, #200]	; (8007148 <UART_SetConfig+0x6a8>)
 800707e:	4293      	cmp	r3, r2
 8007080:	f040 86f7 	bne.w	8007e72 <UART_SetConfig+0x13d2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007084:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007088:	2b08      	cmp	r3, #8
 800708a:	f000 80c0 	beq.w	800720e <UART_SetConfig+0x76e>
 800708e:	2b08      	cmp	r3, #8
 8007090:	dc04      	bgt.n	800709c <UART_SetConfig+0x5fc>
 8007092:	2b02      	cmp	r3, #2
 8007094:	d00c      	beq.n	80070b0 <UART_SetConfig+0x610>
 8007096:	2b04      	cmp	r3, #4
 8007098:	d065      	beq.n	8007166 <UART_SetConfig+0x6c6>
 800709a:	e27a      	b.n	8007592 <UART_SetConfig+0xaf2>
 800709c:	2b20      	cmp	r3, #32
 800709e:	f000 81b0 	beq.w	8007402 <UART_SetConfig+0x962>
 80070a2:	2b40      	cmp	r3, #64	; 0x40
 80070a4:	f000 821e 	beq.w	80074e4 <UART_SetConfig+0xa44>
 80070a8:	2b10      	cmp	r3, #16
 80070aa:	f000 8104 	beq.w	80072b6 <UART_SetConfig+0x816>
 80070ae:	e270      	b.n	8007592 <UART_SetConfig+0xaf2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        lpuart_ker_ck_pres = (HAL_RCCEx_GetD3PCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80070b0:	f7fe fd9c 	bl	8005bec <HAL_RCCEx_GetD3PCLK1Freq>
 80070b4:	4602      	mov	r2, r0
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d04e      	beq.n	800715c <UART_SetConfig+0x6bc>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d048      	beq.n	8007158 <UART_SetConfig+0x6b8>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d042      	beq.n	8007154 <UART_SetConfig+0x6b4>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d2:	2b03      	cmp	r3, #3
 80070d4:	d03c      	beq.n	8007150 <UART_SetConfig+0x6b0>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070da:	2b04      	cmp	r3, #4
 80070dc:	d036      	beq.n	800714c <UART_SetConfig+0x6ac>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e2:	2b05      	cmp	r3, #5
 80070e4:	d026      	beq.n	8007134 <UART_SetConfig+0x694>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ea:	2b06      	cmp	r3, #6
 80070ec:	d020      	beq.n	8007130 <UART_SetConfig+0x690>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f2:	2b07      	cmp	r3, #7
 80070f4:	d01a      	beq.n	800712c <UART_SetConfig+0x68c>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070fa:	2b08      	cmp	r3, #8
 80070fc:	d014      	beq.n	8007128 <UART_SetConfig+0x688>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007102:	2b09      	cmp	r3, #9
 8007104:	d00e      	beq.n	8007124 <UART_SetConfig+0x684>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710a:	2b0a      	cmp	r3, #10
 800710c:	d008      	beq.n	8007120 <UART_SetConfig+0x680>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007112:	2b0b      	cmp	r3, #11
 8007114:	d102      	bne.n	800711c <UART_SetConfig+0x67c>
 8007116:	f44f 7380 	mov.w	r3, #256	; 0x100
 800711a:	e020      	b.n	800715e <UART_SetConfig+0x6be>
 800711c:	2301      	movs	r3, #1
 800711e:	e01e      	b.n	800715e <UART_SetConfig+0x6be>
 8007120:	2380      	movs	r3, #128	; 0x80
 8007122:	e01c      	b.n	800715e <UART_SetConfig+0x6be>
 8007124:	2340      	movs	r3, #64	; 0x40
 8007126:	e01a      	b.n	800715e <UART_SetConfig+0x6be>
 8007128:	2320      	movs	r3, #32
 800712a:	e018      	b.n	800715e <UART_SetConfig+0x6be>
 800712c:	2310      	movs	r3, #16
 800712e:	e016      	b.n	800715e <UART_SetConfig+0x6be>
 8007130:	230c      	movs	r3, #12
 8007132:	e014      	b.n	800715e <UART_SetConfig+0x6be>
 8007134:	230a      	movs	r3, #10
 8007136:	e012      	b.n	800715e <UART_SetConfig+0x6be>
 8007138:	40011400 	.word	0x40011400
 800713c:	58024400 	.word	0x58024400
 8007140:	40007800 	.word	0x40007800
 8007144:	40007c00 	.word	0x40007c00
 8007148:	58000c00 	.word	0x58000c00
 800714c:	2308      	movs	r3, #8
 800714e:	e006      	b.n	800715e <UART_SetConfig+0x6be>
 8007150:	2306      	movs	r3, #6
 8007152:	e004      	b.n	800715e <UART_SetConfig+0x6be>
 8007154:	2304      	movs	r3, #4
 8007156:	e002      	b.n	800715e <UART_SetConfig+0x6be>
 8007158:	2302      	movs	r3, #2
 800715a:	e000      	b.n	800715e <UART_SetConfig+0x6be>
 800715c:	2301      	movs	r3, #1
 800715e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007162:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007164:	e219      	b.n	800759a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007166:	f107 0318 	add.w	r3, r7, #24
 800716a:	4618      	mov	r0, r3
 800716c:	f7fe fd54 	bl	8005c18 <HAL_RCCEx_GetPLL2ClockFreq>
        lpuart_ker_ck_pres = (pll2_clocks.PLL2_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007170:	69fa      	ldr	r2, [r7, #28]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007176:	2b00      	cmp	r3, #0
 8007178:	d044      	beq.n	8007204 <UART_SetConfig+0x764>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717e:	2b01      	cmp	r3, #1
 8007180:	d03e      	beq.n	8007200 <UART_SetConfig+0x760>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007186:	2b02      	cmp	r3, #2
 8007188:	d038      	beq.n	80071fc <UART_SetConfig+0x75c>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718e:	2b03      	cmp	r3, #3
 8007190:	d032      	beq.n	80071f8 <UART_SetConfig+0x758>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007196:	2b04      	cmp	r3, #4
 8007198:	d02c      	beq.n	80071f4 <UART_SetConfig+0x754>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719e:	2b05      	cmp	r3, #5
 80071a0:	d026      	beq.n	80071f0 <UART_SetConfig+0x750>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a6:	2b06      	cmp	r3, #6
 80071a8:	d020      	beq.n	80071ec <UART_SetConfig+0x74c>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ae:	2b07      	cmp	r3, #7
 80071b0:	d01a      	beq.n	80071e8 <UART_SetConfig+0x748>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	2b08      	cmp	r3, #8
 80071b8:	d014      	beq.n	80071e4 <UART_SetConfig+0x744>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071be:	2b09      	cmp	r3, #9
 80071c0:	d00e      	beq.n	80071e0 <UART_SetConfig+0x740>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c6:	2b0a      	cmp	r3, #10
 80071c8:	d008      	beq.n	80071dc <UART_SetConfig+0x73c>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ce:	2b0b      	cmp	r3, #11
 80071d0:	d102      	bne.n	80071d8 <UART_SetConfig+0x738>
 80071d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071d6:	e016      	b.n	8007206 <UART_SetConfig+0x766>
 80071d8:	2301      	movs	r3, #1
 80071da:	e014      	b.n	8007206 <UART_SetConfig+0x766>
 80071dc:	2380      	movs	r3, #128	; 0x80
 80071de:	e012      	b.n	8007206 <UART_SetConfig+0x766>
 80071e0:	2340      	movs	r3, #64	; 0x40
 80071e2:	e010      	b.n	8007206 <UART_SetConfig+0x766>
 80071e4:	2320      	movs	r3, #32
 80071e6:	e00e      	b.n	8007206 <UART_SetConfig+0x766>
 80071e8:	2310      	movs	r3, #16
 80071ea:	e00c      	b.n	8007206 <UART_SetConfig+0x766>
 80071ec:	230c      	movs	r3, #12
 80071ee:	e00a      	b.n	8007206 <UART_SetConfig+0x766>
 80071f0:	230a      	movs	r3, #10
 80071f2:	e008      	b.n	8007206 <UART_SetConfig+0x766>
 80071f4:	2308      	movs	r3, #8
 80071f6:	e006      	b.n	8007206 <UART_SetConfig+0x766>
 80071f8:	2306      	movs	r3, #6
 80071fa:	e004      	b.n	8007206 <UART_SetConfig+0x766>
 80071fc:	2304      	movs	r3, #4
 80071fe:	e002      	b.n	8007206 <UART_SetConfig+0x766>
 8007200:	2302      	movs	r3, #2
 8007202:	e000      	b.n	8007206 <UART_SetConfig+0x766>
 8007204:	2301      	movs	r3, #1
 8007206:	fbb2 f3f3 	udiv	r3, r2, r3
 800720a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800720c:	e1c5      	b.n	800759a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800720e:	f107 030c 	add.w	r3, r7, #12
 8007212:	4618      	mov	r0, r3
 8007214:	f7fe fe4c 	bl	8005eb0 <HAL_RCCEx_GetPLL3ClockFreq>
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007218:	693a      	ldr	r2, [r7, #16]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800721e:	2b00      	cmp	r3, #0
 8007220:	d044      	beq.n	80072ac <UART_SetConfig+0x80c>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007226:	2b01      	cmp	r3, #1
 8007228:	d03e      	beq.n	80072a8 <UART_SetConfig+0x808>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722e:	2b02      	cmp	r3, #2
 8007230:	d038      	beq.n	80072a4 <UART_SetConfig+0x804>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007236:	2b03      	cmp	r3, #3
 8007238:	d032      	beq.n	80072a0 <UART_SetConfig+0x800>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800723e:	2b04      	cmp	r3, #4
 8007240:	d02c      	beq.n	800729c <UART_SetConfig+0x7fc>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007246:	2b05      	cmp	r3, #5
 8007248:	d026      	beq.n	8007298 <UART_SetConfig+0x7f8>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724e:	2b06      	cmp	r3, #6
 8007250:	d020      	beq.n	8007294 <UART_SetConfig+0x7f4>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007256:	2b07      	cmp	r3, #7
 8007258:	d01a      	beq.n	8007290 <UART_SetConfig+0x7f0>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800725e:	2b08      	cmp	r3, #8
 8007260:	d014      	beq.n	800728c <UART_SetConfig+0x7ec>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007266:	2b09      	cmp	r3, #9
 8007268:	d00e      	beq.n	8007288 <UART_SetConfig+0x7e8>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726e:	2b0a      	cmp	r3, #10
 8007270:	d008      	beq.n	8007284 <UART_SetConfig+0x7e4>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007276:	2b0b      	cmp	r3, #11
 8007278:	d102      	bne.n	8007280 <UART_SetConfig+0x7e0>
 800727a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800727e:	e016      	b.n	80072ae <UART_SetConfig+0x80e>
 8007280:	2301      	movs	r3, #1
 8007282:	e014      	b.n	80072ae <UART_SetConfig+0x80e>
 8007284:	2380      	movs	r3, #128	; 0x80
 8007286:	e012      	b.n	80072ae <UART_SetConfig+0x80e>
 8007288:	2340      	movs	r3, #64	; 0x40
 800728a:	e010      	b.n	80072ae <UART_SetConfig+0x80e>
 800728c:	2320      	movs	r3, #32
 800728e:	e00e      	b.n	80072ae <UART_SetConfig+0x80e>
 8007290:	2310      	movs	r3, #16
 8007292:	e00c      	b.n	80072ae <UART_SetConfig+0x80e>
 8007294:	230c      	movs	r3, #12
 8007296:	e00a      	b.n	80072ae <UART_SetConfig+0x80e>
 8007298:	230a      	movs	r3, #10
 800729a:	e008      	b.n	80072ae <UART_SetConfig+0x80e>
 800729c:	2308      	movs	r3, #8
 800729e:	e006      	b.n	80072ae <UART_SetConfig+0x80e>
 80072a0:	2306      	movs	r3, #6
 80072a2:	e004      	b.n	80072ae <UART_SetConfig+0x80e>
 80072a4:	2304      	movs	r3, #4
 80072a6:	e002      	b.n	80072ae <UART_SetConfig+0x80e>
 80072a8:	2302      	movs	r3, #2
 80072aa:	e000      	b.n	80072ae <UART_SetConfig+0x80e>
 80072ac:	2301      	movs	r3, #1
 80072ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80072b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80072b4:	e171      	b.n	800759a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072b6:	4b7a      	ldr	r3, [pc, #488]	; (80074a0 <UART_SetConfig+0xa00>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 0320 	and.w	r3, r3, #32
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d054      	beq.n	800736c <UART_SetConfig+0x8cc>
        {
          lpuart_ker_ck_pres = ((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)) / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80072c2:	4b77      	ldr	r3, [pc, #476]	; (80074a0 <UART_SetConfig+0xa00>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	08db      	lsrs	r3, r3, #3
 80072c8:	f003 0303 	and.w	r3, r3, #3
 80072cc:	4a75      	ldr	r2, [pc, #468]	; (80074a4 <UART_SetConfig+0xa04>)
 80072ce:	40da      	lsrs	r2, r3
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d044      	beq.n	8007362 <UART_SetConfig+0x8c2>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d03e      	beq.n	800735e <UART_SetConfig+0x8be>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	d038      	beq.n	800735a <UART_SetConfig+0x8ba>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ec:	2b03      	cmp	r3, #3
 80072ee:	d032      	beq.n	8007356 <UART_SetConfig+0x8b6>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f4:	2b04      	cmp	r3, #4
 80072f6:	d02c      	beq.n	8007352 <UART_SetConfig+0x8b2>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072fc:	2b05      	cmp	r3, #5
 80072fe:	d026      	beq.n	800734e <UART_SetConfig+0x8ae>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007304:	2b06      	cmp	r3, #6
 8007306:	d020      	beq.n	800734a <UART_SetConfig+0x8aa>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730c:	2b07      	cmp	r3, #7
 800730e:	d01a      	beq.n	8007346 <UART_SetConfig+0x8a6>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007314:	2b08      	cmp	r3, #8
 8007316:	d014      	beq.n	8007342 <UART_SetConfig+0x8a2>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731c:	2b09      	cmp	r3, #9
 800731e:	d00e      	beq.n	800733e <UART_SetConfig+0x89e>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007324:	2b0a      	cmp	r3, #10
 8007326:	d008      	beq.n	800733a <UART_SetConfig+0x89a>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800732c:	2b0b      	cmp	r3, #11
 800732e:	d102      	bne.n	8007336 <UART_SetConfig+0x896>
 8007330:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007334:	e016      	b.n	8007364 <UART_SetConfig+0x8c4>
 8007336:	2301      	movs	r3, #1
 8007338:	e014      	b.n	8007364 <UART_SetConfig+0x8c4>
 800733a:	2380      	movs	r3, #128	; 0x80
 800733c:	e012      	b.n	8007364 <UART_SetConfig+0x8c4>
 800733e:	2340      	movs	r3, #64	; 0x40
 8007340:	e010      	b.n	8007364 <UART_SetConfig+0x8c4>
 8007342:	2320      	movs	r3, #32
 8007344:	e00e      	b.n	8007364 <UART_SetConfig+0x8c4>
 8007346:	2310      	movs	r3, #16
 8007348:	e00c      	b.n	8007364 <UART_SetConfig+0x8c4>
 800734a:	230c      	movs	r3, #12
 800734c:	e00a      	b.n	8007364 <UART_SetConfig+0x8c4>
 800734e:	230a      	movs	r3, #10
 8007350:	e008      	b.n	8007364 <UART_SetConfig+0x8c4>
 8007352:	2308      	movs	r3, #8
 8007354:	e006      	b.n	8007364 <UART_SetConfig+0x8c4>
 8007356:	2306      	movs	r3, #6
 8007358:	e004      	b.n	8007364 <UART_SetConfig+0x8c4>
 800735a:	2304      	movs	r3, #4
 800735c:	e002      	b.n	8007364 <UART_SetConfig+0x8c4>
 800735e:	2302      	movs	r3, #2
 8007360:	e000      	b.n	8007364 <UART_SetConfig+0x8c4>
 8007362:	2301      	movs	r3, #1
 8007364:	fbb2 f3f3 	udiv	r3, r2, r3
 8007368:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
        }
        break;
 800736a:	e116      	b.n	800759a <UART_SetConfig+0xafa>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007370:	2b00      	cmp	r3, #0
 8007372:	d043      	beq.n	80073fc <UART_SetConfig+0x95c>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007378:	2b01      	cmp	r3, #1
 800737a:	d03d      	beq.n	80073f8 <UART_SetConfig+0x958>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007380:	2b02      	cmp	r3, #2
 8007382:	d037      	beq.n	80073f4 <UART_SetConfig+0x954>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007388:	2b03      	cmp	r3, #3
 800738a:	d031      	beq.n	80073f0 <UART_SetConfig+0x950>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007390:	2b04      	cmp	r3, #4
 8007392:	d02b      	beq.n	80073ec <UART_SetConfig+0x94c>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007398:	2b05      	cmp	r3, #5
 800739a:	d025      	beq.n	80073e8 <UART_SetConfig+0x948>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a0:	2b06      	cmp	r3, #6
 80073a2:	d01f      	beq.n	80073e4 <UART_SetConfig+0x944>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a8:	2b07      	cmp	r3, #7
 80073aa:	d019      	beq.n	80073e0 <UART_SetConfig+0x940>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b0:	2b08      	cmp	r3, #8
 80073b2:	d013      	beq.n	80073dc <UART_SetConfig+0x93c>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b8:	2b09      	cmp	r3, #9
 80073ba:	d00d      	beq.n	80073d8 <UART_SetConfig+0x938>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c0:	2b0a      	cmp	r3, #10
 80073c2:	d007      	beq.n	80073d4 <UART_SetConfig+0x934>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c8:	2b0b      	cmp	r3, #11
 80073ca:	d101      	bne.n	80073d0 <UART_SetConfig+0x930>
 80073cc:	4b36      	ldr	r3, [pc, #216]	; (80074a8 <UART_SetConfig+0xa08>)
 80073ce:	e016      	b.n	80073fe <UART_SetConfig+0x95e>
 80073d0:	4b34      	ldr	r3, [pc, #208]	; (80074a4 <UART_SetConfig+0xa04>)
 80073d2:	e014      	b.n	80073fe <UART_SetConfig+0x95e>
 80073d4:	4b35      	ldr	r3, [pc, #212]	; (80074ac <UART_SetConfig+0xa0c>)
 80073d6:	e012      	b.n	80073fe <UART_SetConfig+0x95e>
 80073d8:	4b35      	ldr	r3, [pc, #212]	; (80074b0 <UART_SetConfig+0xa10>)
 80073da:	e010      	b.n	80073fe <UART_SetConfig+0x95e>
 80073dc:	4b35      	ldr	r3, [pc, #212]	; (80074b4 <UART_SetConfig+0xa14>)
 80073de:	e00e      	b.n	80073fe <UART_SetConfig+0x95e>
 80073e0:	4b35      	ldr	r3, [pc, #212]	; (80074b8 <UART_SetConfig+0xa18>)
 80073e2:	e00c      	b.n	80073fe <UART_SetConfig+0x95e>
 80073e4:	4b35      	ldr	r3, [pc, #212]	; (80074bc <UART_SetConfig+0xa1c>)
 80073e6:	e00a      	b.n	80073fe <UART_SetConfig+0x95e>
 80073e8:	4b35      	ldr	r3, [pc, #212]	; (80074c0 <UART_SetConfig+0xa20>)
 80073ea:	e008      	b.n	80073fe <UART_SetConfig+0x95e>
 80073ec:	4b35      	ldr	r3, [pc, #212]	; (80074c4 <UART_SetConfig+0xa24>)
 80073ee:	e006      	b.n	80073fe <UART_SetConfig+0x95e>
 80073f0:	4b35      	ldr	r3, [pc, #212]	; (80074c8 <UART_SetConfig+0xa28>)
 80073f2:	e004      	b.n	80073fe <UART_SetConfig+0x95e>
 80073f4:	4b35      	ldr	r3, [pc, #212]	; (80074cc <UART_SetConfig+0xa2c>)
 80073f6:	e002      	b.n	80073fe <UART_SetConfig+0x95e>
 80073f8:	4b35      	ldr	r3, [pc, #212]	; (80074d0 <UART_SetConfig+0xa30>)
 80073fa:	e000      	b.n	80073fe <UART_SetConfig+0x95e>
 80073fc:	4b29      	ldr	r3, [pc, #164]	; (80074a4 <UART_SetConfig+0xa04>)
 80073fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007400:	e0cb      	b.n	800759a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_CSI:
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007406:	2b00      	cmp	r3, #0
 8007408:	d046      	beq.n	8007498 <UART_SetConfig+0x9f8>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800740e:	2b01      	cmp	r3, #1
 8007410:	d040      	beq.n	8007494 <UART_SetConfig+0x9f4>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007416:	2b02      	cmp	r3, #2
 8007418:	d03a      	beq.n	8007490 <UART_SetConfig+0x9f0>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800741e:	2b03      	cmp	r3, #3
 8007420:	d034      	beq.n	800748c <UART_SetConfig+0x9ec>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007426:	2b04      	cmp	r3, #4
 8007428:	d02e      	beq.n	8007488 <UART_SetConfig+0x9e8>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800742e:	2b05      	cmp	r3, #5
 8007430:	d028      	beq.n	8007484 <UART_SetConfig+0x9e4>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007436:	2b06      	cmp	r3, #6
 8007438:	d022      	beq.n	8007480 <UART_SetConfig+0x9e0>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743e:	2b07      	cmp	r3, #7
 8007440:	d01c      	beq.n	800747c <UART_SetConfig+0x9dc>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007446:	2b08      	cmp	r3, #8
 8007448:	d016      	beq.n	8007478 <UART_SetConfig+0x9d8>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744e:	2b09      	cmp	r3, #9
 8007450:	d00f      	beq.n	8007472 <UART_SetConfig+0x9d2>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007456:	2b0a      	cmp	r3, #10
 8007458:	d008      	beq.n	800746c <UART_SetConfig+0x9cc>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745e:	2b0b      	cmp	r3, #11
 8007460:	d102      	bne.n	8007468 <UART_SetConfig+0x9c8>
 8007462:	f643 5309 	movw	r3, #15625	; 0x3d09
 8007466:	e018      	b.n	800749a <UART_SetConfig+0x9fa>
 8007468:	4b13      	ldr	r3, [pc, #76]	; (80074b8 <UART_SetConfig+0xa18>)
 800746a:	e016      	b.n	800749a <UART_SetConfig+0x9fa>
 800746c:	f647 2312 	movw	r3, #31250	; 0x7a12
 8007470:	e013      	b.n	800749a <UART_SetConfig+0x9fa>
 8007472:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007476:	e010      	b.n	800749a <UART_SetConfig+0x9fa>
 8007478:	4b16      	ldr	r3, [pc, #88]	; (80074d4 <UART_SetConfig+0xa34>)
 800747a:	e00e      	b.n	800749a <UART_SetConfig+0x9fa>
 800747c:	4b0a      	ldr	r3, [pc, #40]	; (80074a8 <UART_SetConfig+0xa08>)
 800747e:	e00c      	b.n	800749a <UART_SetConfig+0x9fa>
 8007480:	4b15      	ldr	r3, [pc, #84]	; (80074d8 <UART_SetConfig+0xa38>)
 8007482:	e00a      	b.n	800749a <UART_SetConfig+0x9fa>
 8007484:	4b15      	ldr	r3, [pc, #84]	; (80074dc <UART_SetConfig+0xa3c>)
 8007486:	e008      	b.n	800749a <UART_SetConfig+0x9fa>
 8007488:	4b08      	ldr	r3, [pc, #32]	; (80074ac <UART_SetConfig+0xa0c>)
 800748a:	e006      	b.n	800749a <UART_SetConfig+0x9fa>
 800748c:	4b14      	ldr	r3, [pc, #80]	; (80074e0 <UART_SetConfig+0xa40>)
 800748e:	e004      	b.n	800749a <UART_SetConfig+0x9fa>
 8007490:	4b07      	ldr	r3, [pc, #28]	; (80074b0 <UART_SetConfig+0xa10>)
 8007492:	e002      	b.n	800749a <UART_SetConfig+0x9fa>
 8007494:	4b07      	ldr	r3, [pc, #28]	; (80074b4 <UART_SetConfig+0xa14>)
 8007496:	e000      	b.n	800749a <UART_SetConfig+0x9fa>
 8007498:	4b07      	ldr	r3, [pc, #28]	; (80074b8 <UART_SetConfig+0xa18>)
 800749a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800749c:	e07d      	b.n	800759a <UART_SetConfig+0xafa>
 800749e:	bf00      	nop
 80074a0:	58024400 	.word	0x58024400
 80074a4:	03d09000 	.word	0x03d09000
 80074a8:	0003d090 	.word	0x0003d090
 80074ac:	0007a120 	.word	0x0007a120
 80074b0:	000f4240 	.word	0x000f4240
 80074b4:	001e8480 	.word	0x001e8480
 80074b8:	003d0900 	.word	0x003d0900
 80074bc:	00516155 	.word	0x00516155
 80074c0:	0061a800 	.word	0x0061a800
 80074c4:	007a1200 	.word	0x007a1200
 80074c8:	00a2c2aa 	.word	0x00a2c2aa
 80074cc:	00f42400 	.word	0x00f42400
 80074d0:	01e84800 	.word	0x01e84800
 80074d4:	0001e848 	.word	0x0001e848
 80074d8:	00051615 	.word	0x00051615
 80074dc:	00061a80 	.word	0x00061a80
 80074e0:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d04e      	beq.n	800758a <UART_SetConfig+0xaea>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d047      	beq.n	8007584 <UART_SetConfig+0xae4>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	d040      	beq.n	800757e <UART_SetConfig+0xade>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007500:	2b03      	cmp	r3, #3
 8007502:	d039      	beq.n	8007578 <UART_SetConfig+0xad8>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007508:	2b04      	cmp	r3, #4
 800750a:	d032      	beq.n	8007572 <UART_SetConfig+0xad2>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007510:	2b05      	cmp	r3, #5
 8007512:	d02b      	beq.n	800756c <UART_SetConfig+0xacc>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007518:	2b06      	cmp	r3, #6
 800751a:	d024      	beq.n	8007566 <UART_SetConfig+0xac6>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007520:	2b07      	cmp	r3, #7
 8007522:	d01d      	beq.n	8007560 <UART_SetConfig+0xac0>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007528:	2b08      	cmp	r3, #8
 800752a:	d016      	beq.n	800755a <UART_SetConfig+0xaba>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007530:	2b09      	cmp	r3, #9
 8007532:	d00f      	beq.n	8007554 <UART_SetConfig+0xab4>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007538:	2b0a      	cmp	r3, #10
 800753a:	d008      	beq.n	800754e <UART_SetConfig+0xaae>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007540:	2b0b      	cmp	r3, #11
 8007542:	d101      	bne.n	8007548 <UART_SetConfig+0xaa8>
 8007544:	2380      	movs	r3, #128	; 0x80
 8007546:	e022      	b.n	800758e <UART_SetConfig+0xaee>
 8007548:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800754c:	e01f      	b.n	800758e <UART_SetConfig+0xaee>
 800754e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007552:	e01c      	b.n	800758e <UART_SetConfig+0xaee>
 8007554:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007558:	e019      	b.n	800758e <UART_SetConfig+0xaee>
 800755a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800755e:	e016      	b.n	800758e <UART_SetConfig+0xaee>
 8007560:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007564:	e013      	b.n	800758e <UART_SetConfig+0xaee>
 8007566:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800756a:	e010      	b.n	800758e <UART_SetConfig+0xaee>
 800756c:	f640 43cc 	movw	r3, #3276	; 0xccc
 8007570:	e00d      	b.n	800758e <UART_SetConfig+0xaee>
 8007572:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007576:	e00a      	b.n	800758e <UART_SetConfig+0xaee>
 8007578:	f241 5355 	movw	r3, #5461	; 0x1555
 800757c:	e007      	b.n	800758e <UART_SetConfig+0xaee>
 800757e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007582:	e004      	b.n	800758e <UART_SetConfig+0xaee>
 8007584:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007588:	e001      	b.n	800758e <UART_SetConfig+0xaee>
 800758a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800758e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007590:	e003      	b.n	800759a <UART_SetConfig+0xafa>
      default:
        ret = HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8007598:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800759a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800759c:	2b00      	cmp	r3, #0
 800759e:	f001 83e8 	beq.w	8008d72 <UART_SetConfig+0x22d2>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685a      	ldr	r2, [r3, #4]
 80075a6:	4613      	mov	r3, r2
 80075a8:	005b      	lsls	r3, r3, #1
 80075aa:	4413      	add	r3, r2
 80075ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d305      	bcc.n	80075be <UART_SetConfig+0xb1e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80075b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d904      	bls.n	80075c8 <UART_SetConfig+0xb28>
      {
        ret = HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80075c4:	f001 bbd5 	b.w	8008d72 <UART_SetConfig+0x22d2>
      }
      else
      {
        switch (clocksource)
 80075c8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80075cc:	2b08      	cmp	r3, #8
 80075ce:	f000 8154 	beq.w	800787a <UART_SetConfig+0xdda>
 80075d2:	2b08      	cmp	r3, #8
 80075d4:	dc06      	bgt.n	80075e4 <UART_SetConfig+0xb44>
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d00f      	beq.n	80075fa <UART_SetConfig+0xb5a>
 80075da:	2b04      	cmp	r3, #4
 80075dc:	f000 80ac 	beq.w	8007738 <UART_SetConfig+0xc98>
 80075e0:	f000 bc30 	b.w	8007e44 <UART_SetConfig+0x13a4>
 80075e4:	2b20      	cmp	r3, #32
 80075e6:	f000 832d 	beq.w	8007c44 <UART_SetConfig+0x11a4>
 80075ea:	2b40      	cmp	r3, #64	; 0x40
 80075ec:	f000 83a5 	beq.w	8007d3a <UART_SetConfig+0x129a>
 80075f0:	2b10      	cmp	r3, #16
 80075f2:	f000 81e3 	beq.w	80079bc <UART_SetConfig+0xf1c>
 80075f6:	f000 bc25 	b.w	8007e44 <UART_SetConfig+0x13a4>
        {
          case UART_CLOCKSOURCE_D3PCLK1:
            pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80075fa:	f7fe faf7 	bl	8005bec <HAL_RCCEx_GetD3PCLK1Freq>
 80075fe:	62b8      	str	r0, [r7, #40]	; 0x28
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007602:	4618      	mov	r0, r3
 8007604:	f04f 0100 	mov.w	r1, #0
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800760c:	2b00      	cmp	r3, #0
 800760e:	d067      	beq.n	80076e0 <UART_SetConfig+0xc40>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007614:	2b01      	cmp	r3, #1
 8007616:	d05e      	beq.n	80076d6 <UART_SetConfig+0xc36>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800761c:	2b02      	cmp	r3, #2
 800761e:	d055      	beq.n	80076cc <UART_SetConfig+0xc2c>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007624:	2b03      	cmp	r3, #3
 8007626:	d04c      	beq.n	80076c2 <UART_SetConfig+0xc22>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762c:	2b04      	cmp	r3, #4
 800762e:	d043      	beq.n	80076b8 <UART_SetConfig+0xc18>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007634:	2b05      	cmp	r3, #5
 8007636:	d03a      	beq.n	80076ae <UART_SetConfig+0xc0e>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763c:	2b06      	cmp	r3, #6
 800763e:	d031      	beq.n	80076a4 <UART_SetConfig+0xc04>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007644:	2b07      	cmp	r3, #7
 8007646:	d028      	beq.n	800769a <UART_SetConfig+0xbfa>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764c:	2b08      	cmp	r3, #8
 800764e:	d01f      	beq.n	8007690 <UART_SetConfig+0xbf0>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007654:	2b09      	cmp	r3, #9
 8007656:	d016      	beq.n	8007686 <UART_SetConfig+0xbe6>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800765c:	2b0a      	cmp	r3, #10
 800765e:	d00d      	beq.n	800767c <UART_SetConfig+0xbdc>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007664:	2b0b      	cmp	r3, #11
 8007666:	d104      	bne.n	8007672 <UART_SetConfig+0xbd2>
 8007668:	f44f 7380 	mov.w	r3, #256	; 0x100
 800766c:	f04f 0400 	mov.w	r4, #0
 8007670:	e03a      	b.n	80076e8 <UART_SetConfig+0xc48>
 8007672:	f04f 0301 	mov.w	r3, #1
 8007676:	f04f 0400 	mov.w	r4, #0
 800767a:	e035      	b.n	80076e8 <UART_SetConfig+0xc48>
 800767c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007680:	f04f 0400 	mov.w	r4, #0
 8007684:	e030      	b.n	80076e8 <UART_SetConfig+0xc48>
 8007686:	f04f 0340 	mov.w	r3, #64	; 0x40
 800768a:	f04f 0400 	mov.w	r4, #0
 800768e:	e02b      	b.n	80076e8 <UART_SetConfig+0xc48>
 8007690:	f04f 0320 	mov.w	r3, #32
 8007694:	f04f 0400 	mov.w	r4, #0
 8007698:	e026      	b.n	80076e8 <UART_SetConfig+0xc48>
 800769a:	f04f 0310 	mov.w	r3, #16
 800769e:	f04f 0400 	mov.w	r4, #0
 80076a2:	e021      	b.n	80076e8 <UART_SetConfig+0xc48>
 80076a4:	f04f 030c 	mov.w	r3, #12
 80076a8:	f04f 0400 	mov.w	r4, #0
 80076ac:	e01c      	b.n	80076e8 <UART_SetConfig+0xc48>
 80076ae:	f04f 030a 	mov.w	r3, #10
 80076b2:	f04f 0400 	mov.w	r4, #0
 80076b6:	e017      	b.n	80076e8 <UART_SetConfig+0xc48>
 80076b8:	f04f 0308 	mov.w	r3, #8
 80076bc:	f04f 0400 	mov.w	r4, #0
 80076c0:	e012      	b.n	80076e8 <UART_SetConfig+0xc48>
 80076c2:	f04f 0306 	mov.w	r3, #6
 80076c6:	f04f 0400 	mov.w	r4, #0
 80076ca:	e00d      	b.n	80076e8 <UART_SetConfig+0xc48>
 80076cc:	f04f 0304 	mov.w	r3, #4
 80076d0:	f04f 0400 	mov.w	r4, #0
 80076d4:	e008      	b.n	80076e8 <UART_SetConfig+0xc48>
 80076d6:	f04f 0302 	mov.w	r3, #2
 80076da:	f04f 0400 	mov.w	r4, #0
 80076de:	e003      	b.n	80076e8 <UART_SetConfig+0xc48>
 80076e0:	f04f 0301 	mov.w	r3, #1
 80076e4:	f04f 0400 	mov.w	r4, #0
 80076e8:	461a      	mov	r2, r3
 80076ea:	4623      	mov	r3, r4
 80076ec:	f7f8 fe50 	bl	8000390 <__aeabi_uldivmod>
 80076f0:	4603      	mov	r3, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	4619      	mov	r1, r3
 80076f6:	4622      	mov	r2, r4
 80076f8:	f04f 0300 	mov.w	r3, #0
 80076fc:	f04f 0400 	mov.w	r4, #0
 8007700:	0214      	lsls	r4, r2, #8
 8007702:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007706:	020b      	lsls	r3, r1, #8
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	6852      	ldr	r2, [r2, #4]
 800770c:	0852      	lsrs	r2, r2, #1
 800770e:	4611      	mov	r1, r2
 8007710:	f04f 0200 	mov.w	r2, #0
 8007714:	eb13 0b01 	adds.w	fp, r3, r1
 8007718:	eb44 0c02 	adc.w	ip, r4, r2
 800771c:	4658      	mov	r0, fp
 800771e:	4661      	mov	r1, ip
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	f04f 0400 	mov.w	r4, #0
 8007728:	461a      	mov	r2, r3
 800772a:	4623      	mov	r3, r4
 800772c:	f7f8 fe30 	bl	8000390 <__aeabi_uldivmod>
 8007730:	4603      	mov	r3, r0
 8007732:	460c      	mov	r4, r1
 8007734:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007736:	e389      	b.n	8007e4c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL2:
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007738:	f107 0318 	add.w	r3, r7, #24
 800773c:	4618      	mov	r0, r3
 800773e:	f7fe fa6b 	bl	8005c18 <HAL_RCCEx_GetPLL2ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	4618      	mov	r0, r3
 8007746:	f04f 0100 	mov.w	r1, #0
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774e:	2b00      	cmp	r3, #0
 8007750:	d067      	beq.n	8007822 <UART_SetConfig+0xd82>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007756:	2b01      	cmp	r3, #1
 8007758:	d05e      	beq.n	8007818 <UART_SetConfig+0xd78>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775e:	2b02      	cmp	r3, #2
 8007760:	d055      	beq.n	800780e <UART_SetConfig+0xd6e>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007766:	2b03      	cmp	r3, #3
 8007768:	d04c      	beq.n	8007804 <UART_SetConfig+0xd64>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800776e:	2b04      	cmp	r3, #4
 8007770:	d043      	beq.n	80077fa <UART_SetConfig+0xd5a>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007776:	2b05      	cmp	r3, #5
 8007778:	d03a      	beq.n	80077f0 <UART_SetConfig+0xd50>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800777e:	2b06      	cmp	r3, #6
 8007780:	d031      	beq.n	80077e6 <UART_SetConfig+0xd46>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007786:	2b07      	cmp	r3, #7
 8007788:	d028      	beq.n	80077dc <UART_SetConfig+0xd3c>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778e:	2b08      	cmp	r3, #8
 8007790:	d01f      	beq.n	80077d2 <UART_SetConfig+0xd32>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007796:	2b09      	cmp	r3, #9
 8007798:	d016      	beq.n	80077c8 <UART_SetConfig+0xd28>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779e:	2b0a      	cmp	r3, #10
 80077a0:	d00d      	beq.n	80077be <UART_SetConfig+0xd1e>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a6:	2b0b      	cmp	r3, #11
 80077a8:	d104      	bne.n	80077b4 <UART_SetConfig+0xd14>
 80077aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077ae:	f04f 0400 	mov.w	r4, #0
 80077b2:	e03a      	b.n	800782a <UART_SetConfig+0xd8a>
 80077b4:	f04f 0301 	mov.w	r3, #1
 80077b8:	f04f 0400 	mov.w	r4, #0
 80077bc:	e035      	b.n	800782a <UART_SetConfig+0xd8a>
 80077be:	f04f 0380 	mov.w	r3, #128	; 0x80
 80077c2:	f04f 0400 	mov.w	r4, #0
 80077c6:	e030      	b.n	800782a <UART_SetConfig+0xd8a>
 80077c8:	f04f 0340 	mov.w	r3, #64	; 0x40
 80077cc:	f04f 0400 	mov.w	r4, #0
 80077d0:	e02b      	b.n	800782a <UART_SetConfig+0xd8a>
 80077d2:	f04f 0320 	mov.w	r3, #32
 80077d6:	f04f 0400 	mov.w	r4, #0
 80077da:	e026      	b.n	800782a <UART_SetConfig+0xd8a>
 80077dc:	f04f 0310 	mov.w	r3, #16
 80077e0:	f04f 0400 	mov.w	r4, #0
 80077e4:	e021      	b.n	800782a <UART_SetConfig+0xd8a>
 80077e6:	f04f 030c 	mov.w	r3, #12
 80077ea:	f04f 0400 	mov.w	r4, #0
 80077ee:	e01c      	b.n	800782a <UART_SetConfig+0xd8a>
 80077f0:	f04f 030a 	mov.w	r3, #10
 80077f4:	f04f 0400 	mov.w	r4, #0
 80077f8:	e017      	b.n	800782a <UART_SetConfig+0xd8a>
 80077fa:	f04f 0308 	mov.w	r3, #8
 80077fe:	f04f 0400 	mov.w	r4, #0
 8007802:	e012      	b.n	800782a <UART_SetConfig+0xd8a>
 8007804:	f04f 0306 	mov.w	r3, #6
 8007808:	f04f 0400 	mov.w	r4, #0
 800780c:	e00d      	b.n	800782a <UART_SetConfig+0xd8a>
 800780e:	f04f 0304 	mov.w	r3, #4
 8007812:	f04f 0400 	mov.w	r4, #0
 8007816:	e008      	b.n	800782a <UART_SetConfig+0xd8a>
 8007818:	f04f 0302 	mov.w	r3, #2
 800781c:	f04f 0400 	mov.w	r4, #0
 8007820:	e003      	b.n	800782a <UART_SetConfig+0xd8a>
 8007822:	f04f 0301 	mov.w	r3, #1
 8007826:	f04f 0400 	mov.w	r4, #0
 800782a:	461a      	mov	r2, r3
 800782c:	4623      	mov	r3, r4
 800782e:	f7f8 fdaf 	bl	8000390 <__aeabi_uldivmod>
 8007832:	4603      	mov	r3, r0
 8007834:	460c      	mov	r4, r1
 8007836:	4619      	mov	r1, r3
 8007838:	4622      	mov	r2, r4
 800783a:	f04f 0300 	mov.w	r3, #0
 800783e:	f04f 0400 	mov.w	r4, #0
 8007842:	0214      	lsls	r4, r2, #8
 8007844:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007848:	020b      	lsls	r3, r1, #8
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	6852      	ldr	r2, [r2, #4]
 800784e:	0852      	lsrs	r2, r2, #1
 8007850:	4611      	mov	r1, r2
 8007852:	f04f 0200 	mov.w	r2, #0
 8007856:	eb13 0b01 	adds.w	fp, r3, r1
 800785a:	eb44 0c02 	adc.w	ip, r4, r2
 800785e:	4658      	mov	r0, fp
 8007860:	4661      	mov	r1, ip
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	f04f 0400 	mov.w	r4, #0
 800786a:	461a      	mov	r2, r3
 800786c:	4623      	mov	r3, r4
 800786e:	f7f8 fd8f 	bl	8000390 <__aeabi_uldivmod>
 8007872:	4603      	mov	r3, r0
 8007874:	460c      	mov	r4, r1
 8007876:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007878:	e2e8      	b.n	8007e4c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL3:
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800787a:	f107 030c 	add.w	r3, r7, #12
 800787e:	4618      	mov	r0, r3
 8007880:	f7fe fb16 	bl	8005eb0 <HAL_RCCEx_GetPLL3ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	4618      	mov	r0, r3
 8007888:	f04f 0100 	mov.w	r1, #0
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007890:	2b00      	cmp	r3, #0
 8007892:	d067      	beq.n	8007964 <UART_SetConfig+0xec4>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007898:	2b01      	cmp	r3, #1
 800789a:	d05e      	beq.n	800795a <UART_SetConfig+0xeba>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a0:	2b02      	cmp	r3, #2
 80078a2:	d055      	beq.n	8007950 <UART_SetConfig+0xeb0>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a8:	2b03      	cmp	r3, #3
 80078aa:	d04c      	beq.n	8007946 <UART_SetConfig+0xea6>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b0:	2b04      	cmp	r3, #4
 80078b2:	d043      	beq.n	800793c <UART_SetConfig+0xe9c>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b8:	2b05      	cmp	r3, #5
 80078ba:	d03a      	beq.n	8007932 <UART_SetConfig+0xe92>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c0:	2b06      	cmp	r3, #6
 80078c2:	d031      	beq.n	8007928 <UART_SetConfig+0xe88>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c8:	2b07      	cmp	r3, #7
 80078ca:	d028      	beq.n	800791e <UART_SetConfig+0xe7e>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d0:	2b08      	cmp	r3, #8
 80078d2:	d01f      	beq.n	8007914 <UART_SetConfig+0xe74>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d8:	2b09      	cmp	r3, #9
 80078da:	d016      	beq.n	800790a <UART_SetConfig+0xe6a>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e0:	2b0a      	cmp	r3, #10
 80078e2:	d00d      	beq.n	8007900 <UART_SetConfig+0xe60>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e8:	2b0b      	cmp	r3, #11
 80078ea:	d104      	bne.n	80078f6 <UART_SetConfig+0xe56>
 80078ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80078f0:	f04f 0400 	mov.w	r4, #0
 80078f4:	e03a      	b.n	800796c <UART_SetConfig+0xecc>
 80078f6:	f04f 0301 	mov.w	r3, #1
 80078fa:	f04f 0400 	mov.w	r4, #0
 80078fe:	e035      	b.n	800796c <UART_SetConfig+0xecc>
 8007900:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007904:	f04f 0400 	mov.w	r4, #0
 8007908:	e030      	b.n	800796c <UART_SetConfig+0xecc>
 800790a:	f04f 0340 	mov.w	r3, #64	; 0x40
 800790e:	f04f 0400 	mov.w	r4, #0
 8007912:	e02b      	b.n	800796c <UART_SetConfig+0xecc>
 8007914:	f04f 0320 	mov.w	r3, #32
 8007918:	f04f 0400 	mov.w	r4, #0
 800791c:	e026      	b.n	800796c <UART_SetConfig+0xecc>
 800791e:	f04f 0310 	mov.w	r3, #16
 8007922:	f04f 0400 	mov.w	r4, #0
 8007926:	e021      	b.n	800796c <UART_SetConfig+0xecc>
 8007928:	f04f 030c 	mov.w	r3, #12
 800792c:	f04f 0400 	mov.w	r4, #0
 8007930:	e01c      	b.n	800796c <UART_SetConfig+0xecc>
 8007932:	f04f 030a 	mov.w	r3, #10
 8007936:	f04f 0400 	mov.w	r4, #0
 800793a:	e017      	b.n	800796c <UART_SetConfig+0xecc>
 800793c:	f04f 0308 	mov.w	r3, #8
 8007940:	f04f 0400 	mov.w	r4, #0
 8007944:	e012      	b.n	800796c <UART_SetConfig+0xecc>
 8007946:	f04f 0306 	mov.w	r3, #6
 800794a:	f04f 0400 	mov.w	r4, #0
 800794e:	e00d      	b.n	800796c <UART_SetConfig+0xecc>
 8007950:	f04f 0304 	mov.w	r3, #4
 8007954:	f04f 0400 	mov.w	r4, #0
 8007958:	e008      	b.n	800796c <UART_SetConfig+0xecc>
 800795a:	f04f 0302 	mov.w	r3, #2
 800795e:	f04f 0400 	mov.w	r4, #0
 8007962:	e003      	b.n	800796c <UART_SetConfig+0xecc>
 8007964:	f04f 0301 	mov.w	r3, #1
 8007968:	f04f 0400 	mov.w	r4, #0
 800796c:	461a      	mov	r2, r3
 800796e:	4623      	mov	r3, r4
 8007970:	f7f8 fd0e 	bl	8000390 <__aeabi_uldivmod>
 8007974:	4603      	mov	r3, r0
 8007976:	460c      	mov	r4, r1
 8007978:	4619      	mov	r1, r3
 800797a:	4622      	mov	r2, r4
 800797c:	f04f 0300 	mov.w	r3, #0
 8007980:	f04f 0400 	mov.w	r4, #0
 8007984:	0214      	lsls	r4, r2, #8
 8007986:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800798a:	020b      	lsls	r3, r1, #8
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	6852      	ldr	r2, [r2, #4]
 8007990:	0852      	lsrs	r2, r2, #1
 8007992:	4611      	mov	r1, r2
 8007994:	f04f 0200 	mov.w	r2, #0
 8007998:	eb13 0b01 	adds.w	fp, r3, r1
 800799c:	eb44 0c02 	adc.w	ip, r4, r2
 80079a0:	4658      	mov	r0, fp
 80079a2:	4661      	mov	r1, ip
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	f04f 0400 	mov.w	r4, #0
 80079ac:	461a      	mov	r2, r3
 80079ae:	4623      	mov	r3, r4
 80079b0:	f7f8 fcee 	bl	8000390 <__aeabi_uldivmod>
 80079b4:	4603      	mov	r3, r0
 80079b6:	460c      	mov	r4, r1
 80079b8:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80079ba:	e247      	b.n	8007e4c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_HSI:
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079bc:	4b96      	ldr	r3, [pc, #600]	; (8007c18 <UART_SetConfig+0x1178>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0320 	and.w	r3, r3, #32
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f000 80a3 	beq.w	8007b10 <UART_SetConfig+0x1070>
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079ca:	4b93      	ldr	r3, [pc, #588]	; (8007c18 <UART_SetConfig+0x1178>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	08db      	lsrs	r3, r3, #3
 80079d0:	f003 0303 	and.w	r3, r3, #3
 80079d4:	4a91      	ldr	r2, [pc, #580]	; (8007c1c <UART_SetConfig+0x117c>)
 80079d6:	fa22 f303 	lsr.w	r3, r2, r3
 80079da:	4618      	mov	r0, r3
 80079dc:	f04f 0100 	mov.w	r1, #0
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d067      	beq.n	8007ab8 <UART_SetConfig+0x1018>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d05e      	beq.n	8007aae <UART_SetConfig+0x100e>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f4:	2b02      	cmp	r3, #2
 80079f6:	d055      	beq.n	8007aa4 <UART_SetConfig+0x1004>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fc:	2b03      	cmp	r3, #3
 80079fe:	d04c      	beq.n	8007a9a <UART_SetConfig+0xffa>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a04:	2b04      	cmp	r3, #4
 8007a06:	d043      	beq.n	8007a90 <UART_SetConfig+0xff0>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a0c:	2b05      	cmp	r3, #5
 8007a0e:	d03a      	beq.n	8007a86 <UART_SetConfig+0xfe6>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a14:	2b06      	cmp	r3, #6
 8007a16:	d031      	beq.n	8007a7c <UART_SetConfig+0xfdc>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a1c:	2b07      	cmp	r3, #7
 8007a1e:	d028      	beq.n	8007a72 <UART_SetConfig+0xfd2>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a24:	2b08      	cmp	r3, #8
 8007a26:	d01f      	beq.n	8007a68 <UART_SetConfig+0xfc8>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a2c:	2b09      	cmp	r3, #9
 8007a2e:	d016      	beq.n	8007a5e <UART_SetConfig+0xfbe>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a34:	2b0a      	cmp	r3, #10
 8007a36:	d00d      	beq.n	8007a54 <UART_SetConfig+0xfb4>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a3c:	2b0b      	cmp	r3, #11
 8007a3e:	d104      	bne.n	8007a4a <UART_SetConfig+0xfaa>
 8007a40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a44:	f04f 0400 	mov.w	r4, #0
 8007a48:	e03a      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007a4a:	f04f 0301 	mov.w	r3, #1
 8007a4e:	f04f 0400 	mov.w	r4, #0
 8007a52:	e035      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007a54:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007a58:	f04f 0400 	mov.w	r4, #0
 8007a5c:	e030      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007a5e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8007a62:	f04f 0400 	mov.w	r4, #0
 8007a66:	e02b      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007a68:	f04f 0320 	mov.w	r3, #32
 8007a6c:	f04f 0400 	mov.w	r4, #0
 8007a70:	e026      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007a72:	f04f 0310 	mov.w	r3, #16
 8007a76:	f04f 0400 	mov.w	r4, #0
 8007a7a:	e021      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007a7c:	f04f 030c 	mov.w	r3, #12
 8007a80:	f04f 0400 	mov.w	r4, #0
 8007a84:	e01c      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007a86:	f04f 030a 	mov.w	r3, #10
 8007a8a:	f04f 0400 	mov.w	r4, #0
 8007a8e:	e017      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007a90:	f04f 0308 	mov.w	r3, #8
 8007a94:	f04f 0400 	mov.w	r4, #0
 8007a98:	e012      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007a9a:	f04f 0306 	mov.w	r3, #6
 8007a9e:	f04f 0400 	mov.w	r4, #0
 8007aa2:	e00d      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007aa4:	f04f 0304 	mov.w	r3, #4
 8007aa8:	f04f 0400 	mov.w	r4, #0
 8007aac:	e008      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007aae:	f04f 0302 	mov.w	r3, #2
 8007ab2:	f04f 0400 	mov.w	r4, #0
 8007ab6:	e003      	b.n	8007ac0 <UART_SetConfig+0x1020>
 8007ab8:	f04f 0301 	mov.w	r3, #1
 8007abc:	f04f 0400 	mov.w	r4, #0
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	4623      	mov	r3, r4
 8007ac4:	f7f8 fc64 	bl	8000390 <__aeabi_uldivmod>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	460c      	mov	r4, r1
 8007acc:	4619      	mov	r1, r3
 8007ace:	4622      	mov	r2, r4
 8007ad0:	f04f 0300 	mov.w	r3, #0
 8007ad4:	f04f 0400 	mov.w	r4, #0
 8007ad8:	0214      	lsls	r4, r2, #8
 8007ada:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007ade:	020b      	lsls	r3, r1, #8
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	6852      	ldr	r2, [r2, #4]
 8007ae4:	0852      	lsrs	r2, r2, #1
 8007ae6:	4611      	mov	r1, r2
 8007ae8:	f04f 0200 	mov.w	r2, #0
 8007aec:	eb13 0b01 	adds.w	fp, r3, r1
 8007af0:	eb44 0c02 	adc.w	ip, r4, r2
 8007af4:	4658      	mov	r0, fp
 8007af6:	4661      	mov	r1, ip
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	f04f 0400 	mov.w	r4, #0
 8007b00:	461a      	mov	r2, r3
 8007b02:	4623      	mov	r3, r4
 8007b04:	f7f8 fc44 	bl	8000390 <__aeabi_uldivmod>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	460c      	mov	r4, r1
 8007b0c:	637b      	str	r3, [r7, #52]	; 0x34
            }
            else
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
            }
            break;
 8007b0e:	e19d      	b.n	8007e4c <UART_SetConfig+0x13ac>
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d05b      	beq.n	8007bd0 <UART_SetConfig+0x1130>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d053      	beq.n	8007bc8 <UART_SetConfig+0x1128>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b24:	2b02      	cmp	r3, #2
 8007b26:	d04b      	beq.n	8007bc0 <UART_SetConfig+0x1120>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2c:	2b03      	cmp	r3, #3
 8007b2e:	d043      	beq.n	8007bb8 <UART_SetConfig+0x1118>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b34:	2b04      	cmp	r3, #4
 8007b36:	d03b      	beq.n	8007bb0 <UART_SetConfig+0x1110>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3c:	2b05      	cmp	r3, #5
 8007b3e:	d033      	beq.n	8007ba8 <UART_SetConfig+0x1108>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b44:	2b06      	cmp	r3, #6
 8007b46:	d02b      	beq.n	8007ba0 <UART_SetConfig+0x1100>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b4c:	2b07      	cmp	r3, #7
 8007b4e:	d023      	beq.n	8007b98 <UART_SetConfig+0x10f8>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b54:	2b08      	cmp	r3, #8
 8007b56:	d01b      	beq.n	8007b90 <UART_SetConfig+0x10f0>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5c:	2b09      	cmp	r3, #9
 8007b5e:	d013      	beq.n	8007b88 <UART_SetConfig+0x10e8>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b64:	2b0a      	cmp	r3, #10
 8007b66:	d00b      	beq.n	8007b80 <UART_SetConfig+0x10e0>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6c:	2b0b      	cmp	r3, #11
 8007b6e:	d103      	bne.n	8007b78 <UART_SetConfig+0x10d8>
 8007b70:	4b2a      	ldr	r3, [pc, #168]	; (8007c1c <UART_SetConfig+0x117c>)
 8007b72:	f04f 0400 	mov.w	r4, #0
 8007b76:	e02e      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007b78:	4b29      	ldr	r3, [pc, #164]	; (8007c20 <UART_SetConfig+0x1180>)
 8007b7a:	f04f 0403 	mov.w	r4, #3
 8007b7e:	e02a      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007b80:	4b28      	ldr	r3, [pc, #160]	; (8007c24 <UART_SetConfig+0x1184>)
 8007b82:	f04f 0400 	mov.w	r4, #0
 8007b86:	e026      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007b88:	4b27      	ldr	r3, [pc, #156]	; (8007c28 <UART_SetConfig+0x1188>)
 8007b8a:	f04f 0400 	mov.w	r4, #0
 8007b8e:	e022      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007b90:	4b26      	ldr	r3, [pc, #152]	; (8007c2c <UART_SetConfig+0x118c>)
 8007b92:	f04f 0400 	mov.w	r4, #0
 8007b96:	e01e      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007b98:	4b25      	ldr	r3, [pc, #148]	; (8007c30 <UART_SetConfig+0x1190>)
 8007b9a:	f04f 0400 	mov.w	r4, #0
 8007b9e:	e01a      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007ba0:	a419      	add	r4, pc, #100	; (adr r4, 8007c08 <UART_SetConfig+0x1168>)
 8007ba2:	e9d4 3400 	ldrd	r3, r4, [r4]
 8007ba6:	e016      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007ba8:	4b22      	ldr	r3, [pc, #136]	; (8007c34 <UART_SetConfig+0x1194>)
 8007baa:	f04f 0400 	mov.w	r4, #0
 8007bae:	e012      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007bb0:	4b21      	ldr	r3, [pc, #132]	; (8007c38 <UART_SetConfig+0x1198>)
 8007bb2:	f04f 0400 	mov.w	r4, #0
 8007bb6:	e00e      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007bb8:	a415      	add	r4, pc, #84	; (adr r4, 8007c10 <UART_SetConfig+0x1170>)
 8007bba:	e9d4 3400 	ldrd	r3, r4, [r4]
 8007bbe:	e00a      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007bc0:	4b1e      	ldr	r3, [pc, #120]	; (8007c3c <UART_SetConfig+0x119c>)
 8007bc2:	f04f 0400 	mov.w	r4, #0
 8007bc6:	e006      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007bc8:	4b1d      	ldr	r3, [pc, #116]	; (8007c40 <UART_SetConfig+0x11a0>)
 8007bca:	f04f 0401 	mov.w	r4, #1
 8007bce:	e002      	b.n	8007bd6 <UART_SetConfig+0x1136>
 8007bd0:	4b13      	ldr	r3, [pc, #76]	; (8007c20 <UART_SetConfig+0x1180>)
 8007bd2:	f04f 0403 	mov.w	r4, #3
 8007bd6:	687a      	ldr	r2, [r7, #4]
 8007bd8:	6852      	ldr	r2, [r2, #4]
 8007bda:	0852      	lsrs	r2, r2, #1
 8007bdc:	4611      	mov	r1, r2
 8007bde:	f04f 0200 	mov.w	r2, #0
 8007be2:	eb13 0b01 	adds.w	fp, r3, r1
 8007be6:	eb44 0c02 	adc.w	ip, r4, r2
 8007bea:	4658      	mov	r0, fp
 8007bec:	4661      	mov	r1, ip
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	f04f 0400 	mov.w	r4, #0
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	4623      	mov	r3, r4
 8007bfa:	f7f8 fbc9 	bl	8000390 <__aeabi_uldivmod>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	460c      	mov	r4, r1
 8007c02:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007c04:	e122      	b.n	8007e4c <UART_SetConfig+0x13ac>
 8007c06:	bf00      	nop
 8007c08:	51615500 	.word	0x51615500
 8007c0c:	00000000 	.word	0x00000000
 8007c10:	a2c2aa00 	.word	0xa2c2aa00
 8007c14:	00000000 	.word	0x00000000
 8007c18:	58024400 	.word	0x58024400
 8007c1c:	03d09000 	.word	0x03d09000
 8007c20:	d0900000 	.word	0xd0900000
 8007c24:	07a12000 	.word	0x07a12000
 8007c28:	0f424000 	.word	0x0f424000
 8007c2c:	1e848000 	.word	0x1e848000
 8007c30:	3d090000 	.word	0x3d090000
 8007c34:	61a80000 	.word	0x61a80000
 8007c38:	7a120000 	.word	0x7a120000
 8007c3c:	f4240000 	.word	0xf4240000
 8007c40:	e8480000 	.word	0xe8480000
          case UART_CLOCKSOURCE_CSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d05b      	beq.n	8007d04 <UART_SetConfig+0x1264>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d053      	beq.n	8007cfc <UART_SetConfig+0x125c>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	d04b      	beq.n	8007cf4 <UART_SetConfig+0x1254>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c60:	2b03      	cmp	r3, #3
 8007c62:	d043      	beq.n	8007cec <UART_SetConfig+0x124c>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c68:	2b04      	cmp	r3, #4
 8007c6a:	d03b      	beq.n	8007ce4 <UART_SetConfig+0x1244>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c70:	2b05      	cmp	r3, #5
 8007c72:	d033      	beq.n	8007cdc <UART_SetConfig+0x123c>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c78:	2b06      	cmp	r3, #6
 8007c7a:	d02b      	beq.n	8007cd4 <UART_SetConfig+0x1234>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c80:	2b07      	cmp	r3, #7
 8007c82:	d023      	beq.n	8007ccc <UART_SetConfig+0x122c>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c88:	2b08      	cmp	r3, #8
 8007c8a:	d01b      	beq.n	8007cc4 <UART_SetConfig+0x1224>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c90:	2b09      	cmp	r3, #9
 8007c92:	d013      	beq.n	8007cbc <UART_SetConfig+0x121c>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c98:	2b0a      	cmp	r3, #10
 8007c9a:	d00b      	beq.n	8007cb4 <UART_SetConfig+0x1214>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca0:	2b0b      	cmp	r3, #11
 8007ca2:	d103      	bne.n	8007cac <UART_SetConfig+0x120c>
 8007ca4:	4bc0      	ldr	r3, [pc, #768]	; (8007fa8 <UART_SetConfig+0x1508>)
 8007ca6:	f04f 0400 	mov.w	r4, #0
 8007caa:	e02e      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007cac:	4bbf      	ldr	r3, [pc, #764]	; (8007fac <UART_SetConfig+0x150c>)
 8007cae:	f04f 0400 	mov.w	r4, #0
 8007cb2:	e02a      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007cb4:	4bbe      	ldr	r3, [pc, #760]	; (8007fb0 <UART_SetConfig+0x1510>)
 8007cb6:	f04f 0400 	mov.w	r4, #0
 8007cba:	e026      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007cbc:	4bbd      	ldr	r3, [pc, #756]	; (8007fb4 <UART_SetConfig+0x1514>)
 8007cbe:	f04f 0400 	mov.w	r4, #0
 8007cc2:	e022      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007cc4:	4bbc      	ldr	r3, [pc, #752]	; (8007fb8 <UART_SetConfig+0x1518>)
 8007cc6:	f04f 0400 	mov.w	r4, #0
 8007cca:	e01e      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007ccc:	4bbb      	ldr	r3, [pc, #748]	; (8007fbc <UART_SetConfig+0x151c>)
 8007cce:	f04f 0400 	mov.w	r4, #0
 8007cd2:	e01a      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007cd4:	a4b0      	add	r4, pc, #704	; (adr r4, 8007f98 <UART_SetConfig+0x14f8>)
 8007cd6:	e9d4 3400 	ldrd	r3, r4, [r4]
 8007cda:	e016      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007cdc:	4bb8      	ldr	r3, [pc, #736]	; (8007fc0 <UART_SetConfig+0x1520>)
 8007cde:	f04f 0400 	mov.w	r4, #0
 8007ce2:	e012      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007ce4:	4bb7      	ldr	r3, [pc, #732]	; (8007fc4 <UART_SetConfig+0x1524>)
 8007ce6:	f04f 0400 	mov.w	r4, #0
 8007cea:	e00e      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007cec:	a4ac      	add	r4, pc, #688	; (adr r4, 8007fa0 <UART_SetConfig+0x1500>)
 8007cee:	e9d4 3400 	ldrd	r3, r4, [r4]
 8007cf2:	e00a      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007cf4:	4bb4      	ldr	r3, [pc, #720]	; (8007fc8 <UART_SetConfig+0x1528>)
 8007cf6:	f04f 0400 	mov.w	r4, #0
 8007cfa:	e006      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007cfc:	4bb3      	ldr	r3, [pc, #716]	; (8007fcc <UART_SetConfig+0x152c>)
 8007cfe:	f04f 0400 	mov.w	r4, #0
 8007d02:	e002      	b.n	8007d0a <UART_SetConfig+0x126a>
 8007d04:	4ba9      	ldr	r3, [pc, #676]	; (8007fac <UART_SetConfig+0x150c>)
 8007d06:	f04f 0400 	mov.w	r4, #0
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	6852      	ldr	r2, [r2, #4]
 8007d0e:	0852      	lsrs	r2, r2, #1
 8007d10:	4611      	mov	r1, r2
 8007d12:	f04f 0200 	mov.w	r2, #0
 8007d16:	eb13 0b01 	adds.w	fp, r3, r1
 8007d1a:	eb44 0c02 	adc.w	ip, r4, r2
 8007d1e:	4658      	mov	r0, fp
 8007d20:	4661      	mov	r1, ip
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	f04f 0400 	mov.w	r4, #0
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	4623      	mov	r3, r4
 8007d2e:	f7f8 fb2f 	bl	8000390 <__aeabi_uldivmod>
 8007d32:	4603      	mov	r3, r0
 8007d34:	460c      	mov	r4, r1
 8007d36:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007d38:	e088      	b.n	8007e4c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d064      	beq.n	8007e0c <UART_SetConfig+0x136c>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d05b      	beq.n	8007e02 <UART_SetConfig+0x1362>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	d052      	beq.n	8007df8 <UART_SetConfig+0x1358>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d56:	2b03      	cmp	r3, #3
 8007d58:	d04a      	beq.n	8007df0 <UART_SetConfig+0x1350>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d5e:	2b04      	cmp	r3, #4
 8007d60:	d041      	beq.n	8007de6 <UART_SetConfig+0x1346>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d66:	2b05      	cmp	r3, #5
 8007d68:	d039      	beq.n	8007dde <UART_SetConfig+0x133e>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6e:	2b06      	cmp	r3, #6
 8007d70:	d031      	beq.n	8007dd6 <UART_SetConfig+0x1336>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d76:	2b07      	cmp	r3, #7
 8007d78:	d028      	beq.n	8007dcc <UART_SetConfig+0x132c>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7e:	2b08      	cmp	r3, #8
 8007d80:	d01f      	beq.n	8007dc2 <UART_SetConfig+0x1322>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d86:	2b09      	cmp	r3, #9
 8007d88:	d016      	beq.n	8007db8 <UART_SetConfig+0x1318>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8e:	2b0a      	cmp	r3, #10
 8007d90:	d00d      	beq.n	8007dae <UART_SetConfig+0x130e>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d96:	2b0b      	cmp	r3, #11
 8007d98:	d104      	bne.n	8007da4 <UART_SetConfig+0x1304>
 8007d9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d9e:	f04f 0400 	mov.w	r4, #0
 8007da2:	e037      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007da4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007da8:	f04f 0400 	mov.w	r4, #0
 8007dac:	e032      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007dae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007db2:	f04f 0400 	mov.w	r4, #0
 8007db6:	e02d      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007db8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007dbc:	f04f 0400 	mov.w	r4, #0
 8007dc0:	e028      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007dc2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007dc6:	f04f 0400 	mov.w	r4, #0
 8007dca:	e023      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007dcc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007dd0:	f04f 0400 	mov.w	r4, #0
 8007dd4:	e01e      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007dd6:	4b7e      	ldr	r3, [pc, #504]	; (8007fd0 <UART_SetConfig+0x1530>)
 8007dd8:	f04f 0400 	mov.w	r4, #0
 8007ddc:	e01a      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007dde:	4b7d      	ldr	r3, [pc, #500]	; (8007fd4 <UART_SetConfig+0x1534>)
 8007de0:	f04f 0400 	mov.w	r4, #0
 8007de4:	e016      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007de6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007dea:	f04f 0400 	mov.w	r4, #0
 8007dee:	e011      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007df0:	4b79      	ldr	r3, [pc, #484]	; (8007fd8 <UART_SetConfig+0x1538>)
 8007df2:	f04f 0400 	mov.w	r4, #0
 8007df6:	e00d      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007df8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007dfc:	f04f 0400 	mov.w	r4, #0
 8007e00:	e008      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007e02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007e06:	f04f 0400 	mov.w	r4, #0
 8007e0a:	e003      	b.n	8007e14 <UART_SetConfig+0x1374>
 8007e0c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007e10:	f04f 0400 	mov.w	r4, #0
 8007e14:	687a      	ldr	r2, [r7, #4]
 8007e16:	6852      	ldr	r2, [r2, #4]
 8007e18:	0852      	lsrs	r2, r2, #1
 8007e1a:	4611      	mov	r1, r2
 8007e1c:	f04f 0200 	mov.w	r2, #0
 8007e20:	eb13 0b01 	adds.w	fp, r3, r1
 8007e24:	eb44 0c02 	adc.w	ip, r4, r2
 8007e28:	4658      	mov	r0, fp
 8007e2a:	4661      	mov	r1, ip
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	f04f 0400 	mov.w	r4, #0
 8007e34:	461a      	mov	r2, r3
 8007e36:	4623      	mov	r3, r4
 8007e38:	f7f8 faaa 	bl	8000390 <__aeabi_uldivmod>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	460c      	mov	r4, r1
 8007e40:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007e42:	e003      	b.n	8007e4c <UART_SetConfig+0x13ac>
          default:
            ret = HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            break;
 8007e4a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e52:	d309      	bcc.n	8007e68 <UART_SetConfig+0x13c8>
 8007e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e5a:	d205      	bcs.n	8007e68 <UART_SetConfig+0x13c8>
        {
          huart->Instance->BRR = usartdiv;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e62:	60da      	str	r2, [r3, #12]
 8007e64:	f000 bf85 	b.w	8008d72 <UART_SetConfig+0x22d2>
        }
        else
        {
          ret = HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e6e:	f000 bf80 	b.w	8008d72 <UART_SetConfig+0x22d2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	69db      	ldr	r3, [r3, #28]
 8007e76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e7a:	f040 83da 	bne.w	8008632 <UART_SetConfig+0x1b92>
  {
    switch (clocksource)
 8007e7e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007e82:	2b40      	cmp	r3, #64	; 0x40
 8007e84:	f200 83b3 	bhi.w	80085ee <UART_SetConfig+0x1b4e>
 8007e88:	a201      	add	r2, pc, #4	; (adr r2, 8007e90 <UART_SetConfig+0x13f0>)
 8007e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e8e:	bf00      	nop
 8007e90:	08007fdd 	.word	0x08007fdd
 8007e94:	08008095 	.word	0x08008095
 8007e98:	080085ef 	.word	0x080085ef
 8007e9c:	080085ef 	.word	0x080085ef
 8007ea0:	0800814d 	.word	0x0800814d
 8007ea4:	080085ef 	.word	0x080085ef
 8007ea8:	080085ef 	.word	0x080085ef
 8007eac:	080085ef 	.word	0x080085ef
 8007eb0:	08008209 	.word	0x08008209
 8007eb4:	080085ef 	.word	0x080085ef
 8007eb8:	080085ef 	.word	0x080085ef
 8007ebc:	080085ef 	.word	0x080085ef
 8007ec0:	080085ef 	.word	0x080085ef
 8007ec4:	080085ef 	.word	0x080085ef
 8007ec8:	080085ef 	.word	0x080085ef
 8007ecc:	080085ef 	.word	0x080085ef
 8007ed0:	080082c5 	.word	0x080082c5
 8007ed4:	080085ef 	.word	0x080085ef
 8007ed8:	080085ef 	.word	0x080085ef
 8007edc:	080085ef 	.word	0x080085ef
 8007ee0:	080085ef 	.word	0x080085ef
 8007ee4:	080085ef 	.word	0x080085ef
 8007ee8:	080085ef 	.word	0x080085ef
 8007eec:	080085ef 	.word	0x080085ef
 8007ef0:	080085ef 	.word	0x080085ef
 8007ef4:	080085ef 	.word	0x080085ef
 8007ef8:	080085ef 	.word	0x080085ef
 8007efc:	080085ef 	.word	0x080085ef
 8007f00:	080085ef 	.word	0x080085ef
 8007f04:	080085ef 	.word	0x080085ef
 8007f08:	080085ef 	.word	0x080085ef
 8007f0c:	080085ef 	.word	0x080085ef
 8007f10:	08008437 	.word	0x08008437
 8007f14:	080085ef 	.word	0x080085ef
 8007f18:	080085ef 	.word	0x080085ef
 8007f1c:	080085ef 	.word	0x080085ef
 8007f20:	080085ef 	.word	0x080085ef
 8007f24:	080085ef 	.word	0x080085ef
 8007f28:	080085ef 	.word	0x080085ef
 8007f2c:	080085ef 	.word	0x080085ef
 8007f30:	080085ef 	.word	0x080085ef
 8007f34:	080085ef 	.word	0x080085ef
 8007f38:	080085ef 	.word	0x080085ef
 8007f3c:	080085ef 	.word	0x080085ef
 8007f40:	080085ef 	.word	0x080085ef
 8007f44:	080085ef 	.word	0x080085ef
 8007f48:	080085ef 	.word	0x080085ef
 8007f4c:	080085ef 	.word	0x080085ef
 8007f50:	080085ef 	.word	0x080085ef
 8007f54:	080085ef 	.word	0x080085ef
 8007f58:	080085ef 	.word	0x080085ef
 8007f5c:	080085ef 	.word	0x080085ef
 8007f60:	080085ef 	.word	0x080085ef
 8007f64:	080085ef 	.word	0x080085ef
 8007f68:	080085ef 	.word	0x080085ef
 8007f6c:	080085ef 	.word	0x080085ef
 8007f70:	080085ef 	.word	0x080085ef
 8007f74:	080085ef 	.word	0x080085ef
 8007f78:	080085ef 	.word	0x080085ef
 8007f7c:	080085ef 	.word	0x080085ef
 8007f80:	080085ef 	.word	0x080085ef
 8007f84:	080085ef 	.word	0x080085ef
 8007f88:	080085ef 	.word	0x080085ef
 8007f8c:	080085ef 	.word	0x080085ef
 8007f90:	0800852d 	.word	0x0800852d
 8007f94:	f3af 8000 	nop.w
 8007f98:	05161500 	.word	0x05161500
 8007f9c:	00000000 	.word	0x00000000
 8007fa0:	0a2c2a00 	.word	0x0a2c2a00
 8007fa4:	00000000 	.word	0x00000000
 8007fa8:	003d0900 	.word	0x003d0900
 8007fac:	3d090000 	.word	0x3d090000
 8007fb0:	007a1200 	.word	0x007a1200
 8007fb4:	00f42400 	.word	0x00f42400
 8007fb8:	01e84800 	.word	0x01e84800
 8007fbc:	03d09000 	.word	0x03d09000
 8007fc0:	061a8000 	.word	0x061a8000
 8007fc4:	07a12000 	.word	0x07a12000
 8007fc8:	0f424000 	.word	0x0f424000
 8007fcc:	1e848000 	.word	0x1e848000
 8007fd0:	000aaa00 	.word	0x000aaa00
 8007fd4:	000ccc00 	.word	0x000ccc00
 8007fd8:	00155500 	.word	0x00155500
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fdc:	f7fc feba 	bl	8004d54 <HAL_RCC_GetPCLK1Freq>
 8007fe0:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d044      	beq.n	8008074 <UART_SetConfig+0x15d4>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d03e      	beq.n	8008070 <UART_SetConfig+0x15d0>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	d038      	beq.n	800806c <UART_SetConfig+0x15cc>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ffe:	2b03      	cmp	r3, #3
 8008000:	d032      	beq.n	8008068 <UART_SetConfig+0x15c8>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008006:	2b04      	cmp	r3, #4
 8008008:	d02c      	beq.n	8008064 <UART_SetConfig+0x15c4>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800800e:	2b05      	cmp	r3, #5
 8008010:	d026      	beq.n	8008060 <UART_SetConfig+0x15c0>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008016:	2b06      	cmp	r3, #6
 8008018:	d020      	beq.n	800805c <UART_SetConfig+0x15bc>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800801e:	2b07      	cmp	r3, #7
 8008020:	d01a      	beq.n	8008058 <UART_SetConfig+0x15b8>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008026:	2b08      	cmp	r3, #8
 8008028:	d014      	beq.n	8008054 <UART_SetConfig+0x15b4>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800802e:	2b09      	cmp	r3, #9
 8008030:	d00e      	beq.n	8008050 <UART_SetConfig+0x15b0>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008036:	2b0a      	cmp	r3, #10
 8008038:	d008      	beq.n	800804c <UART_SetConfig+0x15ac>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800803e:	2b0b      	cmp	r3, #11
 8008040:	d102      	bne.n	8008048 <UART_SetConfig+0x15a8>
 8008042:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008046:	e016      	b.n	8008076 <UART_SetConfig+0x15d6>
 8008048:	2301      	movs	r3, #1
 800804a:	e014      	b.n	8008076 <UART_SetConfig+0x15d6>
 800804c:	2380      	movs	r3, #128	; 0x80
 800804e:	e012      	b.n	8008076 <UART_SetConfig+0x15d6>
 8008050:	2340      	movs	r3, #64	; 0x40
 8008052:	e010      	b.n	8008076 <UART_SetConfig+0x15d6>
 8008054:	2320      	movs	r3, #32
 8008056:	e00e      	b.n	8008076 <UART_SetConfig+0x15d6>
 8008058:	2310      	movs	r3, #16
 800805a:	e00c      	b.n	8008076 <UART_SetConfig+0x15d6>
 800805c:	230c      	movs	r3, #12
 800805e:	e00a      	b.n	8008076 <UART_SetConfig+0x15d6>
 8008060:	230a      	movs	r3, #10
 8008062:	e008      	b.n	8008076 <UART_SetConfig+0x15d6>
 8008064:	2308      	movs	r3, #8
 8008066:	e006      	b.n	8008076 <UART_SetConfig+0x15d6>
 8008068:	2306      	movs	r3, #6
 800806a:	e004      	b.n	8008076 <UART_SetConfig+0x15d6>
 800806c:	2304      	movs	r3, #4
 800806e:	e002      	b.n	8008076 <UART_SetConfig+0x15d6>
 8008070:	2302      	movs	r3, #2
 8008072:	e000      	b.n	8008076 <UART_SetConfig+0x15d6>
 8008074:	2301      	movs	r3, #1
 8008076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008078:	fbb2 f3f3 	udiv	r3, r2, r3
 800807c:	005a      	lsls	r2, r3, #1
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	085b      	lsrs	r3, r3, #1
 8008084:	441a      	add	r2, r3
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	fbb2 f3f3 	udiv	r3, r2, r3
 800808e:	b29b      	uxth	r3, r3
 8008090:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008092:	e2b0      	b.n	80085f6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008094:	f7fc fe74 	bl	8004d80 <HAL_RCC_GetPCLK2Freq>
 8008098:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d044      	beq.n	800812c <UART_SetConfig+0x168c>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d03e      	beq.n	8008128 <UART_SetConfig+0x1688>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ae:	2b02      	cmp	r3, #2
 80080b0:	d038      	beq.n	8008124 <UART_SetConfig+0x1684>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b6:	2b03      	cmp	r3, #3
 80080b8:	d032      	beq.n	8008120 <UART_SetConfig+0x1680>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080be:	2b04      	cmp	r3, #4
 80080c0:	d02c      	beq.n	800811c <UART_SetConfig+0x167c>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c6:	2b05      	cmp	r3, #5
 80080c8:	d026      	beq.n	8008118 <UART_SetConfig+0x1678>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ce:	2b06      	cmp	r3, #6
 80080d0:	d020      	beq.n	8008114 <UART_SetConfig+0x1674>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d6:	2b07      	cmp	r3, #7
 80080d8:	d01a      	beq.n	8008110 <UART_SetConfig+0x1670>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080de:	2b08      	cmp	r3, #8
 80080e0:	d014      	beq.n	800810c <UART_SetConfig+0x166c>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e6:	2b09      	cmp	r3, #9
 80080e8:	d00e      	beq.n	8008108 <UART_SetConfig+0x1668>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ee:	2b0a      	cmp	r3, #10
 80080f0:	d008      	beq.n	8008104 <UART_SetConfig+0x1664>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f6:	2b0b      	cmp	r3, #11
 80080f8:	d102      	bne.n	8008100 <UART_SetConfig+0x1660>
 80080fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80080fe:	e016      	b.n	800812e <UART_SetConfig+0x168e>
 8008100:	2301      	movs	r3, #1
 8008102:	e014      	b.n	800812e <UART_SetConfig+0x168e>
 8008104:	2380      	movs	r3, #128	; 0x80
 8008106:	e012      	b.n	800812e <UART_SetConfig+0x168e>
 8008108:	2340      	movs	r3, #64	; 0x40
 800810a:	e010      	b.n	800812e <UART_SetConfig+0x168e>
 800810c:	2320      	movs	r3, #32
 800810e:	e00e      	b.n	800812e <UART_SetConfig+0x168e>
 8008110:	2310      	movs	r3, #16
 8008112:	e00c      	b.n	800812e <UART_SetConfig+0x168e>
 8008114:	230c      	movs	r3, #12
 8008116:	e00a      	b.n	800812e <UART_SetConfig+0x168e>
 8008118:	230a      	movs	r3, #10
 800811a:	e008      	b.n	800812e <UART_SetConfig+0x168e>
 800811c:	2308      	movs	r3, #8
 800811e:	e006      	b.n	800812e <UART_SetConfig+0x168e>
 8008120:	2306      	movs	r3, #6
 8008122:	e004      	b.n	800812e <UART_SetConfig+0x168e>
 8008124:	2304      	movs	r3, #4
 8008126:	e002      	b.n	800812e <UART_SetConfig+0x168e>
 8008128:	2302      	movs	r3, #2
 800812a:	e000      	b.n	800812e <UART_SetConfig+0x168e>
 800812c:	2301      	movs	r3, #1
 800812e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008130:	fbb2 f3f3 	udiv	r3, r2, r3
 8008134:	005a      	lsls	r2, r3, #1
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	085b      	lsrs	r3, r3, #1
 800813c:	441a      	add	r2, r3
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	fbb2 f3f3 	udiv	r3, r2, r3
 8008146:	b29b      	uxth	r3, r3
 8008148:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800814a:	e254      	b.n	80085f6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800814c:	f107 0318 	add.w	r3, r7, #24
 8008150:	4618      	mov	r0, r3
 8008152:	f7fd fd61 	bl	8005c18 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008156:	69fa      	ldr	r2, [r7, #28]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800815c:	2b00      	cmp	r3, #0
 800815e:	d044      	beq.n	80081ea <UART_SetConfig+0x174a>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008164:	2b01      	cmp	r3, #1
 8008166:	d03e      	beq.n	80081e6 <UART_SetConfig+0x1746>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816c:	2b02      	cmp	r3, #2
 800816e:	d038      	beq.n	80081e2 <UART_SetConfig+0x1742>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008174:	2b03      	cmp	r3, #3
 8008176:	d032      	beq.n	80081de <UART_SetConfig+0x173e>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817c:	2b04      	cmp	r3, #4
 800817e:	d02c      	beq.n	80081da <UART_SetConfig+0x173a>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008184:	2b05      	cmp	r3, #5
 8008186:	d026      	beq.n	80081d6 <UART_SetConfig+0x1736>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818c:	2b06      	cmp	r3, #6
 800818e:	d020      	beq.n	80081d2 <UART_SetConfig+0x1732>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008194:	2b07      	cmp	r3, #7
 8008196:	d01a      	beq.n	80081ce <UART_SetConfig+0x172e>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800819c:	2b08      	cmp	r3, #8
 800819e:	d014      	beq.n	80081ca <UART_SetConfig+0x172a>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a4:	2b09      	cmp	r3, #9
 80081a6:	d00e      	beq.n	80081c6 <UART_SetConfig+0x1726>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ac:	2b0a      	cmp	r3, #10
 80081ae:	d008      	beq.n	80081c2 <UART_SetConfig+0x1722>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b4:	2b0b      	cmp	r3, #11
 80081b6:	d102      	bne.n	80081be <UART_SetConfig+0x171e>
 80081b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081bc:	e016      	b.n	80081ec <UART_SetConfig+0x174c>
 80081be:	2301      	movs	r3, #1
 80081c0:	e014      	b.n	80081ec <UART_SetConfig+0x174c>
 80081c2:	2380      	movs	r3, #128	; 0x80
 80081c4:	e012      	b.n	80081ec <UART_SetConfig+0x174c>
 80081c6:	2340      	movs	r3, #64	; 0x40
 80081c8:	e010      	b.n	80081ec <UART_SetConfig+0x174c>
 80081ca:	2320      	movs	r3, #32
 80081cc:	e00e      	b.n	80081ec <UART_SetConfig+0x174c>
 80081ce:	2310      	movs	r3, #16
 80081d0:	e00c      	b.n	80081ec <UART_SetConfig+0x174c>
 80081d2:	230c      	movs	r3, #12
 80081d4:	e00a      	b.n	80081ec <UART_SetConfig+0x174c>
 80081d6:	230a      	movs	r3, #10
 80081d8:	e008      	b.n	80081ec <UART_SetConfig+0x174c>
 80081da:	2308      	movs	r3, #8
 80081dc:	e006      	b.n	80081ec <UART_SetConfig+0x174c>
 80081de:	2306      	movs	r3, #6
 80081e0:	e004      	b.n	80081ec <UART_SetConfig+0x174c>
 80081e2:	2304      	movs	r3, #4
 80081e4:	e002      	b.n	80081ec <UART_SetConfig+0x174c>
 80081e6:	2302      	movs	r3, #2
 80081e8:	e000      	b.n	80081ec <UART_SetConfig+0x174c>
 80081ea:	2301      	movs	r3, #1
 80081ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80081f0:	005a      	lsls	r2, r3, #1
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	085b      	lsrs	r3, r3, #1
 80081f8:	441a      	add	r2, r3
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008202:	b29b      	uxth	r3, r3
 8008204:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008206:	e1f6      	b.n	80085f6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008208:	f107 030c 	add.w	r3, r7, #12
 800820c:	4618      	mov	r0, r3
 800820e:	f7fd fe4f 	bl	8005eb0 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008212:	693a      	ldr	r2, [r7, #16]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008218:	2b00      	cmp	r3, #0
 800821a:	d044      	beq.n	80082a6 <UART_SetConfig+0x1806>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008220:	2b01      	cmp	r3, #1
 8008222:	d03e      	beq.n	80082a2 <UART_SetConfig+0x1802>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008228:	2b02      	cmp	r3, #2
 800822a:	d038      	beq.n	800829e <UART_SetConfig+0x17fe>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008230:	2b03      	cmp	r3, #3
 8008232:	d032      	beq.n	800829a <UART_SetConfig+0x17fa>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008238:	2b04      	cmp	r3, #4
 800823a:	d02c      	beq.n	8008296 <UART_SetConfig+0x17f6>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008240:	2b05      	cmp	r3, #5
 8008242:	d026      	beq.n	8008292 <UART_SetConfig+0x17f2>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008248:	2b06      	cmp	r3, #6
 800824a:	d020      	beq.n	800828e <UART_SetConfig+0x17ee>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008250:	2b07      	cmp	r3, #7
 8008252:	d01a      	beq.n	800828a <UART_SetConfig+0x17ea>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008258:	2b08      	cmp	r3, #8
 800825a:	d014      	beq.n	8008286 <UART_SetConfig+0x17e6>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008260:	2b09      	cmp	r3, #9
 8008262:	d00e      	beq.n	8008282 <UART_SetConfig+0x17e2>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008268:	2b0a      	cmp	r3, #10
 800826a:	d008      	beq.n	800827e <UART_SetConfig+0x17de>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008270:	2b0b      	cmp	r3, #11
 8008272:	d102      	bne.n	800827a <UART_SetConfig+0x17da>
 8008274:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008278:	e016      	b.n	80082a8 <UART_SetConfig+0x1808>
 800827a:	2301      	movs	r3, #1
 800827c:	e014      	b.n	80082a8 <UART_SetConfig+0x1808>
 800827e:	2380      	movs	r3, #128	; 0x80
 8008280:	e012      	b.n	80082a8 <UART_SetConfig+0x1808>
 8008282:	2340      	movs	r3, #64	; 0x40
 8008284:	e010      	b.n	80082a8 <UART_SetConfig+0x1808>
 8008286:	2320      	movs	r3, #32
 8008288:	e00e      	b.n	80082a8 <UART_SetConfig+0x1808>
 800828a:	2310      	movs	r3, #16
 800828c:	e00c      	b.n	80082a8 <UART_SetConfig+0x1808>
 800828e:	230c      	movs	r3, #12
 8008290:	e00a      	b.n	80082a8 <UART_SetConfig+0x1808>
 8008292:	230a      	movs	r3, #10
 8008294:	e008      	b.n	80082a8 <UART_SetConfig+0x1808>
 8008296:	2308      	movs	r3, #8
 8008298:	e006      	b.n	80082a8 <UART_SetConfig+0x1808>
 800829a:	2306      	movs	r3, #6
 800829c:	e004      	b.n	80082a8 <UART_SetConfig+0x1808>
 800829e:	2304      	movs	r3, #4
 80082a0:	e002      	b.n	80082a8 <UART_SetConfig+0x1808>
 80082a2:	2302      	movs	r3, #2
 80082a4:	e000      	b.n	80082a8 <UART_SetConfig+0x1808>
 80082a6:	2301      	movs	r3, #1
 80082a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80082ac:	005a      	lsls	r2, r3, #1
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	085b      	lsrs	r3, r3, #1
 80082b4:	441a      	add	r2, r3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80082be:	b29b      	uxth	r3, r3
 80082c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80082c2:	e198      	b.n	80085f6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082c4:	4b87      	ldr	r3, [pc, #540]	; (80084e4 <UART_SetConfig+0x1a44>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f003 0320 	and.w	r3, r3, #32
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d05e      	beq.n	800838e <UART_SetConfig+0x18ee>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082d0:	4b84      	ldr	r3, [pc, #528]	; (80084e4 <UART_SetConfig+0x1a44>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	08db      	lsrs	r3, r3, #3
 80082d6:	f003 0303 	and.w	r3, r3, #3
 80082da:	4a83      	ldr	r2, [pc, #524]	; (80084e8 <UART_SetConfig+0x1a48>)
 80082dc:	40da      	lsrs	r2, r3
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d044      	beq.n	8008370 <UART_SetConfig+0x18d0>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d03e      	beq.n	800836c <UART_SetConfig+0x18cc>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d038      	beq.n	8008368 <UART_SetConfig+0x18c8>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082fa:	2b03      	cmp	r3, #3
 80082fc:	d032      	beq.n	8008364 <UART_SetConfig+0x18c4>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008302:	2b04      	cmp	r3, #4
 8008304:	d02c      	beq.n	8008360 <UART_SetConfig+0x18c0>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800830a:	2b05      	cmp	r3, #5
 800830c:	d026      	beq.n	800835c <UART_SetConfig+0x18bc>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008312:	2b06      	cmp	r3, #6
 8008314:	d020      	beq.n	8008358 <UART_SetConfig+0x18b8>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800831a:	2b07      	cmp	r3, #7
 800831c:	d01a      	beq.n	8008354 <UART_SetConfig+0x18b4>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008322:	2b08      	cmp	r3, #8
 8008324:	d014      	beq.n	8008350 <UART_SetConfig+0x18b0>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800832a:	2b09      	cmp	r3, #9
 800832c:	d00e      	beq.n	800834c <UART_SetConfig+0x18ac>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008332:	2b0a      	cmp	r3, #10
 8008334:	d008      	beq.n	8008348 <UART_SetConfig+0x18a8>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800833a:	2b0b      	cmp	r3, #11
 800833c:	d102      	bne.n	8008344 <UART_SetConfig+0x18a4>
 800833e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008342:	e016      	b.n	8008372 <UART_SetConfig+0x18d2>
 8008344:	2301      	movs	r3, #1
 8008346:	e014      	b.n	8008372 <UART_SetConfig+0x18d2>
 8008348:	2380      	movs	r3, #128	; 0x80
 800834a:	e012      	b.n	8008372 <UART_SetConfig+0x18d2>
 800834c:	2340      	movs	r3, #64	; 0x40
 800834e:	e010      	b.n	8008372 <UART_SetConfig+0x18d2>
 8008350:	2320      	movs	r3, #32
 8008352:	e00e      	b.n	8008372 <UART_SetConfig+0x18d2>
 8008354:	2310      	movs	r3, #16
 8008356:	e00c      	b.n	8008372 <UART_SetConfig+0x18d2>
 8008358:	230c      	movs	r3, #12
 800835a:	e00a      	b.n	8008372 <UART_SetConfig+0x18d2>
 800835c:	230a      	movs	r3, #10
 800835e:	e008      	b.n	8008372 <UART_SetConfig+0x18d2>
 8008360:	2308      	movs	r3, #8
 8008362:	e006      	b.n	8008372 <UART_SetConfig+0x18d2>
 8008364:	2306      	movs	r3, #6
 8008366:	e004      	b.n	8008372 <UART_SetConfig+0x18d2>
 8008368:	2304      	movs	r3, #4
 800836a:	e002      	b.n	8008372 <UART_SetConfig+0x18d2>
 800836c:	2302      	movs	r3, #2
 800836e:	e000      	b.n	8008372 <UART_SetConfig+0x18d2>
 8008370:	2301      	movs	r3, #1
 8008372:	fbb2 f3f3 	udiv	r3, r2, r3
 8008376:	005a      	lsls	r2, r3, #1
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	085b      	lsrs	r3, r3, #1
 800837e:	441a      	add	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	fbb2 f3f3 	udiv	r3, r2, r3
 8008388:	b29b      	uxth	r3, r3
 800838a:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 800838c:	e133      	b.n	80085f6 <UART_SetConfig+0x1b56>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008392:	2b00      	cmp	r3, #0
 8008394:	d043      	beq.n	800841e <UART_SetConfig+0x197e>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800839a:	2b01      	cmp	r3, #1
 800839c:	d03d      	beq.n	800841a <UART_SetConfig+0x197a>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	d037      	beq.n	8008416 <UART_SetConfig+0x1976>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083aa:	2b03      	cmp	r3, #3
 80083ac:	d031      	beq.n	8008412 <UART_SetConfig+0x1972>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b2:	2b04      	cmp	r3, #4
 80083b4:	d02b      	beq.n	800840e <UART_SetConfig+0x196e>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083ba:	2b05      	cmp	r3, #5
 80083bc:	d025      	beq.n	800840a <UART_SetConfig+0x196a>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083c2:	2b06      	cmp	r3, #6
 80083c4:	d01f      	beq.n	8008406 <UART_SetConfig+0x1966>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083ca:	2b07      	cmp	r3, #7
 80083cc:	d019      	beq.n	8008402 <UART_SetConfig+0x1962>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d2:	2b08      	cmp	r3, #8
 80083d4:	d013      	beq.n	80083fe <UART_SetConfig+0x195e>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083da:	2b09      	cmp	r3, #9
 80083dc:	d00d      	beq.n	80083fa <UART_SetConfig+0x195a>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e2:	2b0a      	cmp	r3, #10
 80083e4:	d007      	beq.n	80083f6 <UART_SetConfig+0x1956>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083ea:	2b0b      	cmp	r3, #11
 80083ec:	d101      	bne.n	80083f2 <UART_SetConfig+0x1952>
 80083ee:	4b3f      	ldr	r3, [pc, #252]	; (80084ec <UART_SetConfig+0x1a4c>)
 80083f0:	e016      	b.n	8008420 <UART_SetConfig+0x1980>
 80083f2:	4b3f      	ldr	r3, [pc, #252]	; (80084f0 <UART_SetConfig+0x1a50>)
 80083f4:	e014      	b.n	8008420 <UART_SetConfig+0x1980>
 80083f6:	4b3f      	ldr	r3, [pc, #252]	; (80084f4 <UART_SetConfig+0x1a54>)
 80083f8:	e012      	b.n	8008420 <UART_SetConfig+0x1980>
 80083fa:	4b3f      	ldr	r3, [pc, #252]	; (80084f8 <UART_SetConfig+0x1a58>)
 80083fc:	e010      	b.n	8008420 <UART_SetConfig+0x1980>
 80083fe:	4b3f      	ldr	r3, [pc, #252]	; (80084fc <UART_SetConfig+0x1a5c>)
 8008400:	e00e      	b.n	8008420 <UART_SetConfig+0x1980>
 8008402:	4b3f      	ldr	r3, [pc, #252]	; (8008500 <UART_SetConfig+0x1a60>)
 8008404:	e00c      	b.n	8008420 <UART_SetConfig+0x1980>
 8008406:	4b3f      	ldr	r3, [pc, #252]	; (8008504 <UART_SetConfig+0x1a64>)
 8008408:	e00a      	b.n	8008420 <UART_SetConfig+0x1980>
 800840a:	4b3f      	ldr	r3, [pc, #252]	; (8008508 <UART_SetConfig+0x1a68>)
 800840c:	e008      	b.n	8008420 <UART_SetConfig+0x1980>
 800840e:	4b3f      	ldr	r3, [pc, #252]	; (800850c <UART_SetConfig+0x1a6c>)
 8008410:	e006      	b.n	8008420 <UART_SetConfig+0x1980>
 8008412:	4b3f      	ldr	r3, [pc, #252]	; (8008510 <UART_SetConfig+0x1a70>)
 8008414:	e004      	b.n	8008420 <UART_SetConfig+0x1980>
 8008416:	4b3f      	ldr	r3, [pc, #252]	; (8008514 <UART_SetConfig+0x1a74>)
 8008418:	e002      	b.n	8008420 <UART_SetConfig+0x1980>
 800841a:	4b33      	ldr	r3, [pc, #204]	; (80084e8 <UART_SetConfig+0x1a48>)
 800841c:	e000      	b.n	8008420 <UART_SetConfig+0x1980>
 800841e:	4b34      	ldr	r3, [pc, #208]	; (80084f0 <UART_SetConfig+0x1a50>)
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	6852      	ldr	r2, [r2, #4]
 8008424:	0852      	lsrs	r2, r2, #1
 8008426:	441a      	add	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008430:	b29b      	uxth	r3, r3
 8008432:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008434:	e0df      	b.n	80085f6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800843a:	2b00      	cmp	r3, #0
 800843c:	d045      	beq.n	80084ca <UART_SetConfig+0x1a2a>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008442:	2b01      	cmp	r3, #1
 8008444:	d03f      	beq.n	80084c6 <UART_SetConfig+0x1a26>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800844a:	2b02      	cmp	r3, #2
 800844c:	d039      	beq.n	80084c2 <UART_SetConfig+0x1a22>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008452:	2b03      	cmp	r3, #3
 8008454:	d033      	beq.n	80084be <UART_SetConfig+0x1a1e>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800845a:	2b04      	cmp	r3, #4
 800845c:	d02d      	beq.n	80084ba <UART_SetConfig+0x1a1a>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008462:	2b05      	cmp	r3, #5
 8008464:	d027      	beq.n	80084b6 <UART_SetConfig+0x1a16>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800846a:	2b06      	cmp	r3, #6
 800846c:	d021      	beq.n	80084b2 <UART_SetConfig+0x1a12>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008472:	2b07      	cmp	r3, #7
 8008474:	d01b      	beq.n	80084ae <UART_SetConfig+0x1a0e>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847a:	2b08      	cmp	r3, #8
 800847c:	d015      	beq.n	80084aa <UART_SetConfig+0x1a0a>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008482:	2b09      	cmp	r3, #9
 8008484:	d00f      	beq.n	80084a6 <UART_SetConfig+0x1a06>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800848a:	2b0a      	cmp	r3, #10
 800848c:	d008      	beq.n	80084a0 <UART_SetConfig+0x1a00>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008492:	2b0b      	cmp	r3, #11
 8008494:	d102      	bne.n	800849c <UART_SetConfig+0x19fc>
 8008496:	f647 2312 	movw	r3, #31250	; 0x7a12
 800849a:	e017      	b.n	80084cc <UART_SetConfig+0x1a2c>
 800849c:	4b18      	ldr	r3, [pc, #96]	; (8008500 <UART_SetConfig+0x1a60>)
 800849e:	e015      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084a0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80084a4:	e012      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084a6:	4b1c      	ldr	r3, [pc, #112]	; (8008518 <UART_SetConfig+0x1a78>)
 80084a8:	e010      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084aa:	4b1c      	ldr	r3, [pc, #112]	; (800851c <UART_SetConfig+0x1a7c>)
 80084ac:	e00e      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084ae:	4b0f      	ldr	r3, [pc, #60]	; (80084ec <UART_SetConfig+0x1a4c>)
 80084b0:	e00c      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084b2:	4b1b      	ldr	r3, [pc, #108]	; (8008520 <UART_SetConfig+0x1a80>)
 80084b4:	e00a      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084b6:	4b1b      	ldr	r3, [pc, #108]	; (8008524 <UART_SetConfig+0x1a84>)
 80084b8:	e008      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084ba:	4b0e      	ldr	r3, [pc, #56]	; (80084f4 <UART_SetConfig+0x1a54>)
 80084bc:	e006      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084be:	4b1a      	ldr	r3, [pc, #104]	; (8008528 <UART_SetConfig+0x1a88>)
 80084c0:	e004      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084c2:	4b0d      	ldr	r3, [pc, #52]	; (80084f8 <UART_SetConfig+0x1a58>)
 80084c4:	e002      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084c6:	4b0d      	ldr	r3, [pc, #52]	; (80084fc <UART_SetConfig+0x1a5c>)
 80084c8:	e000      	b.n	80084cc <UART_SetConfig+0x1a2c>
 80084ca:	4b0d      	ldr	r3, [pc, #52]	; (8008500 <UART_SetConfig+0x1a60>)
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	6852      	ldr	r2, [r2, #4]
 80084d0:	0852      	lsrs	r2, r2, #1
 80084d2:	441a      	add	r2, r3
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80084dc:	b29b      	uxth	r3, r3
 80084de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80084e0:	e089      	b.n	80085f6 <UART_SetConfig+0x1b56>
 80084e2:	bf00      	nop
 80084e4:	58024400 	.word	0x58024400
 80084e8:	03d09000 	.word	0x03d09000
 80084ec:	0007a120 	.word	0x0007a120
 80084f0:	07a12000 	.word	0x07a12000
 80084f4:	000f4240 	.word	0x000f4240
 80084f8:	001e8480 	.word	0x001e8480
 80084fc:	003d0900 	.word	0x003d0900
 8008500:	007a1200 	.word	0x007a1200
 8008504:	00a2c2aa 	.word	0x00a2c2aa
 8008508:	00c35000 	.word	0x00c35000
 800850c:	00f42400 	.word	0x00f42400
 8008510:	01458554 	.word	0x01458554
 8008514:	01e84800 	.word	0x01e84800
 8008518:	0001e848 	.word	0x0001e848
 800851c:	0003d090 	.word	0x0003d090
 8008520:	000a2c2a 	.word	0x000a2c2a
 8008524:	000c3500 	.word	0x000c3500
 8008528:	00145854 	.word	0x00145854
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008530:	2b00      	cmp	r3, #0
 8008532:	d04f      	beq.n	80085d4 <UART_SetConfig+0x1b34>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008538:	2b01      	cmp	r3, #1
 800853a:	d048      	beq.n	80085ce <UART_SetConfig+0x1b2e>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008540:	2b02      	cmp	r3, #2
 8008542:	d041      	beq.n	80085c8 <UART_SetConfig+0x1b28>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008548:	2b03      	cmp	r3, #3
 800854a:	d03a      	beq.n	80085c2 <UART_SetConfig+0x1b22>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008550:	2b04      	cmp	r3, #4
 8008552:	d033      	beq.n	80085bc <UART_SetConfig+0x1b1c>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008558:	2b05      	cmp	r3, #5
 800855a:	d02c      	beq.n	80085b6 <UART_SetConfig+0x1b16>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008560:	2b06      	cmp	r3, #6
 8008562:	d025      	beq.n	80085b0 <UART_SetConfig+0x1b10>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008568:	2b07      	cmp	r3, #7
 800856a:	d01e      	beq.n	80085aa <UART_SetConfig+0x1b0a>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008570:	2b08      	cmp	r3, #8
 8008572:	d017      	beq.n	80085a4 <UART_SetConfig+0x1b04>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008578:	2b09      	cmp	r3, #9
 800857a:	d010      	beq.n	800859e <UART_SetConfig+0x1afe>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008580:	2b0a      	cmp	r3, #10
 8008582:	d009      	beq.n	8008598 <UART_SetConfig+0x1af8>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008588:	2b0b      	cmp	r3, #11
 800858a:	d102      	bne.n	8008592 <UART_SetConfig+0x1af2>
 800858c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008590:	e022      	b.n	80085d8 <UART_SetConfig+0x1b38>
 8008592:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008596:	e01f      	b.n	80085d8 <UART_SetConfig+0x1b38>
 8008598:	f44f 7300 	mov.w	r3, #512	; 0x200
 800859c:	e01c      	b.n	80085d8 <UART_SetConfig+0x1b38>
 800859e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085a2:	e019      	b.n	80085d8 <UART_SetConfig+0x1b38>
 80085a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085a8:	e016      	b.n	80085d8 <UART_SetConfig+0x1b38>
 80085aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80085ae:	e013      	b.n	80085d8 <UART_SetConfig+0x1b38>
 80085b0:	f241 5354 	movw	r3, #5460	; 0x1554
 80085b4:	e010      	b.n	80085d8 <UART_SetConfig+0x1b38>
 80085b6:	f641 1398 	movw	r3, #6552	; 0x1998
 80085ba:	e00d      	b.n	80085d8 <UART_SetConfig+0x1b38>
 80085bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80085c0:	e00a      	b.n	80085d8 <UART_SetConfig+0x1b38>
 80085c2:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 80085c6:	e007      	b.n	80085d8 <UART_SetConfig+0x1b38>
 80085c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80085cc:	e004      	b.n	80085d8 <UART_SetConfig+0x1b38>
 80085ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085d2:	e001      	b.n	80085d8 <UART_SetConfig+0x1b38>
 80085d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80085d8:	687a      	ldr	r2, [r7, #4]
 80085da:	6852      	ldr	r2, [r2, #4]
 80085dc:	0852      	lsrs	r2, r2, #1
 80085de:	441a      	add	r2, r3
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	685b      	ldr	r3, [r3, #4]
 80085e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80085ec:	e003      	b.n	80085f6 <UART_SetConfig+0x1b56>
      default:
        ret = HAL_ERROR;
 80085ee:	2301      	movs	r3, #1
 80085f0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 80085f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085f8:	2b0f      	cmp	r3, #15
 80085fa:	d916      	bls.n	800862a <UART_SetConfig+0x1b8a>
 80085fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008602:	d212      	bcs.n	800862a <UART_SetConfig+0x1b8a>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008606:	b29b      	uxth	r3, r3
 8008608:	f023 030f 	bic.w	r3, r3, #15
 800860c:	84fb      	strh	r3, [r7, #38]	; 0x26
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800860e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008610:	085b      	lsrs	r3, r3, #1
 8008612:	b29b      	uxth	r3, r3
 8008614:	f003 0307 	and.w	r3, r3, #7
 8008618:	b29a      	uxth	r2, r3
 800861a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800861c:	4313      	orrs	r3, r2
 800861e:	84fb      	strh	r3, [r7, #38]	; 0x26
      huart->Instance->BRR = brrtemp;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008626:	60da      	str	r2, [r3, #12]
 8008628:	e3a3      	b.n	8008d72 <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008630:	e39f      	b.n	8008d72 <UART_SetConfig+0x22d2>
    }
  }
  else
  {
    switch (clocksource)
 8008632:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008636:	2b40      	cmp	r3, #64	; 0x40
 8008638:	f200 8388 	bhi.w	8008d4c <UART_SetConfig+0x22ac>
 800863c:	a201      	add	r2, pc, #4	; (adr r2, 8008644 <UART_SetConfig+0x1ba4>)
 800863e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008642:	bf00      	nop
 8008644:	08008749 	.word	0x08008749
 8008648:	080087ff 	.word	0x080087ff
 800864c:	08008d4d 	.word	0x08008d4d
 8008650:	08008d4d 	.word	0x08008d4d
 8008654:	080088b5 	.word	0x080088b5
 8008658:	08008d4d 	.word	0x08008d4d
 800865c:	08008d4d 	.word	0x08008d4d
 8008660:	08008d4d 	.word	0x08008d4d
 8008664:	0800896f 	.word	0x0800896f
 8008668:	08008d4d 	.word	0x08008d4d
 800866c:	08008d4d 	.word	0x08008d4d
 8008670:	08008d4d 	.word	0x08008d4d
 8008674:	08008d4d 	.word	0x08008d4d
 8008678:	08008d4d 	.word	0x08008d4d
 800867c:	08008d4d 	.word	0x08008d4d
 8008680:	08008d4d 	.word	0x08008d4d
 8008684:	08008a29 	.word	0x08008a29
 8008688:	08008d4d 	.word	0x08008d4d
 800868c:	08008d4d 	.word	0x08008d4d
 8008690:	08008d4d 	.word	0x08008d4d
 8008694:	08008d4d 	.word	0x08008d4d
 8008698:	08008d4d 	.word	0x08008d4d
 800869c:	08008d4d 	.word	0x08008d4d
 80086a0:	08008d4d 	.word	0x08008d4d
 80086a4:	08008d4d 	.word	0x08008d4d
 80086a8:	08008d4d 	.word	0x08008d4d
 80086ac:	08008d4d 	.word	0x08008d4d
 80086b0:	08008d4d 	.word	0x08008d4d
 80086b4:	08008d4d 	.word	0x08008d4d
 80086b8:	08008d4d 	.word	0x08008d4d
 80086bc:	08008d4d 	.word	0x08008d4d
 80086c0:	08008d4d 	.word	0x08008d4d
 80086c4:	08008b99 	.word	0x08008b99
 80086c8:	08008d4d 	.word	0x08008d4d
 80086cc:	08008d4d 	.word	0x08008d4d
 80086d0:	08008d4d 	.word	0x08008d4d
 80086d4:	08008d4d 	.word	0x08008d4d
 80086d8:	08008d4d 	.word	0x08008d4d
 80086dc:	08008d4d 	.word	0x08008d4d
 80086e0:	08008d4d 	.word	0x08008d4d
 80086e4:	08008d4d 	.word	0x08008d4d
 80086e8:	08008d4d 	.word	0x08008d4d
 80086ec:	08008d4d 	.word	0x08008d4d
 80086f0:	08008d4d 	.word	0x08008d4d
 80086f4:	08008d4d 	.word	0x08008d4d
 80086f8:	08008d4d 	.word	0x08008d4d
 80086fc:	08008d4d 	.word	0x08008d4d
 8008700:	08008d4d 	.word	0x08008d4d
 8008704:	08008d4d 	.word	0x08008d4d
 8008708:	08008d4d 	.word	0x08008d4d
 800870c:	08008d4d 	.word	0x08008d4d
 8008710:	08008d4d 	.word	0x08008d4d
 8008714:	08008d4d 	.word	0x08008d4d
 8008718:	08008d4d 	.word	0x08008d4d
 800871c:	08008d4d 	.word	0x08008d4d
 8008720:	08008d4d 	.word	0x08008d4d
 8008724:	08008d4d 	.word	0x08008d4d
 8008728:	08008d4d 	.word	0x08008d4d
 800872c:	08008d4d 	.word	0x08008d4d
 8008730:	08008d4d 	.word	0x08008d4d
 8008734:	08008d4d 	.word	0x08008d4d
 8008738:	08008d4d 	.word	0x08008d4d
 800873c:	08008d4d 	.word	0x08008d4d
 8008740:	08008d4d 	.word	0x08008d4d
 8008744:	08008c8d 	.word	0x08008c8d
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008748:	f7fc fb04 	bl	8004d54 <HAL_RCC_GetPCLK1Freq>
 800874c:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008752:	2b00      	cmp	r3, #0
 8008754:	d044      	beq.n	80087e0 <UART_SetConfig+0x1d40>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875a:	2b01      	cmp	r3, #1
 800875c:	d03e      	beq.n	80087dc <UART_SetConfig+0x1d3c>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008762:	2b02      	cmp	r3, #2
 8008764:	d038      	beq.n	80087d8 <UART_SetConfig+0x1d38>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876a:	2b03      	cmp	r3, #3
 800876c:	d032      	beq.n	80087d4 <UART_SetConfig+0x1d34>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008772:	2b04      	cmp	r3, #4
 8008774:	d02c      	beq.n	80087d0 <UART_SetConfig+0x1d30>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877a:	2b05      	cmp	r3, #5
 800877c:	d026      	beq.n	80087cc <UART_SetConfig+0x1d2c>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008782:	2b06      	cmp	r3, #6
 8008784:	d020      	beq.n	80087c8 <UART_SetConfig+0x1d28>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878a:	2b07      	cmp	r3, #7
 800878c:	d01a      	beq.n	80087c4 <UART_SetConfig+0x1d24>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008792:	2b08      	cmp	r3, #8
 8008794:	d014      	beq.n	80087c0 <UART_SetConfig+0x1d20>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879a:	2b09      	cmp	r3, #9
 800879c:	d00e      	beq.n	80087bc <UART_SetConfig+0x1d1c>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a2:	2b0a      	cmp	r3, #10
 80087a4:	d008      	beq.n	80087b8 <UART_SetConfig+0x1d18>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087aa:	2b0b      	cmp	r3, #11
 80087ac:	d102      	bne.n	80087b4 <UART_SetConfig+0x1d14>
 80087ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087b2:	e016      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087b4:	2301      	movs	r3, #1
 80087b6:	e014      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087b8:	2380      	movs	r3, #128	; 0x80
 80087ba:	e012      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087bc:	2340      	movs	r3, #64	; 0x40
 80087be:	e010      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087c0:	2320      	movs	r3, #32
 80087c2:	e00e      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087c4:	2310      	movs	r3, #16
 80087c6:	e00c      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087c8:	230c      	movs	r3, #12
 80087ca:	e00a      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087cc:	230a      	movs	r3, #10
 80087ce:	e008      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087d0:	2308      	movs	r3, #8
 80087d2:	e006      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087d4:	2306      	movs	r3, #6
 80087d6:	e004      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087d8:	2304      	movs	r3, #4
 80087da:	e002      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087dc:	2302      	movs	r3, #2
 80087de:	e000      	b.n	80087e2 <UART_SetConfig+0x1d42>
 80087e0:	2301      	movs	r3, #1
 80087e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	085b      	lsrs	r3, r3, #1
 80087ee:	441a      	add	r2, r3
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087fc:	e2aa      	b.n	8008d54 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087fe:	f7fc fabf 	bl	8004d80 <HAL_RCC_GetPCLK2Freq>
 8008802:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008808:	2b00      	cmp	r3, #0
 800880a:	d044      	beq.n	8008896 <UART_SetConfig+0x1df6>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008810:	2b01      	cmp	r3, #1
 8008812:	d03e      	beq.n	8008892 <UART_SetConfig+0x1df2>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008818:	2b02      	cmp	r3, #2
 800881a:	d038      	beq.n	800888e <UART_SetConfig+0x1dee>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008820:	2b03      	cmp	r3, #3
 8008822:	d032      	beq.n	800888a <UART_SetConfig+0x1dea>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008828:	2b04      	cmp	r3, #4
 800882a:	d02c      	beq.n	8008886 <UART_SetConfig+0x1de6>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008830:	2b05      	cmp	r3, #5
 8008832:	d026      	beq.n	8008882 <UART_SetConfig+0x1de2>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008838:	2b06      	cmp	r3, #6
 800883a:	d020      	beq.n	800887e <UART_SetConfig+0x1dde>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008840:	2b07      	cmp	r3, #7
 8008842:	d01a      	beq.n	800887a <UART_SetConfig+0x1dda>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008848:	2b08      	cmp	r3, #8
 800884a:	d014      	beq.n	8008876 <UART_SetConfig+0x1dd6>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008850:	2b09      	cmp	r3, #9
 8008852:	d00e      	beq.n	8008872 <UART_SetConfig+0x1dd2>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008858:	2b0a      	cmp	r3, #10
 800885a:	d008      	beq.n	800886e <UART_SetConfig+0x1dce>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008860:	2b0b      	cmp	r3, #11
 8008862:	d102      	bne.n	800886a <UART_SetConfig+0x1dca>
 8008864:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008868:	e016      	b.n	8008898 <UART_SetConfig+0x1df8>
 800886a:	2301      	movs	r3, #1
 800886c:	e014      	b.n	8008898 <UART_SetConfig+0x1df8>
 800886e:	2380      	movs	r3, #128	; 0x80
 8008870:	e012      	b.n	8008898 <UART_SetConfig+0x1df8>
 8008872:	2340      	movs	r3, #64	; 0x40
 8008874:	e010      	b.n	8008898 <UART_SetConfig+0x1df8>
 8008876:	2320      	movs	r3, #32
 8008878:	e00e      	b.n	8008898 <UART_SetConfig+0x1df8>
 800887a:	2310      	movs	r3, #16
 800887c:	e00c      	b.n	8008898 <UART_SetConfig+0x1df8>
 800887e:	230c      	movs	r3, #12
 8008880:	e00a      	b.n	8008898 <UART_SetConfig+0x1df8>
 8008882:	230a      	movs	r3, #10
 8008884:	e008      	b.n	8008898 <UART_SetConfig+0x1df8>
 8008886:	2308      	movs	r3, #8
 8008888:	e006      	b.n	8008898 <UART_SetConfig+0x1df8>
 800888a:	2306      	movs	r3, #6
 800888c:	e004      	b.n	8008898 <UART_SetConfig+0x1df8>
 800888e:	2304      	movs	r3, #4
 8008890:	e002      	b.n	8008898 <UART_SetConfig+0x1df8>
 8008892:	2302      	movs	r3, #2
 8008894:	e000      	b.n	8008898 <UART_SetConfig+0x1df8>
 8008896:	2301      	movs	r3, #1
 8008898:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800889a:	fbb2 f2f3 	udiv	r2, r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	085b      	lsrs	r3, r3, #1
 80088a4:	441a      	add	r2, r3
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80088b2:	e24f      	b.n	8008d54 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088b4:	f107 0318 	add.w	r3, r7, #24
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7fd f9ad 	bl	8005c18 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088be:	69fa      	ldr	r2, [r7, #28]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d044      	beq.n	8008952 <UART_SetConfig+0x1eb2>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d03e      	beq.n	800894e <UART_SetConfig+0x1eae>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	d038      	beq.n	800894a <UART_SetConfig+0x1eaa>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088dc:	2b03      	cmp	r3, #3
 80088de:	d032      	beq.n	8008946 <UART_SetConfig+0x1ea6>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e4:	2b04      	cmp	r3, #4
 80088e6:	d02c      	beq.n	8008942 <UART_SetConfig+0x1ea2>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ec:	2b05      	cmp	r3, #5
 80088ee:	d026      	beq.n	800893e <UART_SetConfig+0x1e9e>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f4:	2b06      	cmp	r3, #6
 80088f6:	d020      	beq.n	800893a <UART_SetConfig+0x1e9a>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088fc:	2b07      	cmp	r3, #7
 80088fe:	d01a      	beq.n	8008936 <UART_SetConfig+0x1e96>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008904:	2b08      	cmp	r3, #8
 8008906:	d014      	beq.n	8008932 <UART_SetConfig+0x1e92>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800890c:	2b09      	cmp	r3, #9
 800890e:	d00e      	beq.n	800892e <UART_SetConfig+0x1e8e>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008914:	2b0a      	cmp	r3, #10
 8008916:	d008      	beq.n	800892a <UART_SetConfig+0x1e8a>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800891c:	2b0b      	cmp	r3, #11
 800891e:	d102      	bne.n	8008926 <UART_SetConfig+0x1e86>
 8008920:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008924:	e016      	b.n	8008954 <UART_SetConfig+0x1eb4>
 8008926:	2301      	movs	r3, #1
 8008928:	e014      	b.n	8008954 <UART_SetConfig+0x1eb4>
 800892a:	2380      	movs	r3, #128	; 0x80
 800892c:	e012      	b.n	8008954 <UART_SetConfig+0x1eb4>
 800892e:	2340      	movs	r3, #64	; 0x40
 8008930:	e010      	b.n	8008954 <UART_SetConfig+0x1eb4>
 8008932:	2320      	movs	r3, #32
 8008934:	e00e      	b.n	8008954 <UART_SetConfig+0x1eb4>
 8008936:	2310      	movs	r3, #16
 8008938:	e00c      	b.n	8008954 <UART_SetConfig+0x1eb4>
 800893a:	230c      	movs	r3, #12
 800893c:	e00a      	b.n	8008954 <UART_SetConfig+0x1eb4>
 800893e:	230a      	movs	r3, #10
 8008940:	e008      	b.n	8008954 <UART_SetConfig+0x1eb4>
 8008942:	2308      	movs	r3, #8
 8008944:	e006      	b.n	8008954 <UART_SetConfig+0x1eb4>
 8008946:	2306      	movs	r3, #6
 8008948:	e004      	b.n	8008954 <UART_SetConfig+0x1eb4>
 800894a:	2304      	movs	r3, #4
 800894c:	e002      	b.n	8008954 <UART_SetConfig+0x1eb4>
 800894e:	2302      	movs	r3, #2
 8008950:	e000      	b.n	8008954 <UART_SetConfig+0x1eb4>
 8008952:	2301      	movs	r3, #1
 8008954:	fbb2 f2f3 	udiv	r2, r2, r3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	085b      	lsrs	r3, r3, #1
 800895e:	441a      	add	r2, r3
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	fbb2 f3f3 	udiv	r3, r2, r3
 8008968:	b29b      	uxth	r3, r3
 800896a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800896c:	e1f2      	b.n	8008d54 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800896e:	f107 030c 	add.w	r3, r7, #12
 8008972:	4618      	mov	r0, r3
 8008974:	f7fd fa9c 	bl	8005eb0 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008978:	693a      	ldr	r2, [r7, #16]
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897e:	2b00      	cmp	r3, #0
 8008980:	d044      	beq.n	8008a0c <UART_SetConfig+0x1f6c>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008986:	2b01      	cmp	r3, #1
 8008988:	d03e      	beq.n	8008a08 <UART_SetConfig+0x1f68>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800898e:	2b02      	cmp	r3, #2
 8008990:	d038      	beq.n	8008a04 <UART_SetConfig+0x1f64>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008996:	2b03      	cmp	r3, #3
 8008998:	d032      	beq.n	8008a00 <UART_SetConfig+0x1f60>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800899e:	2b04      	cmp	r3, #4
 80089a0:	d02c      	beq.n	80089fc <UART_SetConfig+0x1f5c>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a6:	2b05      	cmp	r3, #5
 80089a8:	d026      	beq.n	80089f8 <UART_SetConfig+0x1f58>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ae:	2b06      	cmp	r3, #6
 80089b0:	d020      	beq.n	80089f4 <UART_SetConfig+0x1f54>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b6:	2b07      	cmp	r3, #7
 80089b8:	d01a      	beq.n	80089f0 <UART_SetConfig+0x1f50>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089be:	2b08      	cmp	r3, #8
 80089c0:	d014      	beq.n	80089ec <UART_SetConfig+0x1f4c>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c6:	2b09      	cmp	r3, #9
 80089c8:	d00e      	beq.n	80089e8 <UART_SetConfig+0x1f48>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ce:	2b0a      	cmp	r3, #10
 80089d0:	d008      	beq.n	80089e4 <UART_SetConfig+0x1f44>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d6:	2b0b      	cmp	r3, #11
 80089d8:	d102      	bne.n	80089e0 <UART_SetConfig+0x1f40>
 80089da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80089de:	e016      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 80089e0:	2301      	movs	r3, #1
 80089e2:	e014      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 80089e4:	2380      	movs	r3, #128	; 0x80
 80089e6:	e012      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 80089e8:	2340      	movs	r3, #64	; 0x40
 80089ea:	e010      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 80089ec:	2320      	movs	r3, #32
 80089ee:	e00e      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 80089f0:	2310      	movs	r3, #16
 80089f2:	e00c      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 80089f4:	230c      	movs	r3, #12
 80089f6:	e00a      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 80089f8:	230a      	movs	r3, #10
 80089fa:	e008      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 80089fc:	2308      	movs	r3, #8
 80089fe:	e006      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 8008a00:	2306      	movs	r3, #6
 8008a02:	e004      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 8008a04:	2304      	movs	r3, #4
 8008a06:	e002      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 8008a08:	2302      	movs	r3, #2
 8008a0a:	e000      	b.n	8008a0e <UART_SetConfig+0x1f6e>
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	085b      	lsrs	r3, r3, #1
 8008a18:	441a      	add	r2, r3
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008a26:	e195      	b.n	8008d54 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a28:	4b87      	ldr	r3, [pc, #540]	; (8008c48 <UART_SetConfig+0x21a8>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f003 0320 	and.w	r3, r3, #32
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d05d      	beq.n	8008af0 <UART_SetConfig+0x2050>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a34:	4b84      	ldr	r3, [pc, #528]	; (8008c48 <UART_SetConfig+0x21a8>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	08db      	lsrs	r3, r3, #3
 8008a3a:	f003 0303 	and.w	r3, r3, #3
 8008a3e:	4a83      	ldr	r2, [pc, #524]	; (8008c4c <UART_SetConfig+0x21ac>)
 8008a40:	40da      	lsrs	r2, r3
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d044      	beq.n	8008ad4 <UART_SetConfig+0x2034>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d03e      	beq.n	8008ad0 <UART_SetConfig+0x2030>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a56:	2b02      	cmp	r3, #2
 8008a58:	d038      	beq.n	8008acc <UART_SetConfig+0x202c>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a5e:	2b03      	cmp	r3, #3
 8008a60:	d032      	beq.n	8008ac8 <UART_SetConfig+0x2028>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a66:	2b04      	cmp	r3, #4
 8008a68:	d02c      	beq.n	8008ac4 <UART_SetConfig+0x2024>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a6e:	2b05      	cmp	r3, #5
 8008a70:	d026      	beq.n	8008ac0 <UART_SetConfig+0x2020>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a76:	2b06      	cmp	r3, #6
 8008a78:	d020      	beq.n	8008abc <UART_SetConfig+0x201c>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a7e:	2b07      	cmp	r3, #7
 8008a80:	d01a      	beq.n	8008ab8 <UART_SetConfig+0x2018>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a86:	2b08      	cmp	r3, #8
 8008a88:	d014      	beq.n	8008ab4 <UART_SetConfig+0x2014>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a8e:	2b09      	cmp	r3, #9
 8008a90:	d00e      	beq.n	8008ab0 <UART_SetConfig+0x2010>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a96:	2b0a      	cmp	r3, #10
 8008a98:	d008      	beq.n	8008aac <UART_SetConfig+0x200c>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9e:	2b0b      	cmp	r3, #11
 8008aa0:	d102      	bne.n	8008aa8 <UART_SetConfig+0x2008>
 8008aa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008aa6:	e016      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e014      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008aac:	2380      	movs	r3, #128	; 0x80
 8008aae:	e012      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008ab0:	2340      	movs	r3, #64	; 0x40
 8008ab2:	e010      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008ab4:	2320      	movs	r3, #32
 8008ab6:	e00e      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008ab8:	2310      	movs	r3, #16
 8008aba:	e00c      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008abc:	230c      	movs	r3, #12
 8008abe:	e00a      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008ac0:	230a      	movs	r3, #10
 8008ac2:	e008      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008ac4:	2308      	movs	r3, #8
 8008ac6:	e006      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008ac8:	2306      	movs	r3, #6
 8008aca:	e004      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008acc:	2304      	movs	r3, #4
 8008ace:	e002      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008ad0:	2302      	movs	r3, #2
 8008ad2:	e000      	b.n	8008ad6 <UART_SetConfig+0x2036>
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	fbb2 f2f3 	udiv	r2, r2, r3
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	085b      	lsrs	r3, r3, #1
 8008ae0:	441a      	add	r2, r3
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aea:	b29b      	uxth	r3, r3
 8008aec:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 8008aee:	e131      	b.n	8008d54 <UART_SetConfig+0x22b4>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d043      	beq.n	8008b80 <UART_SetConfig+0x20e0>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d03d      	beq.n	8008b7c <UART_SetConfig+0x20dc>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b04:	2b02      	cmp	r3, #2
 8008b06:	d037      	beq.n	8008b78 <UART_SetConfig+0x20d8>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b0c:	2b03      	cmp	r3, #3
 8008b0e:	d031      	beq.n	8008b74 <UART_SetConfig+0x20d4>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b14:	2b04      	cmp	r3, #4
 8008b16:	d02b      	beq.n	8008b70 <UART_SetConfig+0x20d0>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b1c:	2b05      	cmp	r3, #5
 8008b1e:	d025      	beq.n	8008b6c <UART_SetConfig+0x20cc>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b24:	2b06      	cmp	r3, #6
 8008b26:	d01f      	beq.n	8008b68 <UART_SetConfig+0x20c8>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2c:	2b07      	cmp	r3, #7
 8008b2e:	d019      	beq.n	8008b64 <UART_SetConfig+0x20c4>
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b34:	2b08      	cmp	r3, #8
 8008b36:	d013      	beq.n	8008b60 <UART_SetConfig+0x20c0>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b3c:	2b09      	cmp	r3, #9
 8008b3e:	d00d      	beq.n	8008b5c <UART_SetConfig+0x20bc>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b44:	2b0a      	cmp	r3, #10
 8008b46:	d007      	beq.n	8008b58 <UART_SetConfig+0x20b8>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b4c:	2b0b      	cmp	r3, #11
 8008b4e:	d101      	bne.n	8008b54 <UART_SetConfig+0x20b4>
 8008b50:	4b3f      	ldr	r3, [pc, #252]	; (8008c50 <UART_SetConfig+0x21b0>)
 8008b52:	e016      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b54:	4b3d      	ldr	r3, [pc, #244]	; (8008c4c <UART_SetConfig+0x21ac>)
 8008b56:	e014      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b58:	4b3e      	ldr	r3, [pc, #248]	; (8008c54 <UART_SetConfig+0x21b4>)
 8008b5a:	e012      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b5c:	4b3e      	ldr	r3, [pc, #248]	; (8008c58 <UART_SetConfig+0x21b8>)
 8008b5e:	e010      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b60:	4b3e      	ldr	r3, [pc, #248]	; (8008c5c <UART_SetConfig+0x21bc>)
 8008b62:	e00e      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b64:	4b3e      	ldr	r3, [pc, #248]	; (8008c60 <UART_SetConfig+0x21c0>)
 8008b66:	e00c      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b68:	4b3e      	ldr	r3, [pc, #248]	; (8008c64 <UART_SetConfig+0x21c4>)
 8008b6a:	e00a      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b6c:	4b3e      	ldr	r3, [pc, #248]	; (8008c68 <UART_SetConfig+0x21c8>)
 8008b6e:	e008      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b70:	4b3e      	ldr	r3, [pc, #248]	; (8008c6c <UART_SetConfig+0x21cc>)
 8008b72:	e006      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b74:	4b3e      	ldr	r3, [pc, #248]	; (8008c70 <UART_SetConfig+0x21d0>)
 8008b76:	e004      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b78:	4b3e      	ldr	r3, [pc, #248]	; (8008c74 <UART_SetConfig+0x21d4>)
 8008b7a:	e002      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b7c:	4b3e      	ldr	r3, [pc, #248]	; (8008c78 <UART_SetConfig+0x21d8>)
 8008b7e:	e000      	b.n	8008b82 <UART_SetConfig+0x20e2>
 8008b80:	4b32      	ldr	r3, [pc, #200]	; (8008c4c <UART_SetConfig+0x21ac>)
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	6852      	ldr	r2, [r2, #4]
 8008b86:	0852      	lsrs	r2, r2, #1
 8008b88:	441a      	add	r2, r3
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008b96:	e0dd      	b.n	8008d54 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d046      	beq.n	8008c2e <UART_SetConfig+0x218e>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d040      	beq.n	8008c2a <UART_SetConfig+0x218a>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bac:	2b02      	cmp	r3, #2
 8008bae:	d03a      	beq.n	8008c26 <UART_SetConfig+0x2186>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb4:	2b03      	cmp	r3, #3
 8008bb6:	d034      	beq.n	8008c22 <UART_SetConfig+0x2182>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bbc:	2b04      	cmp	r3, #4
 8008bbe:	d02e      	beq.n	8008c1e <UART_SetConfig+0x217e>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc4:	2b05      	cmp	r3, #5
 8008bc6:	d028      	beq.n	8008c1a <UART_SetConfig+0x217a>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bcc:	2b06      	cmp	r3, #6
 8008bce:	d022      	beq.n	8008c16 <UART_SetConfig+0x2176>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd4:	2b07      	cmp	r3, #7
 8008bd6:	d01c      	beq.n	8008c12 <UART_SetConfig+0x2172>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bdc:	2b08      	cmp	r3, #8
 8008bde:	d016      	beq.n	8008c0e <UART_SetConfig+0x216e>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be4:	2b09      	cmp	r3, #9
 8008be6:	d00f      	beq.n	8008c08 <UART_SetConfig+0x2168>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bec:	2b0a      	cmp	r3, #10
 8008bee:	d008      	beq.n	8008c02 <UART_SetConfig+0x2162>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf4:	2b0b      	cmp	r3, #11
 8008bf6:	d102      	bne.n	8008bfe <UART_SetConfig+0x215e>
 8008bf8:	f643 5309 	movw	r3, #15625	; 0x3d09
 8008bfc:	e018      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008bfe:	4b18      	ldr	r3, [pc, #96]	; (8008c60 <UART_SetConfig+0x21c0>)
 8008c00:	e016      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c02:	f647 2312 	movw	r3, #31250	; 0x7a12
 8008c06:	e013      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c08:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008c0c:	e010      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c0e:	4b1b      	ldr	r3, [pc, #108]	; (8008c7c <UART_SetConfig+0x21dc>)
 8008c10:	e00e      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c12:	4b0f      	ldr	r3, [pc, #60]	; (8008c50 <UART_SetConfig+0x21b0>)
 8008c14:	e00c      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c16:	4b1a      	ldr	r3, [pc, #104]	; (8008c80 <UART_SetConfig+0x21e0>)
 8008c18:	e00a      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c1a:	4b1a      	ldr	r3, [pc, #104]	; (8008c84 <UART_SetConfig+0x21e4>)
 8008c1c:	e008      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c1e:	4b0d      	ldr	r3, [pc, #52]	; (8008c54 <UART_SetConfig+0x21b4>)
 8008c20:	e006      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c22:	4b19      	ldr	r3, [pc, #100]	; (8008c88 <UART_SetConfig+0x21e8>)
 8008c24:	e004      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c26:	4b0c      	ldr	r3, [pc, #48]	; (8008c58 <UART_SetConfig+0x21b8>)
 8008c28:	e002      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c2a:	4b0c      	ldr	r3, [pc, #48]	; (8008c5c <UART_SetConfig+0x21bc>)
 8008c2c:	e000      	b.n	8008c30 <UART_SetConfig+0x2190>
 8008c2e:	4b0c      	ldr	r3, [pc, #48]	; (8008c60 <UART_SetConfig+0x21c0>)
 8008c30:	687a      	ldr	r2, [r7, #4]
 8008c32:	6852      	ldr	r2, [r2, #4]
 8008c34:	0852      	lsrs	r2, r2, #1
 8008c36:	441a      	add	r2, r3
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008c44:	e086      	b.n	8008d54 <UART_SetConfig+0x22b4>
 8008c46:	bf00      	nop
 8008c48:	58024400 	.word	0x58024400
 8008c4c:	03d09000 	.word	0x03d09000
 8008c50:	0003d090 	.word	0x0003d090
 8008c54:	0007a120 	.word	0x0007a120
 8008c58:	000f4240 	.word	0x000f4240
 8008c5c:	001e8480 	.word	0x001e8480
 8008c60:	003d0900 	.word	0x003d0900
 8008c64:	00516155 	.word	0x00516155
 8008c68:	0061a800 	.word	0x0061a800
 8008c6c:	007a1200 	.word	0x007a1200
 8008c70:	00a2c2aa 	.word	0x00a2c2aa
 8008c74:	00f42400 	.word	0x00f42400
 8008c78:	01e84800 	.word	0x01e84800
 8008c7c:	0001e848 	.word	0x0001e848
 8008c80:	00051615 	.word	0x00051615
 8008c84:	00061a80 	.word	0x00061a80
 8008c88:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d04e      	beq.n	8008d32 <UART_SetConfig+0x2292>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d047      	beq.n	8008d2c <UART_SetConfig+0x228c>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d040      	beq.n	8008d26 <UART_SetConfig+0x2286>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca8:	2b03      	cmp	r3, #3
 8008caa:	d039      	beq.n	8008d20 <UART_SetConfig+0x2280>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb0:	2b04      	cmp	r3, #4
 8008cb2:	d032      	beq.n	8008d1a <UART_SetConfig+0x227a>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb8:	2b05      	cmp	r3, #5
 8008cba:	d02b      	beq.n	8008d14 <UART_SetConfig+0x2274>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc0:	2b06      	cmp	r3, #6
 8008cc2:	d024      	beq.n	8008d0e <UART_SetConfig+0x226e>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc8:	2b07      	cmp	r3, #7
 8008cca:	d01d      	beq.n	8008d08 <UART_SetConfig+0x2268>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd0:	2b08      	cmp	r3, #8
 8008cd2:	d016      	beq.n	8008d02 <UART_SetConfig+0x2262>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd8:	2b09      	cmp	r3, #9
 8008cda:	d00f      	beq.n	8008cfc <UART_SetConfig+0x225c>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce0:	2b0a      	cmp	r3, #10
 8008ce2:	d008      	beq.n	8008cf6 <UART_SetConfig+0x2256>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce8:	2b0b      	cmp	r3, #11
 8008cea:	d101      	bne.n	8008cf0 <UART_SetConfig+0x2250>
 8008cec:	2380      	movs	r3, #128	; 0x80
 8008cee:	e022      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008cf0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008cf4:	e01f      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008cf6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008cfa:	e01c      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008cfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d00:	e019      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008d02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d06:	e016      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008d08:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d0c:	e013      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008d0e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8008d12:	e010      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008d14:	f640 43cc 	movw	r3, #3276	; 0xccc
 8008d18:	e00d      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008d1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d1e:	e00a      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008d20:	f241 5355 	movw	r3, #5461	; 0x1555
 8008d24:	e007      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008d26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008d2a:	e004      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008d2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008d30:	e001      	b.n	8008d36 <UART_SetConfig+0x2296>
 8008d32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d36:	687a      	ldr	r2, [r7, #4]
 8008d38:	6852      	ldr	r2, [r2, #4]
 8008d3a:	0852      	lsrs	r2, r2, #1
 8008d3c:	441a      	add	r2, r3
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008d4a:	e003      	b.n	8008d54 <UART_SetConfig+0x22b4>
      default:
        ret = HAL_ERROR;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8008d52:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d56:	2b0f      	cmp	r3, #15
 8008d58:	d908      	bls.n	8008d6c <UART_SetConfig+0x22cc>
 8008d5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d60:	d204      	bcs.n	8008d6c <UART_SetConfig+0x22cc>
    {
      huart->Instance->BRR = usartdiv;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d68:	60da      	str	r2, [r3, #12]
 8008d6a:	e002      	b.n	8008d72 <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2201      	movs	r2, #1
 8008d76:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2200      	movs	r2, #0
 8008d86:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8008d8e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3740      	adds	r7, #64	; 0x40
 8008d96:	46bd      	mov	sp, r7
 8008d98:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08008d9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da8:	f003 0301 	and.w	r3, r3, #1
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d00a      	beq.n	8008dc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	430a      	orrs	r2, r1
 8008dc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dca:	f003 0302 	and.w	r3, r3, #2
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d00a      	beq.n	8008de8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	430a      	orrs	r2, r1
 8008de6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dec:	f003 0304 	and.w	r3, r3, #4
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d00a      	beq.n	8008e0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	430a      	orrs	r2, r1
 8008e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e0e:	f003 0308 	and.w	r3, r3, #8
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d00a      	beq.n	8008e2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	430a      	orrs	r2, r1
 8008e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e30:	f003 0310 	and.w	r3, r3, #16
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d00a      	beq.n	8008e4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	430a      	orrs	r2, r1
 8008e4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e52:	f003 0320 	and.w	r3, r3, #32
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d00a      	beq.n	8008e70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	430a      	orrs	r2, r1
 8008e6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d01a      	beq.n	8008eb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	430a      	orrs	r2, r1
 8008e90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e9a:	d10a      	bne.n	8008eb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	685b      	ldr	r3, [r3, #4]
 8008ea2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	430a      	orrs	r2, r1
 8008eb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d00a      	beq.n	8008ed4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	430a      	orrs	r2, r1
 8008ed2:	605a      	str	r2, [r3, #4]
  }
}
 8008ed4:	bf00      	nop
 8008ed6:	370c      	adds	r7, #12
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b086      	sub	sp, #24
 8008ee4:	af02      	add	r7, sp, #8
 8008ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008ef0:	f7f8 fc6a 	bl	80017c8 <HAL_GetTick>
 8008ef4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0308 	and.w	r3, r3, #8
 8008f00:	2b08      	cmp	r3, #8
 8008f02:	d10e      	bne.n	8008f22 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f04:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008f08:	9300      	str	r3, [sp, #0]
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 f82c 	bl	8008f70 <UART_WaitOnFlagUntilTimeout>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d001      	beq.n	8008f22 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f1e:	2303      	movs	r3, #3
 8008f20:	e022      	b.n	8008f68 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f003 0304 	and.w	r3, r3, #4
 8008f2c:	2b04      	cmp	r3, #4
 8008f2e:	d10e      	bne.n	8008f4e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008f34:	9300      	str	r3, [sp, #0]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 f816 	bl	8008f70 <UART_WaitOnFlagUntilTimeout>
 8008f44:	4603      	mov	r3, r0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d001      	beq.n	8008f4e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f4a:	2303      	movs	r3, #3
 8008f4c:	e00c      	b.n	8008f68 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2220      	movs	r2, #32
 8008f52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2220      	movs	r2, #32
 8008f5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008f66:	2300      	movs	r3, #0
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	603b      	str	r3, [r7, #0]
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f80:	e062      	b.n	8009048 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f82:	69bb      	ldr	r3, [r7, #24]
 8008f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f88:	d05e      	beq.n	8009048 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f8a:	f7f8 fc1d 	bl	80017c8 <HAL_GetTick>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	1ad3      	subs	r3, r2, r3
 8008f94:	69ba      	ldr	r2, [r7, #24]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d302      	bcc.n	8008fa0 <UART_WaitOnFlagUntilTimeout+0x30>
 8008f9a:	69bb      	ldr	r3, [r7, #24]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d11d      	bne.n	8008fdc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008fae:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	689a      	ldr	r2, [r3, #8]
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f022 0201 	bic.w	r2, r2, #1
 8008fbe:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2220      	movs	r2, #32
 8008fc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2220      	movs	r2, #32
 8008fcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8008fd8:	2303      	movs	r3, #3
 8008fda:	e045      	b.n	8009068 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f003 0304 	and.w	r3, r3, #4
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d02e      	beq.n	8009048 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	69db      	ldr	r3, [r3, #28]
 8008ff0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ff4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ff8:	d126      	bne.n	8009048 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009002:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009012:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	689a      	ldr	r2, [r3, #8]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f022 0201 	bic.w	r2, r2, #1
 8009022:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2220      	movs	r2, #32
 8009028:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2220      	movs	r2, #32
 8009030:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2220      	movs	r2, #32
 8009038:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	2200      	movs	r2, #0
 8009040:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 8009044:	2303      	movs	r3, #3
 8009046:	e00f      	b.n	8009068 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	69da      	ldr	r2, [r3, #28]
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	4013      	ands	r3, r2
 8009052:	68ba      	ldr	r2, [r7, #8]
 8009054:	429a      	cmp	r2, r3
 8009056:	bf0c      	ite	eq
 8009058:	2301      	moveq	r3, #1
 800905a:	2300      	movne	r3, #0
 800905c:	b2db      	uxtb	r3, r3
 800905e:	461a      	mov	r2, r3
 8009060:	79fb      	ldrb	r3, [r7, #7]
 8009062:	429a      	cmp	r2, r3
 8009064:	d08d      	beq.n	8008f82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009066:	2300      	movs	r3, #0
}
 8009068:	4618      	mov	r0, r3
 800906a:	3710      	adds	r7, #16
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}

08009070 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009070:	b480      	push	{r7}
 8009072:	b085      	sub	sp, #20
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800907e:	2b01      	cmp	r3, #1
 8009080:	d101      	bne.n	8009086 <HAL_UARTEx_DisableFifoMode+0x16>
 8009082:	2302      	movs	r3, #2
 8009084:	e027      	b.n	80090d6 <HAL_UARTEx_DisableFifoMode+0x66>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2201      	movs	r2, #1
 800908a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2224      	movs	r2, #36	; 0x24
 8009092:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f022 0201 	bic.w	r2, r2, #1
 80090ac:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80090b4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68fa      	ldr	r2, [r7, #12]
 80090c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2220      	movs	r2, #32
 80090c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2200      	movs	r2, #0
 80090d0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80090d4:	2300      	movs	r3, #0
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3714      	adds	r7, #20
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr

080090e2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80090e2:	b580      	push	{r7, lr}
 80090e4:	b084      	sub	sp, #16
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	6078      	str	r0, [r7, #4]
 80090ea:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	d101      	bne.n	80090fa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80090f6:	2302      	movs	r3, #2
 80090f8:	e02d      	b.n	8009156 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2201      	movs	r2, #1
 80090fe:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2224      	movs	r2, #36	; 0x24
 8009106:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	681a      	ldr	r2, [r3, #0]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f022 0201 	bic.w	r2, r2, #1
 8009120:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	683a      	ldr	r2, [r7, #0]
 8009132:	430a      	orrs	r2, r1
 8009134:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f000 f850 	bl	80091dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68fa      	ldr	r2, [r7, #12]
 8009142:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2220      	movs	r2, #32
 8009148:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	3710      	adds	r7, #16
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}

0800915e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800916e:	2b01      	cmp	r3, #1
 8009170:	d101      	bne.n	8009176 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009172:	2302      	movs	r3, #2
 8009174:	e02d      	b.n	80091d2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2201      	movs	r2, #1
 800917a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2224      	movs	r2, #36	; 0x24
 8009182:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f022 0201 	bic.w	r2, r2, #1
 800919c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	689b      	ldr	r3, [r3, #8]
 80091a4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	683a      	ldr	r2, [r7, #0]
 80091ae:	430a      	orrs	r2, r1
 80091b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 f812 	bl	80091dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	68fa      	ldr	r2, [r7, #12]
 80091be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2220      	movs	r2, #32
 80091c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80091d0:	2300      	movs	r3, #0
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3710      	adds	r7, #16
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
	...

080091dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80091dc:	b480      	push	{r7}
 80091de:	b089      	sub	sp, #36	; 0x24
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80091e4:	4a2f      	ldr	r2, [pc, #188]	; (80092a4 <UARTEx_SetNbDataToProcess+0xc8>)
 80091e6:	f107 0314 	add.w	r3, r7, #20
 80091ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80091ee:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80091f2:	4a2d      	ldr	r2, [pc, #180]	; (80092a8 <UARTEx_SetNbDataToProcess+0xcc>)
 80091f4:	f107 030c 	add.w	r3, r7, #12
 80091f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80091fc:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009204:	2b00      	cmp	r3, #0
 8009206:	d108      	bne.n	800921a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009218:	e03d      	b.n	8009296 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800921a:	2308      	movs	r3, #8
 800921c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800921e:	2308      	movs	r3, #8
 8009220:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	0e5b      	lsrs	r3, r3, #25
 800922a:	b2db      	uxtb	r3, r3
 800922c:	f003 0307 	and.w	r3, r3, #7
 8009230:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	0f5b      	lsrs	r3, r3, #29
 800923a:	b2db      	uxtb	r3, r3
 800923c:	f003 0307 	and.w	r3, r3, #7
 8009240:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009242:	7fbb      	ldrb	r3, [r7, #30]
 8009244:	7f3a      	ldrb	r2, [r7, #28]
 8009246:	f107 0120 	add.w	r1, r7, #32
 800924a:	440a      	add	r2, r1
 800924c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009250:	fb02 f303 	mul.w	r3, r2, r3
 8009254:	7f3a      	ldrb	r2, [r7, #28]
 8009256:	f107 0120 	add.w	r1, r7, #32
 800925a:	440a      	add	r2, r1
 800925c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009260:	fb93 f3f2 	sdiv	r3, r3, r2
 8009264:	b29a      	uxth	r2, r3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800926c:	7ffb      	ldrb	r3, [r7, #31]
 800926e:	7f7a      	ldrb	r2, [r7, #29]
 8009270:	f107 0120 	add.w	r1, r7, #32
 8009274:	440a      	add	r2, r1
 8009276:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800927a:	fb02 f303 	mul.w	r3, r2, r3
 800927e:	7f7a      	ldrb	r2, [r7, #29]
 8009280:	f107 0120 	add.w	r1, r7, #32
 8009284:	440a      	add	r2, r1
 8009286:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800928a:	fb93 f3f2 	sdiv	r3, r3, r2
 800928e:	b29a      	uxth	r2, r3
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009296:	bf00      	nop
 8009298:	3724      	adds	r7, #36	; 0x24
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop
 80092a4:	0801a4cc 	.word	0x0801a4cc
 80092a8:	0801a4d4 	.word	0x0801a4d4

080092ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80092ac:	b084      	sub	sp, #16
 80092ae:	b580      	push	{r7, lr}
 80092b0:	b084      	sub	sp, #16
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
 80092b6:	f107 001c 	add.w	r0, r7, #28
 80092ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80092be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d120      	bne.n	8009306 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	68da      	ldr	r2, [r3, #12]
 80092d4:	4b25      	ldr	r3, [pc, #148]	; (800936c <USB_CoreInit+0xc0>)
 80092d6:	4013      	ands	r3, r2
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	68db      	ldr	r3, [r3, #12]
 80092e0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80092e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d105      	bne.n	80092fa <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	68db      	ldr	r3, [r3, #12]
 80092f2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 fa4c 	bl	8009798 <USB_CoreReset>
 8009300:	4603      	mov	r3, r0
 8009302:	73fb      	strb	r3, [r7, #15]
 8009304:	e01a      	b.n	800933c <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	68db      	ldr	r3, [r3, #12]
 800930a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 fa40 	bl	8009798 <USB_CoreReset>
 8009318:	4603      	mov	r3, r0
 800931a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800931c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800931e:	2b00      	cmp	r3, #0
 8009320:	d106      	bne.n	8009330 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009326:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	639a      	str	r2, [r3, #56]	; 0x38
 800932e:	e005      	b.n	800933c <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009334:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800933c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800933e:	2b01      	cmp	r3, #1
 8009340:	d10b      	bne.n	800935a <USB_CoreInit+0xae>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	f043 0206 	orr.w	r2, r3, #6
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	f043 0220 	orr.w	r2, r3, #32
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800935a:	7bfb      	ldrb	r3, [r7, #15]
}
 800935c:	4618      	mov	r0, r3
 800935e:	3710      	adds	r7, #16
 8009360:	46bd      	mov	sp, r7
 8009362:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009366:	b004      	add	sp, #16
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop
 800936c:	ffbdffbf 	.word	0xffbdffbf

08009370 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	f023 0201 	bic.w	r2, r3, #1
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009384:	2300      	movs	r3, #0
}
 8009386:	4618      	mov	r0, r3
 8009388:	370c      	adds	r7, #12
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr

08009392 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009392:	b580      	push	{r7, lr}
 8009394:	b082      	sub	sp, #8
 8009396:	af00      	add	r7, sp, #0
 8009398:	6078      	str	r0, [r7, #4]
 800939a:	460b      	mov	r3, r1
 800939c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	68db      	ldr	r3, [r3, #12]
 80093a2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80093aa:	78fb      	ldrb	r3, [r7, #3]
 80093ac:	2b01      	cmp	r3, #1
 80093ae:	d106      	bne.n	80093be <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	68db      	ldr	r3, [r3, #12]
 80093b4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	60da      	str	r2, [r3, #12]
 80093bc:	e00b      	b.n	80093d6 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80093be:	78fb      	ldrb	r3, [r7, #3]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d106      	bne.n	80093d2 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	68db      	ldr	r3, [r3, #12]
 80093c8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	60da      	str	r2, [r3, #12]
 80093d0:	e001      	b.n	80093d6 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e003      	b.n	80093de <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80093d6:	2032      	movs	r0, #50	; 0x32
 80093d8:	f7f8 fa02 	bl	80017e0 <HAL_Delay>

  return HAL_OK;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	4618      	mov	r0, r3
 80093e0:	3708      	adds	r7, #8
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
	...

080093e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80093e8:	b084      	sub	sp, #16
 80093ea:	b580      	push	{r7, lr}
 80093ec:	b086      	sub	sp, #24
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	6078      	str	r0, [r7, #4]
 80093f2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80093f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80093fa:	2300      	movs	r3, #0
 80093fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009402:	2300      	movs	r3, #0
 8009404:	613b      	str	r3, [r7, #16]
 8009406:	e009      	b.n	800941c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009408:	687a      	ldr	r2, [r7, #4]
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	3340      	adds	r3, #64	; 0x40
 800940e:	009b      	lsls	r3, r3, #2
 8009410:	4413      	add	r3, r2
 8009412:	2200      	movs	r2, #0
 8009414:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009416:	693b      	ldr	r3, [r7, #16]
 8009418:	3301      	adds	r3, #1
 800941a:	613b      	str	r3, [r7, #16]
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	2b0e      	cmp	r3, #14
 8009420:	d9f2      	bls.n	8009408 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009422:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009424:	2b00      	cmp	r3, #0
 8009426:	d11c      	bne.n	8009462 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	68fa      	ldr	r2, [r7, #12]
 8009432:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009436:	f043 0302 	orr.w	r3, r3, #2
 800943a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009440:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	601a      	str	r2, [r3, #0]
 8009460:	e005      	b.n	800946e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009466:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009474:	461a      	mov	r2, r3
 8009476:	2300      	movs	r3, #0
 8009478:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009480:	4619      	mov	r1, r3
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009488:	461a      	mov	r2, r3
 800948a:	680b      	ldr	r3, [r1, #0]
 800948c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800948e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009490:	2b01      	cmp	r3, #1
 8009492:	d10c      	bne.n	80094ae <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009496:	2b00      	cmp	r3, #0
 8009498:	d104      	bne.n	80094a4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800949a:	2100      	movs	r1, #0
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 f949 	bl	8009734 <USB_SetDevSpeed>
 80094a2:	e008      	b.n	80094b6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80094a4:	2101      	movs	r1, #1
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 f944 	bl	8009734 <USB_SetDevSpeed>
 80094ac:	e003      	b.n	80094b6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80094ae:	2103      	movs	r1, #3
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f000 f93f 	bl	8009734 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80094b6:	2110      	movs	r1, #16
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f000 f8f3 	bl	80096a4 <USB_FlushTxFifo>
 80094be:	4603      	mov	r3, r0
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d001      	beq.n	80094c8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80094c4:	2301      	movs	r3, #1
 80094c6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 f911 	bl	80096f0 <USB_FlushRxFifo>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d001      	beq.n	80094d8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80094d4:	2301      	movs	r3, #1
 80094d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094de:	461a      	mov	r2, r3
 80094e0:	2300      	movs	r3, #0
 80094e2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ea:	461a      	mov	r2, r3
 80094ec:	2300      	movs	r3, #0
 80094ee:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094f6:	461a      	mov	r2, r3
 80094f8:	2300      	movs	r3, #0
 80094fa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094fc:	2300      	movs	r3, #0
 80094fe:	613b      	str	r3, [r7, #16]
 8009500:	e043      	b.n	800958a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	015a      	lsls	r2, r3, #5
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	4413      	add	r3, r2
 800950a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009514:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009518:	d118      	bne.n	800954c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d10a      	bne.n	8009536 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	015a      	lsls	r2, r3, #5
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	4413      	add	r3, r2
 8009528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800952c:	461a      	mov	r2, r3
 800952e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009532:	6013      	str	r3, [r2, #0]
 8009534:	e013      	b.n	800955e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	015a      	lsls	r2, r3, #5
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	4413      	add	r3, r2
 800953e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009542:	461a      	mov	r2, r3
 8009544:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009548:	6013      	str	r3, [r2, #0]
 800954a:	e008      	b.n	800955e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	015a      	lsls	r2, r3, #5
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	4413      	add	r3, r2
 8009554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009558:	461a      	mov	r2, r3
 800955a:	2300      	movs	r3, #0
 800955c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	015a      	lsls	r2, r3, #5
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	4413      	add	r3, r2
 8009566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800956a:	461a      	mov	r2, r3
 800956c:	2300      	movs	r3, #0
 800956e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009570:	693b      	ldr	r3, [r7, #16]
 8009572:	015a      	lsls	r2, r3, #5
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	4413      	add	r3, r2
 8009578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800957c:	461a      	mov	r2, r3
 800957e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009582:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	3301      	adds	r3, #1
 8009588:	613b      	str	r3, [r7, #16]
 800958a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800958c:	693a      	ldr	r2, [r7, #16]
 800958e:	429a      	cmp	r2, r3
 8009590:	d3b7      	bcc.n	8009502 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009592:	2300      	movs	r3, #0
 8009594:	613b      	str	r3, [r7, #16]
 8009596:	e043      	b.n	8009620 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	015a      	lsls	r2, r3, #5
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	4413      	add	r3, r2
 80095a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80095aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80095ae:	d118      	bne.n	80095e2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d10a      	bne.n	80095cc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	015a      	lsls	r2, r3, #5
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	4413      	add	r3, r2
 80095be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095c2:	461a      	mov	r2, r3
 80095c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80095c8:	6013      	str	r3, [r2, #0]
 80095ca:	e013      	b.n	80095f4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	015a      	lsls	r2, r3, #5
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	4413      	add	r3, r2
 80095d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095d8:	461a      	mov	r2, r3
 80095da:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80095de:	6013      	str	r3, [r2, #0]
 80095e0:	e008      	b.n	80095f4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	015a      	lsls	r2, r3, #5
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	4413      	add	r3, r2
 80095ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095ee:	461a      	mov	r2, r3
 80095f0:	2300      	movs	r3, #0
 80095f2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	015a      	lsls	r2, r3, #5
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	4413      	add	r3, r2
 80095fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009600:	461a      	mov	r2, r3
 8009602:	2300      	movs	r3, #0
 8009604:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	015a      	lsls	r2, r3, #5
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	4413      	add	r3, r2
 800960e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009612:	461a      	mov	r2, r3
 8009614:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009618:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	3301      	adds	r3, #1
 800961e:	613b      	str	r3, [r7, #16]
 8009620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009622:	693a      	ldr	r2, [r7, #16]
 8009624:	429a      	cmp	r2, r3
 8009626:	d3b7      	bcc.n	8009598 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800962e:	691b      	ldr	r3, [r3, #16]
 8009630:	68fa      	ldr	r2, [r7, #12]
 8009632:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009636:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800963a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009648:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800964a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800964c:	2b00      	cmp	r3, #0
 800964e:	d105      	bne.n	800965c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	699b      	ldr	r3, [r3, #24]
 8009654:	f043 0210 	orr.w	r2, r3, #16
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	699a      	ldr	r2, [r3, #24]
 8009660:	4b0e      	ldr	r3, [pc, #56]	; (800969c <USB_DevInit+0x2b4>)
 8009662:	4313      	orrs	r3, r2
 8009664:	687a      	ldr	r2, [r7, #4]
 8009666:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009668:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800966a:	2b00      	cmp	r3, #0
 800966c:	d005      	beq.n	800967a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	699b      	ldr	r3, [r3, #24]
 8009672:	f043 0208 	orr.w	r2, r3, #8
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800967a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800967c:	2b01      	cmp	r3, #1
 800967e:	d105      	bne.n	800968c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	699a      	ldr	r2, [r3, #24]
 8009684:	4b06      	ldr	r3, [pc, #24]	; (80096a0 <USB_DevInit+0x2b8>)
 8009686:	4313      	orrs	r3, r2
 8009688:	687a      	ldr	r2, [r7, #4]
 800968a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800968c:	7dfb      	ldrb	r3, [r7, #23]
}
 800968e:	4618      	mov	r0, r3
 8009690:	3718      	adds	r7, #24
 8009692:	46bd      	mov	sp, r7
 8009694:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009698:	b004      	add	sp, #16
 800969a:	4770      	bx	lr
 800969c:	803c3800 	.word	0x803c3800
 80096a0:	40000004 	.word	0x40000004

080096a4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b085      	sub	sp, #20
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80096ae:	2300      	movs	r3, #0
 80096b0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	019b      	lsls	r3, r3, #6
 80096b6:	f043 0220 	orr.w	r2, r3, #32
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	3301      	adds	r3, #1
 80096c2:	60fb      	str	r3, [r7, #12]
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	4a09      	ldr	r2, [pc, #36]	; (80096ec <USB_FlushTxFifo+0x48>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d901      	bls.n	80096d0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80096cc:	2303      	movs	r3, #3
 80096ce:	e006      	b.n	80096de <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	691b      	ldr	r3, [r3, #16]
 80096d4:	f003 0320 	and.w	r3, r3, #32
 80096d8:	2b20      	cmp	r3, #32
 80096da:	d0f0      	beq.n	80096be <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3714      	adds	r7, #20
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr
 80096ea:	bf00      	nop
 80096ec:	00030d40 	.word	0x00030d40

080096f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b085      	sub	sp, #20
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80096f8:	2300      	movs	r3, #0
 80096fa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2210      	movs	r2, #16
 8009700:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	3301      	adds	r3, #1
 8009706:	60fb      	str	r3, [r7, #12]
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	4a09      	ldr	r2, [pc, #36]	; (8009730 <USB_FlushRxFifo+0x40>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d901      	bls.n	8009714 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009710:	2303      	movs	r3, #3
 8009712:	e006      	b.n	8009722 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	691b      	ldr	r3, [r3, #16]
 8009718:	f003 0310 	and.w	r3, r3, #16
 800971c:	2b10      	cmp	r3, #16
 800971e:	d0f0      	beq.n	8009702 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009720:	2300      	movs	r3, #0
}
 8009722:	4618      	mov	r0, r3
 8009724:	3714      	adds	r7, #20
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr
 800972e:	bf00      	nop
 8009730:	00030d40 	.word	0x00030d40

08009734 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009734:	b480      	push	{r7}
 8009736:	b085      	sub	sp, #20
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	460b      	mov	r3, r1
 800973e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800974a:	681a      	ldr	r2, [r3, #0]
 800974c:	78fb      	ldrb	r3, [r7, #3]
 800974e:	68f9      	ldr	r1, [r7, #12]
 8009750:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009754:	4313      	orrs	r3, r2
 8009756:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009758:	2300      	movs	r3, #0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3714      	adds	r7, #20
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr

08009766 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b084      	sub	sp, #16
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	68fa      	ldr	r2, [r7, #12]
 800977c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009780:	f043 0302 	orr.w	r3, r3, #2
 8009784:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009786:	2003      	movs	r0, #3
 8009788:	f7f8 f82a 	bl	80017e0 <HAL_Delay>

  return HAL_OK;
 800978c:	2300      	movs	r3, #0
}
 800978e:	4618      	mov	r0, r3
 8009790:	3710      	adds	r7, #16
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
	...

08009798 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009798:	b480      	push	{r7}
 800979a:	b085      	sub	sp, #20
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80097a0:	2300      	movs	r3, #0
 80097a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	3301      	adds	r3, #1
 80097a8:	60fb      	str	r3, [r7, #12]
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	4a13      	ldr	r2, [pc, #76]	; (80097fc <USB_CoreReset+0x64>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d901      	bls.n	80097b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80097b2:	2303      	movs	r3, #3
 80097b4:	e01b      	b.n	80097ee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	691b      	ldr	r3, [r3, #16]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	daf2      	bge.n	80097a4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80097be:	2300      	movs	r3, #0
 80097c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	f043 0201 	orr.w	r2, r3, #1
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	3301      	adds	r3, #1
 80097d2:	60fb      	str	r3, [r7, #12]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	4a09      	ldr	r2, [pc, #36]	; (80097fc <USB_CoreReset+0x64>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d901      	bls.n	80097e0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80097dc:	2303      	movs	r3, #3
 80097de:	e006      	b.n	80097ee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	691b      	ldr	r3, [r3, #16]
 80097e4:	f003 0301 	and.w	r3, r3, #1
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d0f0      	beq.n	80097ce <USB_CoreReset+0x36>

  return HAL_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3714      	adds	r7, #20
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr
 80097fa:	bf00      	nop
 80097fc:	00030d40 	.word	0x00030d40

08009800 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b084      	sub	sp, #16
 8009804:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 169;
 8009806:	4b8c      	ldr	r3, [pc, #560]	; (8009a38 <MX_LWIP_Init+0x238>)
 8009808:	22a9      	movs	r2, #169	; 0xa9
 800980a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 254;
 800980c:	4b8a      	ldr	r3, [pc, #552]	; (8009a38 <MX_LWIP_Init+0x238>)
 800980e:	22fe      	movs	r2, #254	; 0xfe
 8009810:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 8009812:	4b89      	ldr	r3, [pc, #548]	; (8009a38 <MX_LWIP_Init+0x238>)
 8009814:	2200      	movs	r2, #0
 8009816:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 20;
 8009818:	4b87      	ldr	r3, [pc, #540]	; (8009a38 <MX_LWIP_Init+0x238>)
 800981a:	2214      	movs	r2, #20
 800981c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800981e:	4b87      	ldr	r3, [pc, #540]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009820:	22ff      	movs	r2, #255	; 0xff
 8009822:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8009824:	4b85      	ldr	r3, [pc, #532]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009826:	22ff      	movs	r2, #255	; 0xff
 8009828:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 800982a:	4b84      	ldr	r3, [pc, #528]	; (8009a3c <MX_LWIP_Init+0x23c>)
 800982c:	2200      	movs	r2, #0
 800982e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8009830:	4b82      	ldr	r3, [pc, #520]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009832:	2200      	movs	r2, #0
 8009834:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 8009836:	4b82      	ldr	r3, [pc, #520]	; (8009a40 <MX_LWIP_Init+0x240>)
 8009838:	2200      	movs	r2, #0
 800983a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800983c:	4b80      	ldr	r3, [pc, #512]	; (8009a40 <MX_LWIP_Init+0x240>)
 800983e:	2200      	movs	r2, #0
 8009840:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 8009842:	4b7f      	ldr	r3, [pc, #508]	; (8009a40 <MX_LWIP_Init+0x240>)
 8009844:	2200      	movs	r2, #0
 8009846:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 8009848:	4b7d      	ldr	r3, [pc, #500]	; (8009a40 <MX_LWIP_Init+0x240>)
 800984a:	2200      	movs	r2, #0
 800984c:	70da      	strb	r2, [r3, #3]
  
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800984e:	2100      	movs	r1, #0
 8009850:	2000      	movs	r0, #0
 8009852:	f005 fe05 	bl	800f460 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8009856:	4b78      	ldr	r3, [pc, #480]	; (8009a38 <MX_LWIP_Init+0x238>)
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	061a      	lsls	r2, r3, #24
 800985c:	4b76      	ldr	r3, [pc, #472]	; (8009a38 <MX_LWIP_Init+0x238>)
 800985e:	785b      	ldrb	r3, [r3, #1]
 8009860:	041b      	lsls	r3, r3, #16
 8009862:	431a      	orrs	r2, r3
 8009864:	4b74      	ldr	r3, [pc, #464]	; (8009a38 <MX_LWIP_Init+0x238>)
 8009866:	789b      	ldrb	r3, [r3, #2]
 8009868:	021b      	lsls	r3, r3, #8
 800986a:	4313      	orrs	r3, r2
 800986c:	4a72      	ldr	r2, [pc, #456]	; (8009a38 <MX_LWIP_Init+0x238>)
 800986e:	78d2      	ldrb	r2, [r2, #3]
 8009870:	4313      	orrs	r3, r2
 8009872:	061a      	lsls	r2, r3, #24
 8009874:	4b70      	ldr	r3, [pc, #448]	; (8009a38 <MX_LWIP_Init+0x238>)
 8009876:	781b      	ldrb	r3, [r3, #0]
 8009878:	0619      	lsls	r1, r3, #24
 800987a:	4b6f      	ldr	r3, [pc, #444]	; (8009a38 <MX_LWIP_Init+0x238>)
 800987c:	785b      	ldrb	r3, [r3, #1]
 800987e:	041b      	lsls	r3, r3, #16
 8009880:	4319      	orrs	r1, r3
 8009882:	4b6d      	ldr	r3, [pc, #436]	; (8009a38 <MX_LWIP_Init+0x238>)
 8009884:	789b      	ldrb	r3, [r3, #2]
 8009886:	021b      	lsls	r3, r3, #8
 8009888:	430b      	orrs	r3, r1
 800988a:	496b      	ldr	r1, [pc, #428]	; (8009a38 <MX_LWIP_Init+0x238>)
 800988c:	78c9      	ldrb	r1, [r1, #3]
 800988e:	430b      	orrs	r3, r1
 8009890:	021b      	lsls	r3, r3, #8
 8009892:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009896:	431a      	orrs	r2, r3
 8009898:	4b67      	ldr	r3, [pc, #412]	; (8009a38 <MX_LWIP_Init+0x238>)
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	0619      	lsls	r1, r3, #24
 800989e:	4b66      	ldr	r3, [pc, #408]	; (8009a38 <MX_LWIP_Init+0x238>)
 80098a0:	785b      	ldrb	r3, [r3, #1]
 80098a2:	041b      	lsls	r3, r3, #16
 80098a4:	4319      	orrs	r1, r3
 80098a6:	4b64      	ldr	r3, [pc, #400]	; (8009a38 <MX_LWIP_Init+0x238>)
 80098a8:	789b      	ldrb	r3, [r3, #2]
 80098aa:	021b      	lsls	r3, r3, #8
 80098ac:	430b      	orrs	r3, r1
 80098ae:	4962      	ldr	r1, [pc, #392]	; (8009a38 <MX_LWIP_Init+0x238>)
 80098b0:	78c9      	ldrb	r1, [r1, #3]
 80098b2:	430b      	orrs	r3, r1
 80098b4:	0a1b      	lsrs	r3, r3, #8
 80098b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80098ba:	431a      	orrs	r2, r3
 80098bc:	4b5e      	ldr	r3, [pc, #376]	; (8009a38 <MX_LWIP_Init+0x238>)
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	0619      	lsls	r1, r3, #24
 80098c2:	4b5d      	ldr	r3, [pc, #372]	; (8009a38 <MX_LWIP_Init+0x238>)
 80098c4:	785b      	ldrb	r3, [r3, #1]
 80098c6:	041b      	lsls	r3, r3, #16
 80098c8:	4319      	orrs	r1, r3
 80098ca:	4b5b      	ldr	r3, [pc, #364]	; (8009a38 <MX_LWIP_Init+0x238>)
 80098cc:	789b      	ldrb	r3, [r3, #2]
 80098ce:	021b      	lsls	r3, r3, #8
 80098d0:	430b      	orrs	r3, r1
 80098d2:	4959      	ldr	r1, [pc, #356]	; (8009a38 <MX_LWIP_Init+0x238>)
 80098d4:	78c9      	ldrb	r1, [r1, #3]
 80098d6:	430b      	orrs	r3, r1
 80098d8:	0e1b      	lsrs	r3, r3, #24
 80098da:	4313      	orrs	r3, r2
 80098dc:	4a59      	ldr	r2, [pc, #356]	; (8009a44 <MX_LWIP_Init+0x244>)
 80098de:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80098e0:	4b56      	ldr	r3, [pc, #344]	; (8009a3c <MX_LWIP_Init+0x23c>)
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	061a      	lsls	r2, r3, #24
 80098e6:	4b55      	ldr	r3, [pc, #340]	; (8009a3c <MX_LWIP_Init+0x23c>)
 80098e8:	785b      	ldrb	r3, [r3, #1]
 80098ea:	041b      	lsls	r3, r3, #16
 80098ec:	431a      	orrs	r2, r3
 80098ee:	4b53      	ldr	r3, [pc, #332]	; (8009a3c <MX_LWIP_Init+0x23c>)
 80098f0:	789b      	ldrb	r3, [r3, #2]
 80098f2:	021b      	lsls	r3, r3, #8
 80098f4:	4313      	orrs	r3, r2
 80098f6:	4a51      	ldr	r2, [pc, #324]	; (8009a3c <MX_LWIP_Init+0x23c>)
 80098f8:	78d2      	ldrb	r2, [r2, #3]
 80098fa:	4313      	orrs	r3, r2
 80098fc:	061a      	lsls	r2, r3, #24
 80098fe:	4b4f      	ldr	r3, [pc, #316]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009900:	781b      	ldrb	r3, [r3, #0]
 8009902:	0619      	lsls	r1, r3, #24
 8009904:	4b4d      	ldr	r3, [pc, #308]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009906:	785b      	ldrb	r3, [r3, #1]
 8009908:	041b      	lsls	r3, r3, #16
 800990a:	4319      	orrs	r1, r3
 800990c:	4b4b      	ldr	r3, [pc, #300]	; (8009a3c <MX_LWIP_Init+0x23c>)
 800990e:	789b      	ldrb	r3, [r3, #2]
 8009910:	021b      	lsls	r3, r3, #8
 8009912:	430b      	orrs	r3, r1
 8009914:	4949      	ldr	r1, [pc, #292]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009916:	78c9      	ldrb	r1, [r1, #3]
 8009918:	430b      	orrs	r3, r1
 800991a:	021b      	lsls	r3, r3, #8
 800991c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009920:	431a      	orrs	r2, r3
 8009922:	4b46      	ldr	r3, [pc, #280]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009924:	781b      	ldrb	r3, [r3, #0]
 8009926:	0619      	lsls	r1, r3, #24
 8009928:	4b44      	ldr	r3, [pc, #272]	; (8009a3c <MX_LWIP_Init+0x23c>)
 800992a:	785b      	ldrb	r3, [r3, #1]
 800992c:	041b      	lsls	r3, r3, #16
 800992e:	4319      	orrs	r1, r3
 8009930:	4b42      	ldr	r3, [pc, #264]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009932:	789b      	ldrb	r3, [r3, #2]
 8009934:	021b      	lsls	r3, r3, #8
 8009936:	430b      	orrs	r3, r1
 8009938:	4940      	ldr	r1, [pc, #256]	; (8009a3c <MX_LWIP_Init+0x23c>)
 800993a:	78c9      	ldrb	r1, [r1, #3]
 800993c:	430b      	orrs	r3, r1
 800993e:	0a1b      	lsrs	r3, r3, #8
 8009940:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009944:	431a      	orrs	r2, r3
 8009946:	4b3d      	ldr	r3, [pc, #244]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009948:	781b      	ldrb	r3, [r3, #0]
 800994a:	0619      	lsls	r1, r3, #24
 800994c:	4b3b      	ldr	r3, [pc, #236]	; (8009a3c <MX_LWIP_Init+0x23c>)
 800994e:	785b      	ldrb	r3, [r3, #1]
 8009950:	041b      	lsls	r3, r3, #16
 8009952:	4319      	orrs	r1, r3
 8009954:	4b39      	ldr	r3, [pc, #228]	; (8009a3c <MX_LWIP_Init+0x23c>)
 8009956:	789b      	ldrb	r3, [r3, #2]
 8009958:	021b      	lsls	r3, r3, #8
 800995a:	430b      	orrs	r3, r1
 800995c:	4937      	ldr	r1, [pc, #220]	; (8009a3c <MX_LWIP_Init+0x23c>)
 800995e:	78c9      	ldrb	r1, [r1, #3]
 8009960:	430b      	orrs	r3, r1
 8009962:	0e1b      	lsrs	r3, r3, #24
 8009964:	4313      	orrs	r3, r2
 8009966:	4a38      	ldr	r2, [pc, #224]	; (8009a48 <MX_LWIP_Init+0x248>)
 8009968:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800996a:	4b35      	ldr	r3, [pc, #212]	; (8009a40 <MX_LWIP_Init+0x240>)
 800996c:	781b      	ldrb	r3, [r3, #0]
 800996e:	061a      	lsls	r2, r3, #24
 8009970:	4b33      	ldr	r3, [pc, #204]	; (8009a40 <MX_LWIP_Init+0x240>)
 8009972:	785b      	ldrb	r3, [r3, #1]
 8009974:	041b      	lsls	r3, r3, #16
 8009976:	431a      	orrs	r2, r3
 8009978:	4b31      	ldr	r3, [pc, #196]	; (8009a40 <MX_LWIP_Init+0x240>)
 800997a:	789b      	ldrb	r3, [r3, #2]
 800997c:	021b      	lsls	r3, r3, #8
 800997e:	4313      	orrs	r3, r2
 8009980:	4a2f      	ldr	r2, [pc, #188]	; (8009a40 <MX_LWIP_Init+0x240>)
 8009982:	78d2      	ldrb	r2, [r2, #3]
 8009984:	4313      	orrs	r3, r2
 8009986:	061a      	lsls	r2, r3, #24
 8009988:	4b2d      	ldr	r3, [pc, #180]	; (8009a40 <MX_LWIP_Init+0x240>)
 800998a:	781b      	ldrb	r3, [r3, #0]
 800998c:	0619      	lsls	r1, r3, #24
 800998e:	4b2c      	ldr	r3, [pc, #176]	; (8009a40 <MX_LWIP_Init+0x240>)
 8009990:	785b      	ldrb	r3, [r3, #1]
 8009992:	041b      	lsls	r3, r3, #16
 8009994:	4319      	orrs	r1, r3
 8009996:	4b2a      	ldr	r3, [pc, #168]	; (8009a40 <MX_LWIP_Init+0x240>)
 8009998:	789b      	ldrb	r3, [r3, #2]
 800999a:	021b      	lsls	r3, r3, #8
 800999c:	430b      	orrs	r3, r1
 800999e:	4928      	ldr	r1, [pc, #160]	; (8009a40 <MX_LWIP_Init+0x240>)
 80099a0:	78c9      	ldrb	r1, [r1, #3]
 80099a2:	430b      	orrs	r3, r1
 80099a4:	021b      	lsls	r3, r3, #8
 80099a6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80099aa:	431a      	orrs	r2, r3
 80099ac:	4b24      	ldr	r3, [pc, #144]	; (8009a40 <MX_LWIP_Init+0x240>)
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	0619      	lsls	r1, r3, #24
 80099b2:	4b23      	ldr	r3, [pc, #140]	; (8009a40 <MX_LWIP_Init+0x240>)
 80099b4:	785b      	ldrb	r3, [r3, #1]
 80099b6:	041b      	lsls	r3, r3, #16
 80099b8:	4319      	orrs	r1, r3
 80099ba:	4b21      	ldr	r3, [pc, #132]	; (8009a40 <MX_LWIP_Init+0x240>)
 80099bc:	789b      	ldrb	r3, [r3, #2]
 80099be:	021b      	lsls	r3, r3, #8
 80099c0:	430b      	orrs	r3, r1
 80099c2:	491f      	ldr	r1, [pc, #124]	; (8009a40 <MX_LWIP_Init+0x240>)
 80099c4:	78c9      	ldrb	r1, [r1, #3]
 80099c6:	430b      	orrs	r3, r1
 80099c8:	0a1b      	lsrs	r3, r3, #8
 80099ca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80099ce:	431a      	orrs	r2, r3
 80099d0:	4b1b      	ldr	r3, [pc, #108]	; (8009a40 <MX_LWIP_Init+0x240>)
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	0619      	lsls	r1, r3, #24
 80099d6:	4b1a      	ldr	r3, [pc, #104]	; (8009a40 <MX_LWIP_Init+0x240>)
 80099d8:	785b      	ldrb	r3, [r3, #1]
 80099da:	041b      	lsls	r3, r3, #16
 80099dc:	4319      	orrs	r1, r3
 80099de:	4b18      	ldr	r3, [pc, #96]	; (8009a40 <MX_LWIP_Init+0x240>)
 80099e0:	789b      	ldrb	r3, [r3, #2]
 80099e2:	021b      	lsls	r3, r3, #8
 80099e4:	430b      	orrs	r3, r1
 80099e6:	4916      	ldr	r1, [pc, #88]	; (8009a40 <MX_LWIP_Init+0x240>)
 80099e8:	78c9      	ldrb	r1, [r1, #3]
 80099ea:	430b      	orrs	r3, r1
 80099ec:	0e1b      	lsrs	r3, r3, #24
 80099ee:	4313      	orrs	r3, r2
 80099f0:	4a16      	ldr	r2, [pc, #88]	; (8009a4c <MX_LWIP_Init+0x24c>)
 80099f2:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 80099f4:	4b16      	ldr	r3, [pc, #88]	; (8009a50 <MX_LWIP_Init+0x250>)
 80099f6:	9302      	str	r3, [sp, #8]
 80099f8:	4b16      	ldr	r3, [pc, #88]	; (8009a54 <MX_LWIP_Init+0x254>)
 80099fa:	9301      	str	r3, [sp, #4]
 80099fc:	2300      	movs	r3, #0
 80099fe:	9300      	str	r3, [sp, #0]
 8009a00:	4b12      	ldr	r3, [pc, #72]	; (8009a4c <MX_LWIP_Init+0x24c>)
 8009a02:	4a11      	ldr	r2, [pc, #68]	; (8009a48 <MX_LWIP_Init+0x248>)
 8009a04:	490f      	ldr	r1, [pc, #60]	; (8009a44 <MX_LWIP_Init+0x244>)
 8009a06:	4814      	ldr	r0, [pc, #80]	; (8009a58 <MX_LWIP_Init+0x258>)
 8009a08:	f006 fa28 	bl	800fe5c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8009a0c:	4812      	ldr	r0, [pc, #72]	; (8009a58 <MX_LWIP_Init+0x258>)
 8009a0e:	f006 fb05 	bl	801001c <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8009a12:	4b11      	ldr	r3, [pc, #68]	; (8009a58 <MX_LWIP_Init+0x258>)
 8009a14:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8009a18:	089b      	lsrs	r3, r3, #2
 8009a1a:	f003 0301 	and.w	r3, r3, #1
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d003      	beq.n	8009a2c <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8009a24:	480c      	ldr	r0, [pc, #48]	; (8009a58 <MX_LWIP_Init+0x258>)
 8009a26:	f006 fb09 	bl	801003c <netif_set_up>
  }

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8009a2a:	e002      	b.n	8009a32 <MX_LWIP_Init+0x232>
    netif_set_down(&gnetif);
 8009a2c:	480a      	ldr	r0, [pc, #40]	; (8009a58 <MX_LWIP_Init+0x258>)
 8009a2e:	f006 fb49 	bl	80100c4 <netif_set_down>
}
 8009a32:	bf00      	nop
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}
 8009a38:	2000cf2c 	.word	0x2000cf2c
 8009a3c:	2000cf28 	.word	0x2000cf28
 8009a40:	2000cef0 	.word	0x2000cef0
 8009a44:	2000cf24 	.word	0x2000cf24
 8009a48:	2000cf30 	.word	0x2000cf30
 8009a4c:	2000cf34 	.word	0x2000cf34
 8009a50:	0800f35d 	.word	0x0800f35d
 8009a54:	0800a0e1 	.word	0x0800a0e1
 8009a58:	2000cef4 	.word	0x2000cef4

08009a5c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b087      	sub	sp, #28
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8009a6e:	2320      	movs	r3, #32
 8009a70:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009a72:	f3bf 8f4f 	dsb	sy

    __DSB();

    while (op_size > 0) {
 8009a76:	e00b      	b.n	8009a90 <SCB_InvalidateDCache_by_Addr+0x34>
      SCB->DCIMVAC = op_addr;
 8009a78:	4a0c      	ldr	r2, [pc, #48]	; (8009aac <SCB_InvalidateDCache_by_Addr+0x50>)
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	693a      	ldr	r2, [r7, #16]
 8009a84:	4413      	add	r3, r2
 8009a86:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8009a88:	697a      	ldr	r2, [r7, #20]
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	1ad3      	subs	r3, r2, r3
 8009a8e:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	dcf0      	bgt.n	8009a78 <SCB_InvalidateDCache_by_Addr+0x1c>
 8009a96:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8009a9a:	f3bf 8f6f 	isb	sy
    }

    __DSB();
    __ISB();
  #endif
}
 8009a9e:	bf00      	nop
 8009aa0:	371c      	adds	r7, #28
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa8:	4770      	bx	lr
 8009aaa:	bf00      	nop
 8009aac:	e000ed00 	.word	0xe000ed00

08009ab0 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b08e      	sub	sp, #56	; 0x38
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ab8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009abc:	2200      	movs	r2, #0
 8009abe:	601a      	str	r2, [r3, #0]
 8009ac0:	605a      	str	r2, [r3, #4]
 8009ac2:	609a      	str	r2, [r3, #8]
 8009ac4:	60da      	str	r2, [r3, #12]
 8009ac6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4a5d      	ldr	r2, [pc, #372]	; (8009c44 <HAL_ETH_MspInit+0x194>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	f040 80b3 	bne.w	8009c3a <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8009ad4:	4b5c      	ldr	r3, [pc, #368]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009ad6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009ada:	4a5b      	ldr	r2, [pc, #364]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009adc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ae0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009ae4:	4b58      	ldr	r3, [pc, #352]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009ae6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009aea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009aee:	623b      	str	r3, [r7, #32]
 8009af0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8009af2:	4b55      	ldr	r3, [pc, #340]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009af4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009af8:	4a53      	ldr	r2, [pc, #332]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009afa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009afe:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009b02:	4b51      	ldr	r3, [pc, #324]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009b0c:	61fb      	str	r3, [r7, #28]
 8009b0e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8009b10:	4b4d      	ldr	r3, [pc, #308]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009b16:	4a4c      	ldr	r2, [pc, #304]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b1c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009b20:	4b49      	ldr	r3, [pc, #292]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b2a:	61bb      	str	r3, [r7, #24]
 8009b2c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009b2e:	4b46      	ldr	r3, [pc, #280]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b34:	4a44      	ldr	r2, [pc, #272]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b36:	f043 0304 	orr.w	r3, r3, #4
 8009b3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009b3e:	4b42      	ldr	r3, [pc, #264]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b44:	f003 0304 	and.w	r3, r3, #4
 8009b48:	617b      	str	r3, [r7, #20]
 8009b4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b4c:	4b3e      	ldr	r3, [pc, #248]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b52:	4a3d      	ldr	r2, [pc, #244]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b54:	f043 0301 	orr.w	r3, r3, #1
 8009b58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009b5c:	4b3a      	ldr	r3, [pc, #232]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b62:	f003 0301 	and.w	r3, r3, #1
 8009b66:	613b      	str	r3, [r7, #16]
 8009b68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009b6a:	4b37      	ldr	r3, [pc, #220]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b70:	4a35      	ldr	r2, [pc, #212]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b72:	f043 0302 	orr.w	r3, r3, #2
 8009b76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009b7a:	4b33      	ldr	r3, [pc, #204]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b80:	f003 0302 	and.w	r3, r3, #2
 8009b84:	60fb      	str	r3, [r7, #12]
 8009b86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009b88:	4b2f      	ldr	r3, [pc, #188]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b8e:	4a2e      	ldr	r2, [pc, #184]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009b98:	4b2b      	ldr	r3, [pc, #172]	; (8009c48 <HAL_ETH_MspInit+0x198>)
 8009b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ba2:	60bb      	str	r3, [r7, #8]
 8009ba4:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8009ba6:	2332      	movs	r3, #50	; 0x32
 8009ba8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009baa:	2302      	movs	r3, #2
 8009bac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009bb6:	230b      	movs	r3, #11
 8009bb8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009bba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	4822      	ldr	r0, [pc, #136]	; (8009c4c <HAL_ETH_MspInit+0x19c>)
 8009bc2:	f7f9 fdd3 	bl	800376c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8009bc6:	2386      	movs	r3, #134	; 0x86
 8009bc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bca:	2302      	movs	r3, #2
 8009bcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009bd6:	230b      	movs	r3, #11
 8009bd8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009bda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009bde:	4619      	mov	r1, r3
 8009be0:	481b      	ldr	r0, [pc, #108]	; (8009c50 <HAL_ETH_MspInit+0x1a0>)
 8009be2:	f7f9 fdc3 	bl	800376c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8009be6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009bea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bec:	2302      	movs	r3, #2
 8009bee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009bf8:	230b      	movs	r3, #11
 8009bfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c00:	4619      	mov	r1, r3
 8009c02:	4814      	ldr	r0, [pc, #80]	; (8009c54 <HAL_ETH_MspInit+0x1a4>)
 8009c04:	f7f9 fdb2 	bl	800376c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8009c08:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8009c0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009c0e:	2302      	movs	r3, #2
 8009c10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c12:	2300      	movs	r3, #0
 8009c14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c16:	2300      	movs	r3, #0
 8009c18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009c1a:	230b      	movs	r3, #11
 8009c1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c22:	4619      	mov	r1, r3
 8009c24:	480c      	ldr	r0, [pc, #48]	; (8009c58 <HAL_ETH_MspInit+0x1a8>)
 8009c26:	f7f9 fda1 	bl	800376c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	2105      	movs	r1, #5
 8009c2e:	203d      	movs	r0, #61	; 0x3d
 8009c30:	f7f7 fed0 	bl	80019d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8009c34:	203d      	movs	r0, #61	; 0x3d
 8009c36:	f7f7 fee7 	bl	8001a08 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8009c3a:	bf00      	nop
 8009c3c:	3738      	adds	r7, #56	; 0x38
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop
 8009c44:	40028000 	.word	0x40028000
 8009c48:	58024400 	.word	0x58024400
 8009c4c:	58020800 	.word	0x58020800
 8009c50:	58020000 	.word	0x58020000
 8009c54:	58020400 	.word	0x58020400
 8009c58:	58021800 	.word	0x58021800

08009c5c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b082      	sub	sp, #8
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8009c64:	4b04      	ldr	r3, [pc, #16]	; (8009c78 <HAL_ETH_RxCpltCallback+0x1c>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f000 fc93 	bl	800a594 <osSemaphoreRelease>
}
 8009c6e:	bf00      	nop
 8009c70:	3708      	adds	r7, #8
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop
 8009c78:	2000030c 	.word	0x2000030c

08009c7c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8009c7c:	b5b0      	push	{r4, r5, r7, lr}
 8009c7e:	b0ac      	sub	sp, #176	; 0xb0
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status;
  uint32_t idx = 0;
 8009c84:	2300      	movs	r3, #0
 8009c86:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t duplex, speed = 0;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8009c90:	4b90      	ldr	r3, [pc, #576]	; (8009ed4 <low_level_init+0x258>)
 8009c92:	4a91      	ldr	r2, [pc, #580]	; (8009ed8 <low_level_init+0x25c>)
 8009c94:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8009c96:	2300      	movs	r3, #0
 8009c98:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 8009c9c:	2380      	movs	r3, #128	; 0x80
 8009c9e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 8009ca2:	23e1      	movs	r3, #225	; 0xe1
 8009ca4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 8009cba:	4a86      	ldr	r2, [pc, #536]	; (8009ed4 <low_level_init+0x258>)
 8009cbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009cc0:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8009cc2:	4b84      	ldr	r3, [pc, #528]	; (8009ed4 <low_level_init+0x258>)
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8009cc8:	4b82      	ldr	r3, [pc, #520]	; (8009ed4 <low_level_init+0x258>)
 8009cca:	4a84      	ldr	r2, [pc, #528]	; (8009edc <low_level_init+0x260>)
 8009ccc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8009cce:	4b81      	ldr	r3, [pc, #516]	; (8009ed4 <low_level_init+0x258>)
 8009cd0:	4a83      	ldr	r2, [pc, #524]	; (8009ee0 <low_level_init+0x264>)
 8009cd2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8009cd4:	4b7f      	ldr	r3, [pc, #508]	; (8009ed4 <low_level_init+0x258>)
 8009cd6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009cda:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8009cdc:	487d      	ldr	r0, [pc, #500]	; (8009ed4 <low_level_init+0x258>)
 8009cde:	f7f7 ff2d 	bl	8001b3c <HAL_ETH_Init>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8009ce8:	2234      	movs	r2, #52	; 0x34
 8009cea:	2100      	movs	r1, #0
 8009cec:	487d      	ldr	r0, [pc, #500]	; (8009ee4 <low_level_init+0x268>)
 8009cee:	f00f faef 	bl	80192d0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8009cf2:	4b7c      	ldr	r3, [pc, #496]	; (8009ee4 <low_level_init+0x268>)
 8009cf4:	2221      	movs	r2, #33	; 0x21
 8009cf6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8009cf8:	4b7a      	ldr	r3, [pc, #488]	; (8009ee4 <low_level_init+0x268>)
 8009cfa:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009cfe:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8009d00:	4b78      	ldr	r3, [pc, #480]	; (8009ee4 <low_level_init+0x268>)
 8009d02:	2200      	movs	r2, #0
 8009d04:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */
  
  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8009d06:	4878      	ldr	r0, [pc, #480]	; (8009ee8 <low_level_init+0x26c>)
 8009d08:	f005 ff62 	bl	800fbd0 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2206      	movs	r2, #6
 8009d10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8009d14:	4b6f      	ldr	r3, [pc, #444]	; (8009ed4 <low_level_init+0x258>)
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	781a      	ldrb	r2, [r3, #0]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8009d20:	4b6c      	ldr	r3, [pc, #432]	; (8009ed4 <low_level_init+0x258>)
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	785a      	ldrb	r2, [r3, #1]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8009d2c:	4b69      	ldr	r3, [pc, #420]	; (8009ed4 <low_level_init+0x258>)
 8009d2e:	685b      	ldr	r3, [r3, #4]
 8009d30:	789a      	ldrb	r2, [r3, #2]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8009d38:	4b66      	ldr	r3, [pc, #408]	; (8009ed4 <low_level_init+0x258>)
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	78da      	ldrb	r2, [r3, #3]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8009d44:	4b63      	ldr	r3, [pc, #396]	; (8009ed4 <low_level_init+0x258>)
 8009d46:	685b      	ldr	r3, [r3, #4]
 8009d48:	791a      	ldrb	r2, [r3, #4]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8009d50:	4b60      	ldr	r3, [pc, #384]	; (8009ed4 <low_level_init+0x258>)
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	795a      	ldrb	r2, [r3, #5]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8009d62:	845a      	strh	r2, [r3, #34]	; 0x22
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8009d6a:	f043 030a 	orr.w	r3, r3, #10
 8009d6e:	b2da      	uxtb	r2, r3
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 8009d76:	2300      	movs	r3, #0
 8009d78:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009d7c:	e012      	b.n	8009da4 <low_level_init+0x128>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 8009d7e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009d82:	4613      	mov	r3, r2
 8009d84:	005b      	lsls	r3, r3, #1
 8009d86:	4413      	add	r3, r2
 8009d88:	025b      	lsls	r3, r3, #9
 8009d8a:	4a58      	ldr	r2, [pc, #352]	; (8009eec <low_level_init+0x270>)
 8009d8c:	441a      	add	r2, r3
 8009d8e:	2300      	movs	r3, #0
 8009d90:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8009d94:	484f      	ldr	r0, [pc, #316]	; (8009ed4 <low_level_init+0x258>)
 8009d96:	f7f7 ffab 	bl	8001cf0 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 8009d9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009d9e:	3301      	adds	r3, #1
 8009da0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009da4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009da8:	2b03      	cmp	r3, #3
 8009daa:	d9e8      	bls.n	8009d7e <low_level_init+0x102>
  } 
      
  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 8009dac:	2300      	movs	r3, #0
 8009dae:	62bb      	str	r3, [r7, #40]	; 0x28
 8009db0:	2300      	movs	r3, #0
 8009db2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 8009db4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009db8:	2101      	movs	r1, #1
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f000 fb68 	bl	800a490 <osSemaphoreCreate>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	4b4b      	ldr	r3, [pc, #300]	; (8009ef0 <low_level_init+0x274>)
 8009dc4:	601a      	str	r2, [r3, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8009dc6:	4b4b      	ldr	r3, [pc, #300]	; (8009ef4 <low_level_init+0x278>)
 8009dc8:	f107 040c 	add.w	r4, r7, #12
 8009dcc:	461d      	mov	r5, r3
 8009dce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009dd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009dd2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009dd6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8009dda:	f107 030c 	add.w	r3, r7, #12
 8009dde:	6879      	ldr	r1, [r7, #4]
 8009de0:	4618      	mov	r0, r3
 8009de2:	f000 fa59 	bl	800a298 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
/* USER CODE BEGIN PHY_PRE_CONFIG */ 
    
/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8009de6:	4944      	ldr	r1, [pc, #272]	; (8009ef8 <low_level_init+0x27c>)
 8009de8:	4844      	ldr	r0, [pc, #272]	; (8009efc <low_level_init+0x280>)
 8009dea:	f7f7 fb3c 	bl	8001466 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 8009dee:	4843      	ldr	r0, [pc, #268]	; (8009efc <low_level_init+0x280>)
 8009df0:	f7f7 fb6b 	bl	80014ca <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 8009df4:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d164      	bne.n	8009ec6 <low_level_init+0x24a>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8009dfc:	483f      	ldr	r0, [pc, #252]	; (8009efc <low_level_init+0x280>)
 8009dfe:	f7f7 fc0c 	bl	800161a <LAN8742_GetLinkState>
 8009e02:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
  
    /* Get link state */  
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8009e06:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	dc06      	bgt.n	8009e1c <low_level_init+0x1a0>
    {
      netif_set_link_down(netif);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f006 f99d 	bl	801014e <netif_set_link_down>
      netif_set_down(netif);
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f006 f955 	bl	80100c4 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 8009e1a:	e056      	b.n	8009eca <low_level_init+0x24e>
      switch (PHYLinkState)
 8009e1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009e20:	3b02      	subs	r3, #2
 8009e22:	2b03      	cmp	r3, #3
 8009e24:	d82a      	bhi.n	8009e7c <low_level_init+0x200>
 8009e26:	a201      	add	r2, pc, #4	; (adr r2, 8009e2c <low_level_init+0x1b0>)
 8009e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e2c:	08009e3d 	.word	0x08009e3d
 8009e30:	08009e4f 	.word	0x08009e4f
 8009e34:	08009e5f 	.word	0x08009e5f
 8009e38:	08009e6f 	.word	0x08009e6f
        duplex = ETH_FULLDUPLEX_MODE;
 8009e3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009e40:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 8009e44:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009e48:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 8009e4c:	e01f      	b.n	8009e8e <low_level_init+0x212>
        duplex = ETH_HALFDUPLEX_MODE;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 8009e54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009e58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 8009e5c:	e017      	b.n	8009e8e <low_level_init+0x212>
        duplex = ETH_FULLDUPLEX_MODE;
 8009e5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009e62:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 8009e66:	2300      	movs	r3, #0
 8009e68:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 8009e6c:	e00f      	b.n	8009e8e <low_level_init+0x212>
        duplex = ETH_HALFDUPLEX_MODE;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 8009e74:	2300      	movs	r3, #0
 8009e76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 8009e7a:	e008      	b.n	8009e8e <low_level_init+0x212>
        duplex = ETH_FULLDUPLEX_MODE;
 8009e7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009e80:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 8009e84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009e88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;      
 8009e8c:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf); 
 8009e8e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009e92:	4619      	mov	r1, r3
 8009e94:	480f      	ldr	r0, [pc, #60]	; (8009ed4 <low_level_init+0x258>)
 8009e96:	f7f8 fc93 	bl	80027c0 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8009e9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009e9e:	653b      	str	r3, [r7, #80]	; 0x50
    MACConf.Speed = speed;
 8009ea0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009ea4:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8009ea6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009eaa:	4619      	mov	r1, r3
 8009eac:	4809      	ldr	r0, [pc, #36]	; (8009ed4 <low_level_init+0x258>)
 8009eae:	f7f8 fe5b 	bl	8002b68 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 8009eb2:	4808      	ldr	r0, [pc, #32]	; (8009ed4 <low_level_init+0x258>)
 8009eb4:	f7f7 ff5d 	bl	8001d72 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f006 f8bf 	bl	801003c <netif_set_up>
    netif_set_link_up(netif);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f006 f922 	bl	8010108 <netif_set_link_up>
}
 8009ec4:	e001      	b.n	8009eca <low_level_init+0x24e>
    Error_Handler();
 8009ec6:	f7f7 f839 	bl	8000f3c <Error_Handler>
}
 8009eca:	bf00      	nop
 8009ecc:	37b0      	adds	r7, #176	; 0xb0
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bdb0      	pop	{r4, r5, r7, pc}
 8009ed2:	bf00      	nop
 8009ed4:	2000d024 	.word	0x2000d024
 8009ed8:	40028000 	.word	0x40028000
 8009edc:	30040060 	.word	0x30040060
 8009ee0:	30040000 	.word	0x30040000
 8009ee4:	2000d094 	.word	0x2000d094
 8009ee8:	0801ce84 	.word	0x0801ce84
 8009eec:	30040200 	.word	0x30040200
 8009ef0:	2000030c 	.word	0x2000030c
 8009ef4:	0801a4e4 	.word	0x0801a4e4
 8009ef8:	20000010 	.word	0x20000010
 8009efc:	2000d004 	.word	0x2000d004

08009f00 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b092      	sub	sp, #72	; 0x48
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
  uint32_t i=0, framelen = 0;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	647b      	str	r3, [r7, #68]	; 0x44
 8009f0e:	2300      	movs	r3, #0
 8009f10:	643b      	str	r3, [r7, #64]	; 0x40
  struct pbuf *q;
  err_t errval = ERR_OK;
 8009f12:	2300      	movs	r3, #0
 8009f14:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];
  
  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8009f18:	f107 0308 	add.w	r3, r7, #8
 8009f1c:	2230      	movs	r2, #48	; 0x30
 8009f1e:	2100      	movs	r1, #0
 8009f20:	4618      	mov	r0, r3
 8009f22:	f00f f9d5 	bl	80192d0 <memset>
  
  for(q = p; q != NULL; q = q->next)
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009f2a:	e04f      	b.n	8009fcc <low_level_output+0xcc>
  {
    if(i >= ETH_TX_DESC_CNT)	
 8009f2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f2e:	2b03      	cmp	r3, #3
 8009f30:	d902      	bls.n	8009f38 <low_level_output+0x38>
      return ERR_IF;
 8009f32:	f06f 030b 	mvn.w	r3, #11
 8009f36:	e05a      	b.n	8009fee <low_level_output+0xee>
    
    Txbuffer[i].buffer = q->payload;
 8009f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f3a:	6859      	ldr	r1, [r3, #4]
 8009f3c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f3e:	4613      	mov	r3, r2
 8009f40:	005b      	lsls	r3, r3, #1
 8009f42:	4413      	add	r3, r2
 8009f44:	009b      	lsls	r3, r3, #2
 8009f46:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009f4a:	4413      	add	r3, r2
 8009f4c:	3b40      	subs	r3, #64	; 0x40
 8009f4e:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8009f50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f52:	895b      	ldrh	r3, [r3, #10]
 8009f54:	4619      	mov	r1, r3
 8009f56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f58:	4613      	mov	r3, r2
 8009f5a:	005b      	lsls	r3, r3, #1
 8009f5c:	4413      	add	r3, r2
 8009f5e:	009b      	lsls	r3, r3, #2
 8009f60:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009f64:	4413      	add	r3, r2
 8009f66:	3b3c      	subs	r3, #60	; 0x3c
 8009f68:	6019      	str	r1, [r3, #0]
    framelen += q->len;
 8009f6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f6c:	895b      	ldrh	r3, [r3, #10]
 8009f6e:	461a      	mov	r2, r3
 8009f70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f72:	4413      	add	r3, r2
 8009f74:	643b      	str	r3, [r7, #64]	; 0x40
    
    if(i>0)
 8009f76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d012      	beq.n	8009fa2 <low_level_output+0xa2>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8009f7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f7e:	1e5a      	subs	r2, r3, #1
 8009f80:	f107 0008 	add.w	r0, r7, #8
 8009f84:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f86:	460b      	mov	r3, r1
 8009f88:	005b      	lsls	r3, r3, #1
 8009f8a:	440b      	add	r3, r1
 8009f8c:	009b      	lsls	r3, r3, #2
 8009f8e:	18c1      	adds	r1, r0, r3
 8009f90:	4613      	mov	r3, r2
 8009f92:	005b      	lsls	r3, r3, #1
 8009f94:	4413      	add	r3, r2
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009f9c:	4413      	add	r3, r2
 8009f9e:	3b38      	subs	r3, #56	; 0x38
 8009fa0:	6019      	str	r1, [r3, #0]
    }
    
    if(q->next == NULL)
 8009fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d10a      	bne.n	8009fc0 <low_level_output+0xc0>
    {
      Txbuffer[i].next = NULL;
 8009faa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009fac:	4613      	mov	r3, r2
 8009fae:	005b      	lsls	r3, r3, #1
 8009fb0:	4413      	add	r3, r2
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009fb8:	4413      	add	r3, r2
 8009fba:	3b38      	subs	r3, #56	; 0x38
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	601a      	str	r2, [r3, #0]
    }
    
    i++;
 8009fc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 8009fc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009fcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d1ac      	bne.n	8009f2c <low_level_output+0x2c>
  }

  TxConfig.Length = framelen;
 8009fd2:	4a09      	ldr	r2, [pc, #36]	; (8009ff8 <low_level_output+0xf8>)
 8009fd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fd6:	6053      	str	r3, [r2, #4]
  TxConfig.TxBuffer = Txbuffer;
 8009fd8:	4a07      	ldr	r2, [pc, #28]	; (8009ff8 <low_level_output+0xf8>)
 8009fda:	f107 0308 	add.w	r3, r7, #8
 8009fde:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 8009fe0:	2214      	movs	r2, #20
 8009fe2:	4905      	ldr	r1, [pc, #20]	; (8009ff8 <low_level_output+0xf8>)
 8009fe4:	4805      	ldr	r0, [pc, #20]	; (8009ffc <low_level_output+0xfc>)
 8009fe6:	f7f7 ff5a 	bl	8001e9e <HAL_ETH_Transmit>
  
  return errval;
 8009fea:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3748      	adds	r7, #72	; 0x48
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	2000d094 	.word	0x2000d094
 8009ffc:	2000d024 	.word	0x2000d024

0800a000 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b08a      	sub	sp, #40	; 0x28
 800a004:	af02      	add	r7, sp, #8
 800a006:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a008:	2300      	movs	r3, #0
 800a00a:	61fb      	str	r3, [r7, #28]
  ETH_BufferTypeDef RxBuff;
  uint32_t framelength = 0;
 800a00c:	2300      	movs	r3, #0
 800a00e:	60bb      	str	r3, [r7, #8]
  struct pbuf_custom* custom_pbuf;
  
  if (HAL_ETH_GetRxDataBuffer(&heth, &RxBuff) == HAL_OK) 
 800a010:	f107 030c 	add.w	r3, r7, #12
 800a014:	4619      	mov	r1, r3
 800a016:	4817      	ldr	r0, [pc, #92]	; (800a074 <low_level_input+0x74>)
 800a018:	f7f8 f8ab 	bl	8002172 <HAL_ETH_GetRxDataBuffer>
 800a01c:	4603      	mov	r3, r0
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d122      	bne.n	800a068 <low_level_input+0x68>
  {
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 800a022:	f107 0308 	add.w	r3, r7, #8
 800a026:	4619      	mov	r1, r3
 800a028:	4812      	ldr	r0, [pc, #72]	; (800a074 <low_level_input+0x74>)
 800a02a:	f7f8 f940 	bl	80022ae <HAL_ETH_GetRxDataLength>
    
    /* Build Rx descriptor to be ready for next data reception */
    HAL_ETH_BuildRxDescriptors(&heth);
 800a02e:	4811      	ldr	r0, [pc, #68]	; (800a074 <low_level_input+0x74>)
 800a030:	f7f8 f970 	bl	8002314 <HAL_ETH_BuildRxDescriptors>

#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff.buffer, framelength);
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	4611      	mov	r1, r2
 800a03a:	4618      	mov	r0, r3
 800a03c:	f7ff fd0e 	bl	8009a5c <SCB_InvalidateDCache_by_Addr>
#endif

    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 800a040:	480d      	ldr	r0, [pc, #52]	; (800a078 <low_level_input+0x78>)
 800a042:	f005 fe41 	bl	800fcc8 <memp_malloc_pool>
 800a046:	61b8      	str	r0, [r7, #24]
    custom_pbuf->custom_free_function = pbuf_free_custom;
 800a048:	69bb      	ldr	r3, [r7, #24]
 800a04a:	4a0c      	ldr	r2, [pc, #48]	; (800a07c <low_level_input+0x7c>)
 800a04c:	611a      	str	r2, [r3, #16]

    p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff.buffer, ETH_RX_BUFFER_SIZE);
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	b299      	uxth	r1, r3
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800a058:	9201      	str	r2, [sp, #4]
 800a05a:	9300      	str	r3, [sp, #0]
 800a05c:	69bb      	ldr	r3, [r7, #24]
 800a05e:	2202      	movs	r2, #2
 800a060:	2004      	movs	r0, #4
 800a062:	f006 fa83 	bl	801056c <pbuf_alloced_custom>
 800a066:	61f8      	str	r0, [r7, #28]
  }
  
  
  return p;
 800a068:	69fb      	ldr	r3, [r7, #28]
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3720      	adds	r7, #32
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	2000d024 	.word	0x2000d024
 800a078:	0801ce84 	.word	0x0801ce84
 800a07c:	0800a13d 	.word	0x0800a13d

0800a080 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b084      	sub	sp, #16
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a08c:	4b12      	ldr	r3, [pc, #72]	; (800a0d8 <ethernetif_input+0x58>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f04f 31ff 	mov.w	r1, #4294967295
 800a094:	4618      	mov	r0, r3
 800a096:	f000 fa2f 	bl	800a4f8 <osSemaphoreWait>
 800a09a:	4603      	mov	r3, r0
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d1f5      	bne.n	800a08c <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800a0a0:	480e      	ldr	r0, [pc, #56]	; (800a0dc <ethernetif_input+0x5c>)
 800a0a2:	f00f f877 	bl	8019194 <sys_mutex_lock>
        p = low_level_input( netif );
 800a0a6:	68f8      	ldr	r0, [r7, #12]
 800a0a8:	f7ff ffaa 	bl	800a000 <low_level_input>
 800a0ac:	60b8      	str	r0, [r7, #8]
        if (p != NULL)
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d00a      	beq.n	800a0ca <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	691b      	ldr	r3, [r3, #16]
 800a0b8:	68f9      	ldr	r1, [r7, #12]
 800a0ba:	68b8      	ldr	r0, [r7, #8]
 800a0bc:	4798      	blx	r3
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d002      	beq.n	800a0ca <ethernetif_input+0x4a>
          {
            pbuf_free(p);           
 800a0c4:	68b8      	ldr	r0, [r7, #8]
 800a0c6:	f006 fc2f 	bl	8010928 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800a0ca:	4804      	ldr	r0, [pc, #16]	; (800a0dc <ethernetif_input+0x5c>)
 800a0cc:	f00f f871 	bl	80191b2 <sys_mutex_unlock>
      } while(p!=NULL);
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d1e4      	bne.n	800a0a0 <ethernetif_input+0x20>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a0d6:	e7d9      	b.n	800a08c <ethernetif_input+0xc>
 800a0d8:	2000030c 	.word	0x2000030c
 800a0dc:	2000d10c 	.word	0x2000d10c

0800a0e0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d106      	bne.n	800a0fc <ethernetif_init+0x1c>
 800a0ee:	4b0e      	ldr	r3, [pc, #56]	; (800a128 <ethernetif_init+0x48>)
 800a0f0:	f240 2241 	movw	r2, #577	; 0x241
 800a0f4:	490d      	ldr	r1, [pc, #52]	; (800a12c <ethernetif_init+0x4c>)
 800a0f6:	480e      	ldr	r0, [pc, #56]	; (800a130 <ethernetif_init+0x50>)
 800a0f8:	f00f f8f2 	bl	80192e0 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2273      	movs	r2, #115	; 0x73
 800a100:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->name[1] = IFNAME1;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2274      	movs	r2, #116	; 0x74
 800a108:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4a09      	ldr	r2, [pc, #36]	; (800a134 <ethernetif_init+0x54>)
 800a110:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a08      	ldr	r2, [pc, #32]	; (800a138 <ethernetif_init+0x58>)
 800a116:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7ff fdaf 	bl	8009c7c <low_level_init>

  return ERR_OK;
 800a11e:	2300      	movs	r3, #0
}
 800a120:	4618      	mov	r0, r3
 800a122:	3708      	adds	r7, #8
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	0801a500 	.word	0x0801a500
 800a12c:	0801a51c 	.word	0x0801a51c
 800a130:	0801a52c 	.word	0x0801a52c
 800a134:	08017291 	.word	0x08017291
 800a138:	08009f01 	.word	0x08009f01

0800a13c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	60fb      	str	r3, [r7, #12]
  
#if !defined(DUAL_CORE) || defined(CORE_CM7)
  /* Invalidate data cache: lwIP and/or application may have written into buffer */
  SCB_InvalidateDCache_by_Addr((uint32_t *)p->payload, p->tot_len);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	685a      	ldr	r2, [r3, #4]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	891b      	ldrh	r3, [r3, #8]
 800a150:	4619      	mov	r1, r3
 800a152:	4610      	mov	r0, r2
 800a154:	f7ff fc82 	bl	8009a5c <SCB_InvalidateDCache_by_Addr>
#endif
  
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800a158:	68f9      	ldr	r1, [r7, #12]
 800a15a:	4803      	ldr	r0, [pc, #12]	; (800a168 <pbuf_free_custom+0x2c>)
 800a15c:	f005 fe28 	bl	800fdb0 <memp_free_pool>
}
 800a160:	bf00      	nop
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}
 800a168:	0801ce84 	.word	0x0801ce84

0800a16c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a170:	f7f7 fb2a 	bl	80017c8 <HAL_GetTick>
 800a174:	4603      	mov	r3, r0
}
 800a176:	4618      	mov	r0, r3
 800a178:	bd80      	pop	{r7, pc}
	...

0800a17c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{  
 800a17c:	b580      	push	{r7, lr}
 800a17e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here 
  */
  
  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800a180:	4802      	ldr	r0, [pc, #8]	; (800a18c <ETH_PHY_IO_Init+0x10>)
 800a182:	f7f8 fd0b 	bl	8002b9c <HAL_ETH_SetMDIOClockRange>
  
  return 0;
 800a186:	2300      	movs	r3, #0
}
 800a188:	4618      	mov	r0, r3
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	2000d024 	.word	0x2000d024

0800a190 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800a190:	b480      	push	{r7}
 800a192:	af00      	add	r7, sp, #0
  return 0;
 800a194:	2300      	movs	r3, #0
}
 800a196:	4618      	mov	r0, r3
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr

0800a1a0 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value 
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	60f8      	str	r0, [r7, #12]
 800a1a8:	60b9      	str	r1, [r7, #8]
 800a1aa:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	68ba      	ldr	r2, [r7, #8]
 800a1b0:	68f9      	ldr	r1, [r7, #12]
 800a1b2:	4807      	ldr	r0, [pc, #28]	; (800a1d0 <ETH_PHY_IO_ReadReg+0x30>)
 800a1b4:	f7f8 fa5c 	bl	8002670 <HAL_ETH_ReadPHYRegister>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d002      	beq.n	800a1c4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800a1be:	f04f 33ff 	mov.w	r3, #4294967295
 800a1c2:	e000      	b.n	800a1c6 <ETH_PHY_IO_ReadReg+0x26>
  }
  
  return 0;
 800a1c4:	2300      	movs	r3, #0
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	2000d024 	.word	0x2000d024

0800a1d4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written 
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b084      	sub	sp, #16
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	60b9      	str	r1, [r7, #8]
 800a1de:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	68ba      	ldr	r2, [r7, #8]
 800a1e4:	68f9      	ldr	r1, [r7, #12]
 800a1e6:	4807      	ldr	r0, [pc, #28]	; (800a204 <ETH_PHY_IO_WriteReg+0x30>)
 800a1e8:	f7f8 fa96 	bl	8002718 <HAL_ETH_WritePHYRegister>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d002      	beq.n	800a1f8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800a1f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a1f6:	e000      	b.n	800a1fa <ETH_PHY_IO_WriteReg+0x26>
  }
  
  return 0;
 800a1f8:	2300      	movs	r3, #0
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3710      	adds	r7, #16
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop
 800a204:	2000d024 	.word	0x2000d024

0800a208 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a20c:	f7f7 fadc 	bl	80017c8 <HAL_GetTick>
 800a210:	4603      	mov	r3, r0
}
 800a212:	4618      	mov	r0, r3
 800a214:	bd80      	pop	{r7, pc}

0800a216 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a216:	b480      	push	{r7}
 800a218:	b085      	sub	sp, #20
 800a21a:	af00      	add	r7, sp, #0
 800a21c:	4603      	mov	r3, r0
 800a21e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a220:	2300      	movs	r3, #0
 800a222:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a224:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a228:	2b84      	cmp	r3, #132	; 0x84
 800a22a:	d005      	beq.n	800a238 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a22c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	4413      	add	r3, r2
 800a234:	3303      	adds	r3, #3
 800a236:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a238:	68fb      	ldr	r3, [r7, #12]
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3714      	adds	r7, #20
 800a23e:	46bd      	mov	sp, r7
 800a240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a244:	4770      	bx	lr

0800a246 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a246:	b480      	push	{r7}
 800a248:	b083      	sub	sp, #12
 800a24a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a24c:	f3ef 8305 	mrs	r3, IPSR
 800a250:	607b      	str	r3, [r7, #4]
  return(result);
 800a252:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a254:	2b00      	cmp	r3, #0
 800a256:	bf14      	ite	ne
 800a258:	2301      	movne	r3, #1
 800a25a:	2300      	moveq	r3, #0
 800a25c:	b2db      	uxtb	r3, r3
}
 800a25e:	4618      	mov	r0, r3
 800a260:	370c      	adds	r7, #12
 800a262:	46bd      	mov	sp, r7
 800a264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a268:	4770      	bx	lr

0800a26a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a26e:	f001 fd07 	bl	800bc80 <vTaskStartScheduler>
  
  return osOK;
 800a272:	2300      	movs	r3, #0
}
 800a274:	4618      	mov	r0, r3
 800a276:	bd80      	pop	{r7, pc}

0800a278 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800a27c:	f7ff ffe3 	bl	800a246 <inHandlerMode>
 800a280:	4603      	mov	r3, r0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d003      	beq.n	800a28e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800a286:	f001 fe13 	bl	800beb0 <xTaskGetTickCountFromISR>
 800a28a:	4603      	mov	r3, r0
 800a28c:	e002      	b.n	800a294 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800a28e:	f001 fdff 	bl	800be90 <xTaskGetTickCount>
 800a292:	4603      	mov	r3, r0
  }
}
 800a294:	4618      	mov	r0, r3
 800a296:	bd80      	pop	{r7, pc}

0800a298 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a29a:	b089      	sub	sp, #36	; 0x24
 800a29c:	af04      	add	r7, sp, #16
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	695b      	ldr	r3, [r3, #20]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d020      	beq.n	800a2ec <osThreadCreate+0x54>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	699b      	ldr	r3, [r3, #24]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d01c      	beq.n	800a2ec <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	685c      	ldr	r4, [r3, #4]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681d      	ldr	r5, [r3, #0]
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	691e      	ldr	r6, [r3, #16]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f7ff ffa6 	bl	800a216 <makeFreeRtosPriority>
 800a2ca:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	695b      	ldr	r3, [r3, #20]
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a2d4:	9202      	str	r2, [sp, #8]
 800a2d6:	9301      	str	r3, [sp, #4]
 800a2d8:	9100      	str	r1, [sp, #0]
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	4632      	mov	r2, r6
 800a2de:	4629      	mov	r1, r5
 800a2e0:	4620      	mov	r0, r4
 800a2e2:	f001 fb09 	bl	800b8f8 <xTaskCreateStatic>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	60fb      	str	r3, [r7, #12]
 800a2ea:	e01c      	b.n	800a326 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	685c      	ldr	r4, [r3, #4]
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a2f8:	b29e      	uxth	r6, r3
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a300:	4618      	mov	r0, r3
 800a302:	f7ff ff88 	bl	800a216 <makeFreeRtosPriority>
 800a306:	4602      	mov	r2, r0
 800a308:	f107 030c 	add.w	r3, r7, #12
 800a30c:	9301      	str	r3, [sp, #4]
 800a30e:	9200      	str	r2, [sp, #0]
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	4632      	mov	r2, r6
 800a314:	4629      	mov	r1, r5
 800a316:	4620      	mov	r0, r4
 800a318:	f001 fb48 	bl	800b9ac <xTaskCreate>
 800a31c:	4603      	mov	r3, r0
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d001      	beq.n	800a326 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a322:	2300      	movs	r3, #0
 800a324:	e000      	b.n	800a328 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a326:	68fb      	ldr	r3, [r7, #12]
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3714      	adds	r7, #20
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a330 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d001      	beq.n	800a346 <osDelay+0x16>
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	e000      	b.n	800a348 <osDelay+0x18>
 800a346:	2301      	movs	r3, #1
 800a348:	4618      	mov	r0, r3
 800a34a:	f001 fc65 	bl	800bc18 <vTaskDelay>
  
  return osOK;
 800a34e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a350:	4618      	mov	r0, r3
 800a352:	3710      	adds	r7, #16
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}

0800a358 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b082      	sub	sp, #8
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	685b      	ldr	r3, [r3, #4]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d007      	beq.n	800a378 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	685b      	ldr	r3, [r3, #4]
 800a36c:	4619      	mov	r1, r3
 800a36e:	2001      	movs	r0, #1
 800a370:	f000 fc7f 	bl	800ac72 <xQueueCreateMutexStatic>
 800a374:	4603      	mov	r3, r0
 800a376:	e003      	b.n	800a380 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800a378:	2001      	movs	r0, #1
 800a37a:	f000 fc62 	bl	800ac42 <xQueueCreateMutex>
 800a37e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800a380:	4618      	mov	r0, r3
 800a382:	3708      	adds	r7, #8
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b084      	sub	sp, #16
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
 800a390:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a392:	2300      	movs	r3, #0
 800a394:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d101      	bne.n	800a3a0 <osMutexWait+0x18>
    return osErrorParameter;
 800a39c:	2380      	movs	r3, #128	; 0x80
 800a39e:	e03a      	b.n	800a416 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3aa:	d103      	bne.n	800a3b4 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800a3ac:	f04f 33ff 	mov.w	r3, #4294967295
 800a3b0:	60fb      	str	r3, [r7, #12]
 800a3b2:	e009      	b.n	800a3c8 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d006      	beq.n	800a3c8 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d101      	bne.n	800a3c8 <osMutexWait+0x40>
      ticks = 1;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a3c8:	f7ff ff3d 	bl	800a246 <inHandlerMode>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d017      	beq.n	800a402 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a3d2:	f107 0308 	add.w	r3, r7, #8
 800a3d6:	461a      	mov	r2, r3
 800a3d8:	2100      	movs	r1, #0
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f001 f860 	bl	800b4a0 <xQueueReceiveFromISR>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d001      	beq.n	800a3ea <osMutexWait+0x62>
      return osErrorOS;
 800a3e6:	23ff      	movs	r3, #255	; 0xff
 800a3e8:	e015      	b.n	800a416 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d011      	beq.n	800a414 <osMutexWait+0x8c>
 800a3f0:	4b0b      	ldr	r3, [pc, #44]	; (800a420 <osMutexWait+0x98>)
 800a3f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3f6:	601a      	str	r2, [r3, #0]
 800a3f8:	f3bf 8f4f 	dsb	sy
 800a3fc:	f3bf 8f6f 	isb	sy
 800a400:	e008      	b.n	800a414 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800a402:	68f9      	ldr	r1, [r7, #12]
 800a404:	6878      	ldr	r0, [r7, #4]
 800a406:	f000 ff43 	bl	800b290 <xQueueSemaphoreTake>
 800a40a:	4603      	mov	r3, r0
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d001      	beq.n	800a414 <osMutexWait+0x8c>
    return osErrorOS;
 800a410:	23ff      	movs	r3, #255	; 0xff
 800a412:	e000      	b.n	800a416 <osMutexWait+0x8e>
  }
  
  return osOK;
 800a414:	2300      	movs	r3, #0
}
 800a416:	4618      	mov	r0, r3
 800a418:	3710      	adds	r7, #16
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop
 800a420:	e000ed04 	.word	0xe000ed04

0800a424 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a42c:	2300      	movs	r3, #0
 800a42e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a430:	2300      	movs	r3, #0
 800a432:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800a434:	f7ff ff07 	bl	800a246 <inHandlerMode>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d016      	beq.n	800a46c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a43e:	f107 0308 	add.w	r3, r7, #8
 800a442:	4619      	mov	r1, r3
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f000 fdbd 	bl	800afc4 <xQueueGiveFromISR>
 800a44a:	4603      	mov	r3, r0
 800a44c:	2b01      	cmp	r3, #1
 800a44e:	d001      	beq.n	800a454 <osMutexRelease+0x30>
      return osErrorOS;
 800a450:	23ff      	movs	r3, #255	; 0xff
 800a452:	e017      	b.n	800a484 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d013      	beq.n	800a482 <osMutexRelease+0x5e>
 800a45a:	4b0c      	ldr	r3, [pc, #48]	; (800a48c <osMutexRelease+0x68>)
 800a45c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a460:	601a      	str	r2, [r3, #0]
 800a462:	f3bf 8f4f 	dsb	sy
 800a466:	f3bf 8f6f 	isb	sy
 800a46a:	e00a      	b.n	800a482 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800a46c:	2300      	movs	r3, #0
 800a46e:	2200      	movs	r2, #0
 800a470:	2100      	movs	r1, #0
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f000 fc18 	bl	800aca8 <xQueueGenericSend>
 800a478:	4603      	mov	r3, r0
 800a47a:	2b01      	cmp	r3, #1
 800a47c:	d001      	beq.n	800a482 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800a47e:	23ff      	movs	r3, #255	; 0xff
 800a480:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800a482:	68fb      	ldr	r3, [r7, #12]
}
 800a484:	4618      	mov	r0, r3
 800a486:	3710      	adds	r7, #16
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}
 800a48c:	e000ed04 	.word	0xe000ed04

0800a490 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800a490:	b580      	push	{r7, lr}
 800a492:	b086      	sub	sp, #24
 800a494:	af02      	add	r7, sp, #8
 800a496:	6078      	str	r0, [r7, #4]
 800a498:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d010      	beq.n	800a4c4 <osSemaphoreCreate+0x34>
    if (count == 1) {
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	d10b      	bne.n	800a4c0 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	685a      	ldr	r2, [r3, #4]
 800a4ac:	2303      	movs	r3, #3
 800a4ae:	9300      	str	r3, [sp, #0]
 800a4b0:	4613      	mov	r3, r2
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	2100      	movs	r1, #0
 800a4b6:	2001      	movs	r0, #1
 800a4b8:	f000 fad8 	bl	800aa6c <xQueueGenericCreateStatic>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	e016      	b.n	800a4ee <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	e014      	b.n	800a4ee <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	2b01      	cmp	r3, #1
 800a4c8:	d110      	bne.n	800a4ec <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800a4ca:	2203      	movs	r2, #3
 800a4cc:	2100      	movs	r1, #0
 800a4ce:	2001      	movs	r0, #1
 800a4d0:	f000 fb3f 	bl	800ab52 <xQueueGenericCreate>
 800a4d4:	60f8      	str	r0, [r7, #12]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d005      	beq.n	800a4e8 <osSemaphoreCreate+0x58>
 800a4dc:	2300      	movs	r3, #0
 800a4de:	2200      	movs	r2, #0
 800a4e0:	2100      	movs	r1, #0
 800a4e2:	68f8      	ldr	r0, [r7, #12]
 800a4e4:	f000 fbe0 	bl	800aca8 <xQueueGenericSend>
      return sema;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	e000      	b.n	800a4ee <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800a4ec:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3710      	adds	r7, #16
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}
	...

0800a4f8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b084      	sub	sp, #16
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
 800a500:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a502:	2300      	movs	r3, #0
 800a504:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d101      	bne.n	800a510 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800a50c:	2380      	movs	r3, #128	; 0x80
 800a50e:	e03a      	b.n	800a586 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800a510:	2300      	movs	r3, #0
 800a512:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a51a:	d103      	bne.n	800a524 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800a51c:	f04f 33ff 	mov.w	r3, #4294967295
 800a520:	60fb      	str	r3, [r7, #12]
 800a522:	e009      	b.n	800a538 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d006      	beq.n	800a538 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d101      	bne.n	800a538 <osSemaphoreWait+0x40>
      ticks = 1;
 800a534:	2301      	movs	r3, #1
 800a536:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a538:	f7ff fe85 	bl	800a246 <inHandlerMode>
 800a53c:	4603      	mov	r3, r0
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d017      	beq.n	800a572 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a542:	f107 0308 	add.w	r3, r7, #8
 800a546:	461a      	mov	r2, r3
 800a548:	2100      	movs	r1, #0
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f000 ffa8 	bl	800b4a0 <xQueueReceiveFromISR>
 800a550:	4603      	mov	r3, r0
 800a552:	2b01      	cmp	r3, #1
 800a554:	d001      	beq.n	800a55a <osSemaphoreWait+0x62>
      return osErrorOS;
 800a556:	23ff      	movs	r3, #255	; 0xff
 800a558:	e015      	b.n	800a586 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d011      	beq.n	800a584 <osSemaphoreWait+0x8c>
 800a560:	4b0b      	ldr	r3, [pc, #44]	; (800a590 <osSemaphoreWait+0x98>)
 800a562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a566:	601a      	str	r2, [r3, #0]
 800a568:	f3bf 8f4f 	dsb	sy
 800a56c:	f3bf 8f6f 	isb	sy
 800a570:	e008      	b.n	800a584 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800a572:	68f9      	ldr	r1, [r7, #12]
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f000 fe8b 	bl	800b290 <xQueueSemaphoreTake>
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d001      	beq.n	800a584 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800a580:	23ff      	movs	r3, #255	; 0xff
 800a582:	e000      	b.n	800a586 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800a584:	2300      	movs	r3, #0
}
 800a586:	4618      	mov	r0, r3
 800a588:	3710      	adds	r7, #16
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}
 800a58e:	bf00      	nop
 800a590:	e000ed04 	.word	0xe000ed04

0800a594 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b084      	sub	sp, #16
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a59c:	2300      	movs	r3, #0
 800a59e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800a5a4:	f7ff fe4f 	bl	800a246 <inHandlerMode>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d016      	beq.n	800a5dc <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a5ae:	f107 0308 	add.w	r3, r7, #8
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f000 fd05 	bl	800afc4 <xQueueGiveFromISR>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d001      	beq.n	800a5c4 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800a5c0:	23ff      	movs	r3, #255	; 0xff
 800a5c2:	e017      	b.n	800a5f4 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d013      	beq.n	800a5f2 <osSemaphoreRelease+0x5e>
 800a5ca:	4b0c      	ldr	r3, [pc, #48]	; (800a5fc <osSemaphoreRelease+0x68>)
 800a5cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5d0:	601a      	str	r2, [r3, #0]
 800a5d2:	f3bf 8f4f 	dsb	sy
 800a5d6:	f3bf 8f6f 	isb	sy
 800a5da:	e00a      	b.n	800a5f2 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800a5dc:	2300      	movs	r3, #0
 800a5de:	2200      	movs	r2, #0
 800a5e0:	2100      	movs	r1, #0
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 fb60 	bl	800aca8 <xQueueGenericSend>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	2b01      	cmp	r3, #1
 800a5ec:	d001      	beq.n	800a5f2 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800a5ee:	23ff      	movs	r3, #255	; 0xff
 800a5f0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3710      	adds	r7, #16
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}
 800a5fc:	e000ed04 	.word	0xe000ed04

0800a600 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a608:	f7ff fe1d 	bl	800a246 <inHandlerMode>
 800a60c:	4603      	mov	r3, r0
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d001      	beq.n	800a616 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800a612:	2382      	movs	r3, #130	; 0x82
 800a614:	e003      	b.n	800a61e <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f000 fff9 	bl	800b60e <vQueueDelete>

  return osOK; 
 800a61c:	2300      	movs	r3, #0
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3708      	adds	r7, #8
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}

0800a626 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800a626:	b590      	push	{r4, r7, lr}
 800a628:	b085      	sub	sp, #20
 800a62a:	af02      	add	r7, sp, #8
 800a62c:	6078      	str	r0, [r7, #4]
 800a62e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	689b      	ldr	r3, [r3, #8]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d012      	beq.n	800a65e <osMessageCreate+0x38>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00e      	beq.n	800a65e <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6818      	ldr	r0, [r3, #0]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6859      	ldr	r1, [r3, #4]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	689a      	ldr	r2, [r3, #8]
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	68dc      	ldr	r4, [r3, #12]
 800a650:	2300      	movs	r3, #0
 800a652:	9300      	str	r3, [sp, #0]
 800a654:	4623      	mov	r3, r4
 800a656:	f000 fa09 	bl	800aa6c <xQueueGenericCreateStatic>
 800a65a:	4603      	mov	r3, r0
 800a65c:	e008      	b.n	800a670 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6818      	ldr	r0, [r3, #0]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	4619      	mov	r1, r3
 800a66a:	f000 fa72 	bl	800ab52 <xQueueGenericCreate>
 800a66e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800a670:	4618      	mov	r0, r3
 800a672:	370c      	adds	r7, #12
 800a674:	46bd      	mov	sp, r7
 800a676:	bd90      	pop	{r4, r7, pc}

0800a678 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b086      	sub	sp, #24
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	60f8      	str	r0, [r7, #12]
 800a680:	60b9      	str	r1, [r7, #8]
 800a682:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a684:	2300      	movs	r3, #0
 800a686:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d101      	bne.n	800a696 <osMessagePut+0x1e>
    ticks = 1;
 800a692:	2301      	movs	r3, #1
 800a694:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a696:	f7ff fdd6 	bl	800a246 <inHandlerMode>
 800a69a:	4603      	mov	r3, r0
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d018      	beq.n	800a6d2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a6a0:	f107 0210 	add.w	r2, r7, #16
 800a6a4:	f107 0108 	add.w	r1, r7, #8
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	68f8      	ldr	r0, [r7, #12]
 800a6ac:	f000 fbf6 	bl	800ae9c <xQueueGenericSendFromISR>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d001      	beq.n	800a6ba <osMessagePut+0x42>
      return osErrorOS;
 800a6b6:	23ff      	movs	r3, #255	; 0xff
 800a6b8:	e018      	b.n	800a6ec <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d014      	beq.n	800a6ea <osMessagePut+0x72>
 800a6c0:	4b0c      	ldr	r3, [pc, #48]	; (800a6f4 <osMessagePut+0x7c>)
 800a6c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6c6:	601a      	str	r2, [r3, #0]
 800a6c8:	f3bf 8f4f 	dsb	sy
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	e00b      	b.n	800a6ea <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a6d2:	f107 0108 	add.w	r1, r7, #8
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	697a      	ldr	r2, [r7, #20]
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f000 fae4 	bl	800aca8 <xQueueGenericSend>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d001      	beq.n	800a6ea <osMessagePut+0x72>
      return osErrorOS;
 800a6e6:	23ff      	movs	r3, #255	; 0xff
 800a6e8:	e000      	b.n	800a6ec <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a6ea:	2300      	movs	r3, #0
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3718      	adds	r7, #24
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	e000ed04 	.word	0xe000ed04

0800a6f8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800a6f8:	b590      	push	{r4, r7, lr}
 800a6fa:	b08b      	sub	sp, #44	; 0x2c
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	60f8      	str	r0, [r7, #12]
 800a700:	60b9      	str	r1, [r7, #8]
 800a702:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800a708:	2300      	movs	r3, #0
 800a70a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800a70c:	68bb      	ldr	r3, [r7, #8]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d10a      	bne.n	800a728 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800a712:	2380      	movs	r3, #128	; 0x80
 800a714:	617b      	str	r3, [r7, #20]
    return event;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	461c      	mov	r4, r3
 800a71a:	f107 0314 	add.w	r3, r7, #20
 800a71e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a722:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a726:	e054      	b.n	800a7d2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800a728:	2300      	movs	r3, #0
 800a72a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800a72c:	2300      	movs	r3, #0
 800a72e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a736:	d103      	bne.n	800a740 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800a738:	f04f 33ff 	mov.w	r3, #4294967295
 800a73c:	627b      	str	r3, [r7, #36]	; 0x24
 800a73e:	e009      	b.n	800a754 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d006      	beq.n	800a754 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800a74a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d101      	bne.n	800a754 <osMessageGet+0x5c>
      ticks = 1;
 800a750:	2301      	movs	r3, #1
 800a752:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800a754:	f7ff fd77 	bl	800a246 <inHandlerMode>
 800a758:	4603      	mov	r3, r0
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d01c      	beq.n	800a798 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800a75e:	f107 0220 	add.w	r2, r7, #32
 800a762:	f107 0314 	add.w	r3, r7, #20
 800a766:	3304      	adds	r3, #4
 800a768:	4619      	mov	r1, r3
 800a76a:	68b8      	ldr	r0, [r7, #8]
 800a76c:	f000 fe98 	bl	800b4a0 <xQueueReceiveFromISR>
 800a770:	4603      	mov	r3, r0
 800a772:	2b01      	cmp	r3, #1
 800a774:	d102      	bne.n	800a77c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800a776:	2310      	movs	r3, #16
 800a778:	617b      	str	r3, [r7, #20]
 800a77a:	e001      	b.n	800a780 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800a77c:	2300      	movs	r3, #0
 800a77e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a780:	6a3b      	ldr	r3, [r7, #32]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d01d      	beq.n	800a7c2 <osMessageGet+0xca>
 800a786:	4b15      	ldr	r3, [pc, #84]	; (800a7dc <osMessageGet+0xe4>)
 800a788:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a78c:	601a      	str	r2, [r3, #0]
 800a78e:	f3bf 8f4f 	dsb	sy
 800a792:	f3bf 8f6f 	isb	sy
 800a796:	e014      	b.n	800a7c2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800a798:	f107 0314 	add.w	r3, r7, #20
 800a79c:	3304      	adds	r3, #4
 800a79e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	68b8      	ldr	r0, [r7, #8]
 800a7a4:	f000 fc98 	bl	800b0d8 <xQueueReceive>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b01      	cmp	r3, #1
 800a7ac:	d102      	bne.n	800a7b4 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800a7ae:	2310      	movs	r3, #16
 800a7b0:	617b      	str	r3, [r7, #20]
 800a7b2:	e006      	b.n	800a7c2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800a7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d101      	bne.n	800a7be <osMessageGet+0xc6>
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	e000      	b.n	800a7c0 <osMessageGet+0xc8>
 800a7be:	2340      	movs	r3, #64	; 0x40
 800a7c0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	461c      	mov	r4, r3
 800a7c6:	f107 0314 	add.w	r3, r7, #20
 800a7ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a7ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a7d2:	68f8      	ldr	r0, [r7, #12]
 800a7d4:	372c      	adds	r7, #44	; 0x2c
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd90      	pop	{r4, r7, pc}
 800a7da:	bf00      	nop
 800a7dc:	e000ed04 	.word	0xe000ed04

0800a7e0 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b082      	sub	sp, #8
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a7e8:	f7ff fd2d 	bl	800a246 <inHandlerMode>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d004      	beq.n	800a7fc <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	f000 feee 	bl	800b5d4 <uxQueueMessagesWaitingFromISR>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	e003      	b.n	800a804 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f000 fecc 	bl	800b59a <uxQueueMessagesWaiting>
 800a802:	4603      	mov	r3, r0
  }
}
 800a804:	4618      	mov	r0, r3
 800a806:	3708      	adds	r7, #8
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b082      	sub	sp, #8
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a814:	f7ff fd17 	bl	800a246 <inHandlerMode>
 800a818:	4603      	mov	r3, r0
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d001      	beq.n	800a822 <osMessageDelete+0x16>
    return osErrorISR;
 800a81e:	2382      	movs	r3, #130	; 0x82
 800a820:	e003      	b.n	800a82a <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 fef3 	bl	800b60e <vQueueDelete>

  return osOK; 
 800a828:	2300      	movs	r3, #0
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3708      	adds	r7, #8
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}

0800a832 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a832:	b480      	push	{r7}
 800a834:	b083      	sub	sp, #12
 800a836:	af00      	add	r7, sp, #0
 800a838:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f103 0208 	add.w	r2, r3, #8
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f04f 32ff 	mov.w	r2, #4294967295
 800a84a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f103 0208 	add.w	r2, r3, #8
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f103 0208 	add.w	r2, r3, #8
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2200      	movs	r2, #0
 800a864:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a866:	bf00      	nop
 800a868:	370c      	adds	r7, #12
 800a86a:	46bd      	mov	sp, r7
 800a86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a870:	4770      	bx	lr

0800a872 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a872:	b480      	push	{r7}
 800a874:	b083      	sub	sp, #12
 800a876:	af00      	add	r7, sp, #0
 800a878:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2200      	movs	r2, #0
 800a87e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a880:	bf00      	nop
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a88c:	b480      	push	{r7}
 800a88e:	b085      	sub	sp, #20
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	68fa      	ldr	r2, [r7, #12]
 800a8a0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	689a      	ldr	r2, [r3, #8]
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	689b      	ldr	r3, [r3, #8]
 800a8ae:	683a      	ldr	r2, [r7, #0]
 800a8b0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	683a      	ldr	r2, [r7, #0]
 800a8b6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	687a      	ldr	r2, [r7, #4]
 800a8bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	1c5a      	adds	r2, r3, #1
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	601a      	str	r2, [r3, #0]
}
 800a8c8:	bf00      	nop
 800a8ca:	3714      	adds	r7, #20
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b085      	sub	sp, #20
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ea:	d103      	bne.n	800a8f4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	691b      	ldr	r3, [r3, #16]
 800a8f0:	60fb      	str	r3, [r7, #12]
 800a8f2:	e00c      	b.n	800a90e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	3308      	adds	r3, #8
 800a8f8:	60fb      	str	r3, [r7, #12]
 800a8fa:	e002      	b.n	800a902 <vListInsert+0x2e>
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	685b      	ldr	r3, [r3, #4]
 800a900:	60fb      	str	r3, [r7, #12]
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	68ba      	ldr	r2, [r7, #8]
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d2f6      	bcs.n	800a8fc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	685a      	ldr	r2, [r3, #4]
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	683a      	ldr	r2, [r7, #0]
 800a91c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	68fa      	ldr	r2, [r7, #12]
 800a922:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	683a      	ldr	r2, [r7, #0]
 800a928:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	1c5a      	adds	r2, r3, #1
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	601a      	str	r2, [r3, #0]
}
 800a93a:	bf00      	nop
 800a93c:	3714      	adds	r7, #20
 800a93e:	46bd      	mov	sp, r7
 800a940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a944:	4770      	bx	lr

0800a946 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a946:	b480      	push	{r7}
 800a948:	b085      	sub	sp, #20
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	691b      	ldr	r3, [r3, #16]
 800a952:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	685b      	ldr	r3, [r3, #4]
 800a958:	687a      	ldr	r2, [r7, #4]
 800a95a:	6892      	ldr	r2, [r2, #8]
 800a95c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	689b      	ldr	r3, [r3, #8]
 800a962:	687a      	ldr	r2, [r7, #4]
 800a964:	6852      	ldr	r2, [r2, #4]
 800a966:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	685b      	ldr	r3, [r3, #4]
 800a96c:	687a      	ldr	r2, [r7, #4]
 800a96e:	429a      	cmp	r2, r3
 800a970:	d103      	bne.n	800a97a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	689a      	ldr	r2, [r3, #8]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2200      	movs	r2, #0
 800a97e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	1e5a      	subs	r2, r3, #1
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3714      	adds	r7, #20
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
	...

0800a99c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
 800a9a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d109      	bne.n	800a9c4 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a9b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9b4:	f383 8811 	msr	BASEPRI, r3
 800a9b8:	f3bf 8f6f 	isb	sy
 800a9bc:	f3bf 8f4f 	dsb	sy
 800a9c0:	60bb      	str	r3, [r7, #8]
 800a9c2:	e7fe      	b.n	800a9c2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800a9c4:	f002 f8ca 	bl	800cb5c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681a      	ldr	r2, [r3, #0]
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9d0:	68f9      	ldr	r1, [r7, #12]
 800a9d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a9d4:	fb01 f303 	mul.w	r3, r1, r3
 800a9d8:	441a      	add	r2, r3
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681a      	ldr	r2, [r3, #0]
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9f4:	3b01      	subs	r3, #1
 800a9f6:	68f9      	ldr	r1, [r7, #12]
 800a9f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a9fa:	fb01 f303 	mul.w	r3, r1, r3
 800a9fe:	441a      	add	r2, r3
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	22ff      	movs	r2, #255	; 0xff
 800aa08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	22ff      	movs	r2, #255	; 0xff
 800aa10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d114      	bne.n	800aa44 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	691b      	ldr	r3, [r3, #16]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d01a      	beq.n	800aa58 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	3310      	adds	r3, #16
 800aa26:	4618      	mov	r0, r3
 800aa28:	f001 fb8a 	bl	800c140 <xTaskRemoveFromEventList>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d012      	beq.n	800aa58 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800aa32:	4b0d      	ldr	r3, [pc, #52]	; (800aa68 <xQueueGenericReset+0xcc>)
 800aa34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa38:	601a      	str	r2, [r3, #0]
 800aa3a:	f3bf 8f4f 	dsb	sy
 800aa3e:	f3bf 8f6f 	isb	sy
 800aa42:	e009      	b.n	800aa58 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	3310      	adds	r3, #16
 800aa48:	4618      	mov	r0, r3
 800aa4a:	f7ff fef2 	bl	800a832 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	3324      	adds	r3, #36	; 0x24
 800aa52:	4618      	mov	r0, r3
 800aa54:	f7ff feed 	bl	800a832 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800aa58:	f002 f8ae 	bl	800cbb8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800aa5c:	2301      	movs	r3, #1
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3710      	adds	r7, #16
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	e000ed04 	.word	0xe000ed04

0800aa6c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b08e      	sub	sp, #56	; 0x38
 800aa70:	af02      	add	r7, sp, #8
 800aa72:	60f8      	str	r0, [r7, #12]
 800aa74:	60b9      	str	r1, [r7, #8]
 800aa76:	607a      	str	r2, [r7, #4]
 800aa78:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d109      	bne.n	800aa94 <xQueueGenericCreateStatic+0x28>
 800aa80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa84:	f383 8811 	msr	BASEPRI, r3
 800aa88:	f3bf 8f6f 	isb	sy
 800aa8c:	f3bf 8f4f 	dsb	sy
 800aa90:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa92:	e7fe      	b.n	800aa92 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d109      	bne.n	800aaae <xQueueGenericCreateStatic+0x42>
 800aa9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa9e:	f383 8811 	msr	BASEPRI, r3
 800aaa2:	f3bf 8f6f 	isb	sy
 800aaa6:	f3bf 8f4f 	dsb	sy
 800aaaa:	627b      	str	r3, [r7, #36]	; 0x24
 800aaac:	e7fe      	b.n	800aaac <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d002      	beq.n	800aaba <xQueueGenericCreateStatic+0x4e>
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d001      	beq.n	800aabe <xQueueGenericCreateStatic+0x52>
 800aaba:	2301      	movs	r3, #1
 800aabc:	e000      	b.n	800aac0 <xQueueGenericCreateStatic+0x54>
 800aabe:	2300      	movs	r3, #0
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d109      	bne.n	800aad8 <xQueueGenericCreateStatic+0x6c>
 800aac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac8:	f383 8811 	msr	BASEPRI, r3
 800aacc:	f3bf 8f6f 	isb	sy
 800aad0:	f3bf 8f4f 	dsb	sy
 800aad4:	623b      	str	r3, [r7, #32]
 800aad6:	e7fe      	b.n	800aad6 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d102      	bne.n	800aae4 <xQueueGenericCreateStatic+0x78>
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d101      	bne.n	800aae8 <xQueueGenericCreateStatic+0x7c>
 800aae4:	2301      	movs	r3, #1
 800aae6:	e000      	b.n	800aaea <xQueueGenericCreateStatic+0x7e>
 800aae8:	2300      	movs	r3, #0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d109      	bne.n	800ab02 <xQueueGenericCreateStatic+0x96>
 800aaee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf2:	f383 8811 	msr	BASEPRI, r3
 800aaf6:	f3bf 8f6f 	isb	sy
 800aafa:	f3bf 8f4f 	dsb	sy
 800aafe:	61fb      	str	r3, [r7, #28]
 800ab00:	e7fe      	b.n	800ab00 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ab02:	2348      	movs	r3, #72	; 0x48
 800ab04:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	2b48      	cmp	r3, #72	; 0x48
 800ab0a:	d009      	beq.n	800ab20 <xQueueGenericCreateStatic+0xb4>
 800ab0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab10:	f383 8811 	msr	BASEPRI, r3
 800ab14:	f3bf 8f6f 	isb	sy
 800ab18:	f3bf 8f4f 	dsb	sy
 800ab1c:	61bb      	str	r3, [r7, #24]
 800ab1e:	e7fe      	b.n	800ab1e <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ab20:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ab26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d00d      	beq.n	800ab48 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ab2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ab34:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ab38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab3a:	9300      	str	r3, [sp, #0]
 800ab3c:	4613      	mov	r3, r2
 800ab3e:	687a      	ldr	r2, [r7, #4]
 800ab40:	68b9      	ldr	r1, [r7, #8]
 800ab42:	68f8      	ldr	r0, [r7, #12]
 800ab44:	f000 f844 	bl	800abd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ab48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3730      	adds	r7, #48	; 0x30
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}

0800ab52 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ab52:	b580      	push	{r7, lr}
 800ab54:	b08a      	sub	sp, #40	; 0x28
 800ab56:	af02      	add	r7, sp, #8
 800ab58:	60f8      	str	r0, [r7, #12]
 800ab5a:	60b9      	str	r1, [r7, #8]
 800ab5c:	4613      	mov	r3, r2
 800ab5e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d109      	bne.n	800ab7a <xQueueGenericCreate+0x28>
 800ab66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab6a:	f383 8811 	msr	BASEPRI, r3
 800ab6e:	f3bf 8f6f 	isb	sy
 800ab72:	f3bf 8f4f 	dsb	sy
 800ab76:	613b      	str	r3, [r7, #16]
 800ab78:	e7fe      	b.n	800ab78 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d102      	bne.n	800ab86 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800ab80:	2300      	movs	r3, #0
 800ab82:	61fb      	str	r3, [r7, #28]
 800ab84:	e004      	b.n	800ab90 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	68ba      	ldr	r2, [r7, #8]
 800ab8a:	fb02 f303 	mul.w	r3, r2, r3
 800ab8e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ab90:	69fb      	ldr	r3, [r7, #28]
 800ab92:	3348      	adds	r3, #72	; 0x48
 800ab94:	4618      	mov	r0, r3
 800ab96:	f002 f8fb 	bl	800cd90 <pvPortMalloc>
 800ab9a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ab9c:	69bb      	ldr	r3, [r7, #24]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d011      	beq.n	800abc6 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800aba2:	69bb      	ldr	r3, [r7, #24]
 800aba4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	3348      	adds	r3, #72	; 0x48
 800abaa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800abac:	69bb      	ldr	r3, [r7, #24]
 800abae:	2200      	movs	r2, #0
 800abb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800abb4:	79fa      	ldrb	r2, [r7, #7]
 800abb6:	69bb      	ldr	r3, [r7, #24]
 800abb8:	9300      	str	r3, [sp, #0]
 800abba:	4613      	mov	r3, r2
 800abbc:	697a      	ldr	r2, [r7, #20]
 800abbe:	68b9      	ldr	r1, [r7, #8]
 800abc0:	68f8      	ldr	r0, [r7, #12]
 800abc2:	f000 f805 	bl	800abd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800abc6:	69bb      	ldr	r3, [r7, #24]
	}
 800abc8:	4618      	mov	r0, r3
 800abca:	3720      	adds	r7, #32
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b084      	sub	sp, #16
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	60f8      	str	r0, [r7, #12]
 800abd8:	60b9      	str	r1, [r7, #8]
 800abda:	607a      	str	r2, [r7, #4]
 800abdc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d103      	bne.n	800abec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800abe4:	69bb      	ldr	r3, [r7, #24]
 800abe6:	69ba      	ldr	r2, [r7, #24]
 800abe8:	601a      	str	r2, [r3, #0]
 800abea:	e002      	b.n	800abf2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800abec:	69bb      	ldr	r3, [r7, #24]
 800abee:	687a      	ldr	r2, [r7, #4]
 800abf0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800abf2:	69bb      	ldr	r3, [r7, #24]
 800abf4:	68fa      	ldr	r2, [r7, #12]
 800abf6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800abf8:	69bb      	ldr	r3, [r7, #24]
 800abfa:	68ba      	ldr	r2, [r7, #8]
 800abfc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800abfe:	2101      	movs	r1, #1
 800ac00:	69b8      	ldr	r0, [r7, #24]
 800ac02:	f7ff fecb 	bl	800a99c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ac06:	bf00      	nop
 800ac08:	3710      	adds	r7, #16
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}

0800ac0e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ac0e:	b580      	push	{r7, lr}
 800ac10:	b082      	sub	sp, #8
 800ac12:	af00      	add	r7, sp, #0
 800ac14:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d00e      	beq.n	800ac3a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2200      	movs	r2, #0
 800ac26:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ac2e:	2300      	movs	r3, #0
 800ac30:	2200      	movs	r2, #0
 800ac32:	2100      	movs	r1, #0
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 f837 	bl	800aca8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ac3a:	bf00      	nop
 800ac3c:	3708      	adds	r7, #8
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ac42:	b580      	push	{r7, lr}
 800ac44:	b086      	sub	sp, #24
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	4603      	mov	r3, r0
 800ac4a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	617b      	str	r3, [r7, #20]
 800ac50:	2300      	movs	r3, #0
 800ac52:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ac54:	79fb      	ldrb	r3, [r7, #7]
 800ac56:	461a      	mov	r2, r3
 800ac58:	6939      	ldr	r1, [r7, #16]
 800ac5a:	6978      	ldr	r0, [r7, #20]
 800ac5c:	f7ff ff79 	bl	800ab52 <xQueueGenericCreate>
 800ac60:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ac62:	68f8      	ldr	r0, [r7, #12]
 800ac64:	f7ff ffd3 	bl	800ac0e <prvInitialiseMutex>

		return xNewQueue;
 800ac68:	68fb      	ldr	r3, [r7, #12]
	}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3718      	adds	r7, #24
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}

0800ac72 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ac72:	b580      	push	{r7, lr}
 800ac74:	b088      	sub	sp, #32
 800ac76:	af02      	add	r7, sp, #8
 800ac78:	4603      	mov	r3, r0
 800ac7a:	6039      	str	r1, [r7, #0]
 800ac7c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ac7e:	2301      	movs	r3, #1
 800ac80:	617b      	str	r3, [r7, #20]
 800ac82:	2300      	movs	r3, #0
 800ac84:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800ac86:	79fb      	ldrb	r3, [r7, #7]
 800ac88:	9300      	str	r3, [sp, #0]
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	6939      	ldr	r1, [r7, #16]
 800ac90:	6978      	ldr	r0, [r7, #20]
 800ac92:	f7ff feeb 	bl	800aa6c <xQueueGenericCreateStatic>
 800ac96:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ac98:	68f8      	ldr	r0, [r7, #12]
 800ac9a:	f7ff ffb8 	bl	800ac0e <prvInitialiseMutex>

		return xNewQueue;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
	}
 800aca0:	4618      	mov	r0, r3
 800aca2:	3718      	adds	r7, #24
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}

0800aca8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b08e      	sub	sp, #56	; 0x38
 800acac:	af00      	add	r7, sp, #0
 800acae:	60f8      	str	r0, [r7, #12]
 800acb0:	60b9      	str	r1, [r7, #8]
 800acb2:	607a      	str	r2, [r7, #4]
 800acb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800acb6:	2300      	movs	r3, #0
 800acb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800acbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d109      	bne.n	800acd8 <xQueueGenericSend+0x30>
 800acc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc8:	f383 8811 	msr	BASEPRI, r3
 800accc:	f3bf 8f6f 	isb	sy
 800acd0:	f3bf 8f4f 	dsb	sy
 800acd4:	62bb      	str	r3, [r7, #40]	; 0x28
 800acd6:	e7fe      	b.n	800acd6 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d103      	bne.n	800ace6 <xQueueGenericSend+0x3e>
 800acde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ace0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d101      	bne.n	800acea <xQueueGenericSend+0x42>
 800ace6:	2301      	movs	r3, #1
 800ace8:	e000      	b.n	800acec <xQueueGenericSend+0x44>
 800acea:	2300      	movs	r3, #0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d109      	bne.n	800ad04 <xQueueGenericSend+0x5c>
 800acf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	627b      	str	r3, [r7, #36]	; 0x24
 800ad02:	e7fe      	b.n	800ad02 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	2b02      	cmp	r3, #2
 800ad08:	d103      	bne.n	800ad12 <xQueueGenericSend+0x6a>
 800ad0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d101      	bne.n	800ad16 <xQueueGenericSend+0x6e>
 800ad12:	2301      	movs	r3, #1
 800ad14:	e000      	b.n	800ad18 <xQueueGenericSend+0x70>
 800ad16:	2300      	movs	r3, #0
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d109      	bne.n	800ad30 <xQueueGenericSend+0x88>
 800ad1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad20:	f383 8811 	msr	BASEPRI, r3
 800ad24:	f3bf 8f6f 	isb	sy
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	623b      	str	r3, [r7, #32]
 800ad2e:	e7fe      	b.n	800ad2e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad30:	f001 fbbc 	bl	800c4ac <xTaskGetSchedulerState>
 800ad34:	4603      	mov	r3, r0
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d102      	bne.n	800ad40 <xQueueGenericSend+0x98>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d101      	bne.n	800ad44 <xQueueGenericSend+0x9c>
 800ad40:	2301      	movs	r3, #1
 800ad42:	e000      	b.n	800ad46 <xQueueGenericSend+0x9e>
 800ad44:	2300      	movs	r3, #0
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d109      	bne.n	800ad5e <xQueueGenericSend+0xb6>
 800ad4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad4e:	f383 8811 	msr	BASEPRI, r3
 800ad52:	f3bf 8f6f 	isb	sy
 800ad56:	f3bf 8f4f 	dsb	sy
 800ad5a:	61fb      	str	r3, [r7, #28]
 800ad5c:	e7fe      	b.n	800ad5c <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad5e:	f001 fefd 	bl	800cb5c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ad62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d302      	bcc.n	800ad74 <xQueueGenericSend+0xcc>
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	2b02      	cmp	r3, #2
 800ad72:	d129      	bne.n	800adc8 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ad74:	683a      	ldr	r2, [r7, #0]
 800ad76:	68b9      	ldr	r1, [r7, #8]
 800ad78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ad7a:	f000 fc82 	bl	800b682 <prvCopyDataToQueue>
 800ad7e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d010      	beq.n	800adaa <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad8a:	3324      	adds	r3, #36	; 0x24
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f001 f9d7 	bl	800c140 <xTaskRemoveFromEventList>
 800ad92:	4603      	mov	r3, r0
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d013      	beq.n	800adc0 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ad98:	4b3f      	ldr	r3, [pc, #252]	; (800ae98 <xQueueGenericSend+0x1f0>)
 800ad9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad9e:	601a      	str	r2, [r3, #0]
 800ada0:	f3bf 8f4f 	dsb	sy
 800ada4:	f3bf 8f6f 	isb	sy
 800ada8:	e00a      	b.n	800adc0 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800adaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adac:	2b00      	cmp	r3, #0
 800adae:	d007      	beq.n	800adc0 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800adb0:	4b39      	ldr	r3, [pc, #228]	; (800ae98 <xQueueGenericSend+0x1f0>)
 800adb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adb6:	601a      	str	r2, [r3, #0]
 800adb8:	f3bf 8f4f 	dsb	sy
 800adbc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800adc0:	f001 fefa 	bl	800cbb8 <vPortExitCritical>
				return pdPASS;
 800adc4:	2301      	movs	r3, #1
 800adc6:	e063      	b.n	800ae90 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d103      	bne.n	800add6 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800adce:	f001 fef3 	bl	800cbb8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800add2:	2300      	movs	r3, #0
 800add4:	e05c      	b.n	800ae90 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800add6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800add8:	2b00      	cmp	r3, #0
 800adda:	d106      	bne.n	800adea <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800addc:	f107 0314 	add.w	r3, r7, #20
 800ade0:	4618      	mov	r0, r3
 800ade2:	f001 fa0f 	bl	800c204 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ade6:	2301      	movs	r3, #1
 800ade8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800adea:	f001 fee5 	bl	800cbb8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800adee:	f000 ffa5 	bl	800bd3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800adf2:	f001 feb3 	bl	800cb5c <vPortEnterCritical>
 800adf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adf8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800adfc:	b25b      	sxtb	r3, r3
 800adfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae02:	d103      	bne.n	800ae0c <xQueueGenericSend+0x164>
 800ae04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae06:	2200      	movs	r2, #0
 800ae08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae12:	b25b      	sxtb	r3, r3
 800ae14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae18:	d103      	bne.n	800ae22 <xQueueGenericSend+0x17a>
 800ae1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae22:	f001 fec9 	bl	800cbb8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae26:	1d3a      	adds	r2, r7, #4
 800ae28:	f107 0314 	add.w	r3, r7, #20
 800ae2c:	4611      	mov	r1, r2
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f001 f9fe 	bl	800c230 <xTaskCheckForTimeOut>
 800ae34:	4603      	mov	r3, r0
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d124      	bne.n	800ae84 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ae3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae3c:	f000 fd19 	bl	800b872 <prvIsQueueFull>
 800ae40:	4603      	mov	r3, r0
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d018      	beq.n	800ae78 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ae46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae48:	3310      	adds	r3, #16
 800ae4a:	687a      	ldr	r2, [r7, #4]
 800ae4c:	4611      	mov	r1, r2
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f001 f952 	bl	800c0f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ae54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae56:	f000 fca4 	bl	800b7a2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ae5a:	f000 ff7d 	bl	800bd58 <xTaskResumeAll>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	f47f af7c 	bne.w	800ad5e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800ae66:	4b0c      	ldr	r3, [pc, #48]	; (800ae98 <xQueueGenericSend+0x1f0>)
 800ae68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae6c:	601a      	str	r2, [r3, #0]
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	f3bf 8f6f 	isb	sy
 800ae76:	e772      	b.n	800ad5e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ae78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae7a:	f000 fc92 	bl	800b7a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae7e:	f000 ff6b 	bl	800bd58 <xTaskResumeAll>
 800ae82:	e76c      	b.n	800ad5e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ae84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae86:	f000 fc8c 	bl	800b7a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae8a:	f000 ff65 	bl	800bd58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ae8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3738      	adds	r7, #56	; 0x38
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}
 800ae98:	e000ed04 	.word	0xe000ed04

0800ae9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b08e      	sub	sp, #56	; 0x38
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
 800aea8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aeae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d109      	bne.n	800aec8 <xQueueGenericSendFromISR+0x2c>
 800aeb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb8:	f383 8811 	msr	BASEPRI, r3
 800aebc:	f3bf 8f6f 	isb	sy
 800aec0:	f3bf 8f4f 	dsb	sy
 800aec4:	627b      	str	r3, [r7, #36]	; 0x24
 800aec6:	e7fe      	b.n	800aec6 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d103      	bne.n	800aed6 <xQueueGenericSendFromISR+0x3a>
 800aece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d101      	bne.n	800aeda <xQueueGenericSendFromISR+0x3e>
 800aed6:	2301      	movs	r3, #1
 800aed8:	e000      	b.n	800aedc <xQueueGenericSendFromISR+0x40>
 800aeda:	2300      	movs	r3, #0
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d109      	bne.n	800aef4 <xQueueGenericSendFromISR+0x58>
 800aee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee4:	f383 8811 	msr	BASEPRI, r3
 800aee8:	f3bf 8f6f 	isb	sy
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	623b      	str	r3, [r7, #32]
 800aef2:	e7fe      	b.n	800aef2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	2b02      	cmp	r3, #2
 800aef8:	d103      	bne.n	800af02 <xQueueGenericSendFromISR+0x66>
 800aefa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aefc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aefe:	2b01      	cmp	r3, #1
 800af00:	d101      	bne.n	800af06 <xQueueGenericSendFromISR+0x6a>
 800af02:	2301      	movs	r3, #1
 800af04:	e000      	b.n	800af08 <xQueueGenericSendFromISR+0x6c>
 800af06:	2300      	movs	r3, #0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d109      	bne.n	800af20 <xQueueGenericSendFromISR+0x84>
 800af0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af10:	f383 8811 	msr	BASEPRI, r3
 800af14:	f3bf 8f6f 	isb	sy
 800af18:	f3bf 8f4f 	dsb	sy
 800af1c:	61fb      	str	r3, [r7, #28]
 800af1e:	e7fe      	b.n	800af1e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af20:	f001 fef8 	bl	800cd14 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800af24:	f3ef 8211 	mrs	r2, BASEPRI
 800af28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af2c:	f383 8811 	msr	BASEPRI, r3
 800af30:	f3bf 8f6f 	isb	sy
 800af34:	f3bf 8f4f 	dsb	sy
 800af38:	61ba      	str	r2, [r7, #24]
 800af3a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800af3c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af3e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800af40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af48:	429a      	cmp	r2, r3
 800af4a:	d302      	bcc.n	800af52 <xQueueGenericSendFromISR+0xb6>
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	2b02      	cmp	r3, #2
 800af50:	d12c      	bne.n	800afac <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800af52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800af5c:	683a      	ldr	r2, [r7, #0]
 800af5e:	68b9      	ldr	r1, [r7, #8]
 800af60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800af62:	f000 fb8e 	bl	800b682 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800af66:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800af6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af6e:	d112      	bne.n	800af96 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af74:	2b00      	cmp	r3, #0
 800af76:	d016      	beq.n	800afa6 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af7a:	3324      	adds	r3, #36	; 0x24
 800af7c:	4618      	mov	r0, r3
 800af7e:	f001 f8df 	bl	800c140 <xTaskRemoveFromEventList>
 800af82:	4603      	mov	r3, r0
 800af84:	2b00      	cmp	r3, #0
 800af86:	d00e      	beq.n	800afa6 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d00b      	beq.n	800afa6 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2201      	movs	r2, #1
 800af92:	601a      	str	r2, [r3, #0]
 800af94:	e007      	b.n	800afa6 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800af96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800af9a:	3301      	adds	r3, #1
 800af9c:	b2db      	uxtb	r3, r3
 800af9e:	b25a      	sxtb	r2, r3
 800afa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800afa6:	2301      	movs	r3, #1
 800afa8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800afaa:	e001      	b.n	800afb0 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800afac:	2300      	movs	r3, #0
 800afae:	637b      	str	r3, [r7, #52]	; 0x34
 800afb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afb2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800afba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3738      	adds	r7, #56	; 0x38
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b08e      	sub	sp, #56	; 0x38
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800afd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d109      	bne.n	800afec <xQueueGiveFromISR+0x28>
	__asm volatile
 800afd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afdc:	f383 8811 	msr	BASEPRI, r3
 800afe0:	f3bf 8f6f 	isb	sy
 800afe4:	f3bf 8f4f 	dsb	sy
 800afe8:	623b      	str	r3, [r7, #32]
 800afea:	e7fe      	b.n	800afea <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800afec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d009      	beq.n	800b008 <xQueueGiveFromISR+0x44>
 800aff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff8:	f383 8811 	msr	BASEPRI, r3
 800affc:	f3bf 8f6f 	isb	sy
 800b000:	f3bf 8f4f 	dsb	sy
 800b004:	61fb      	str	r3, [r7, #28]
 800b006:	e7fe      	b.n	800b006 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d103      	bne.n	800b018 <xQueueGiveFromISR+0x54>
 800b010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b012:	689b      	ldr	r3, [r3, #8]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d101      	bne.n	800b01c <xQueueGiveFromISR+0x58>
 800b018:	2301      	movs	r3, #1
 800b01a:	e000      	b.n	800b01e <xQueueGiveFromISR+0x5a>
 800b01c:	2300      	movs	r3, #0
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d109      	bne.n	800b036 <xQueueGiveFromISR+0x72>
 800b022:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b026:	f383 8811 	msr	BASEPRI, r3
 800b02a:	f3bf 8f6f 	isb	sy
 800b02e:	f3bf 8f4f 	dsb	sy
 800b032:	61bb      	str	r3, [r7, #24]
 800b034:	e7fe      	b.n	800b034 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b036:	f001 fe6d 	bl	800cd14 <vPortValidateInterruptPriority>
	__asm volatile
 800b03a:	f3ef 8211 	mrs	r2, BASEPRI
 800b03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b042:	f383 8811 	msr	BASEPRI, r3
 800b046:	f3bf 8f6f 	isb	sy
 800b04a:	f3bf 8f4f 	dsb	sy
 800b04e:	617a      	str	r2, [r7, #20]
 800b050:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b052:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b054:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b05a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b05c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b05e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b060:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b062:	429a      	cmp	r2, r3
 800b064:	d22b      	bcs.n	800b0be <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b068:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b06c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b072:	1c5a      	adds	r2, r3, #1
 800b074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b076:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b078:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b07c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b080:	d112      	bne.n	800b0a8 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b086:	2b00      	cmp	r3, #0
 800b088:	d016      	beq.n	800b0b8 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b08a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b08c:	3324      	adds	r3, #36	; 0x24
 800b08e:	4618      	mov	r0, r3
 800b090:	f001 f856 	bl	800c140 <xTaskRemoveFromEventList>
 800b094:	4603      	mov	r3, r0
 800b096:	2b00      	cmp	r3, #0
 800b098:	d00e      	beq.n	800b0b8 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d00b      	beq.n	800b0b8 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b0a0:	683b      	ldr	r3, [r7, #0]
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	601a      	str	r2, [r3, #0]
 800b0a6:	e007      	b.n	800b0b8 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b0a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b0ac:	3301      	adds	r3, #1
 800b0ae:	b2db      	uxtb	r3, r3
 800b0b0:	b25a      	sxtb	r2, r3
 800b0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	637b      	str	r3, [r7, #52]	; 0x34
 800b0bc:	e001      	b.n	800b0c2 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	637b      	str	r3, [r7, #52]	; 0x34
 800b0c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0c4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b0cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3738      	adds	r7, #56	; 0x38
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}
	...

0800b0d8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b08c      	sub	sp, #48	; 0x30
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	60f8      	str	r0, [r7, #12]
 800b0e0:	60b9      	str	r1, [r7, #8]
 800b0e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d109      	bne.n	800b106 <xQueueReceive+0x2e>
	__asm volatile
 800b0f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0f6:	f383 8811 	msr	BASEPRI, r3
 800b0fa:	f3bf 8f6f 	isb	sy
 800b0fe:	f3bf 8f4f 	dsb	sy
 800b102:	623b      	str	r3, [r7, #32]
 800b104:	e7fe      	b.n	800b104 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d103      	bne.n	800b114 <xQueueReceive+0x3c>
 800b10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b10e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b110:	2b00      	cmp	r3, #0
 800b112:	d101      	bne.n	800b118 <xQueueReceive+0x40>
 800b114:	2301      	movs	r3, #1
 800b116:	e000      	b.n	800b11a <xQueueReceive+0x42>
 800b118:	2300      	movs	r3, #0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d109      	bne.n	800b132 <xQueueReceive+0x5a>
 800b11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b122:	f383 8811 	msr	BASEPRI, r3
 800b126:	f3bf 8f6f 	isb	sy
 800b12a:	f3bf 8f4f 	dsb	sy
 800b12e:	61fb      	str	r3, [r7, #28]
 800b130:	e7fe      	b.n	800b130 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b132:	f001 f9bb 	bl	800c4ac <xTaskGetSchedulerState>
 800b136:	4603      	mov	r3, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d102      	bne.n	800b142 <xQueueReceive+0x6a>
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d101      	bne.n	800b146 <xQueueReceive+0x6e>
 800b142:	2301      	movs	r3, #1
 800b144:	e000      	b.n	800b148 <xQueueReceive+0x70>
 800b146:	2300      	movs	r3, #0
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d109      	bne.n	800b160 <xQueueReceive+0x88>
 800b14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b150:	f383 8811 	msr	BASEPRI, r3
 800b154:	f3bf 8f6f 	isb	sy
 800b158:	f3bf 8f4f 	dsb	sy
 800b15c:	61bb      	str	r3, [r7, #24]
 800b15e:	e7fe      	b.n	800b15e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b160:	f001 fcfc 	bl	800cb5c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b168:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d01f      	beq.n	800b1b0 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b170:	68b9      	ldr	r1, [r7, #8]
 800b172:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b174:	f000 faef 	bl	800b756 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b17a:	1e5a      	subs	r2, r3, #1
 800b17c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b17e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b182:	691b      	ldr	r3, [r3, #16]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d00f      	beq.n	800b1a8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b18a:	3310      	adds	r3, #16
 800b18c:	4618      	mov	r0, r3
 800b18e:	f000 ffd7 	bl	800c140 <xTaskRemoveFromEventList>
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d007      	beq.n	800b1a8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b198:	4b3c      	ldr	r3, [pc, #240]	; (800b28c <xQueueReceive+0x1b4>)
 800b19a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b19e:	601a      	str	r2, [r3, #0]
 800b1a0:	f3bf 8f4f 	dsb	sy
 800b1a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b1a8:	f001 fd06 	bl	800cbb8 <vPortExitCritical>
				return pdPASS;
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	e069      	b.n	800b284 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d103      	bne.n	800b1be <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b1b6:	f001 fcff 	bl	800cbb8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	e062      	b.n	800b284 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b1be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d106      	bne.n	800b1d2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b1c4:	f107 0310 	add.w	r3, r7, #16
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f001 f81b 	bl	800c204 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b1d2:	f001 fcf1 	bl	800cbb8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b1d6:	f000 fdb1 	bl	800bd3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b1da:	f001 fcbf 	bl	800cb5c <vPortEnterCritical>
 800b1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b1e4:	b25b      	sxtb	r3, r3
 800b1e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1ea:	d103      	bne.n	800b1f4 <xQueueReceive+0x11c>
 800b1ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b1fa:	b25b      	sxtb	r3, r3
 800b1fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b200:	d103      	bne.n	800b20a <xQueueReceive+0x132>
 800b202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b204:	2200      	movs	r2, #0
 800b206:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b20a:	f001 fcd5 	bl	800cbb8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b20e:	1d3a      	adds	r2, r7, #4
 800b210:	f107 0310 	add.w	r3, r7, #16
 800b214:	4611      	mov	r1, r2
 800b216:	4618      	mov	r0, r3
 800b218:	f001 f80a 	bl	800c230 <xTaskCheckForTimeOut>
 800b21c:	4603      	mov	r3, r0
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d123      	bne.n	800b26a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b222:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b224:	f000 fb0f 	bl	800b846 <prvIsQueueEmpty>
 800b228:	4603      	mov	r3, r0
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d017      	beq.n	800b25e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b22e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b230:	3324      	adds	r3, #36	; 0x24
 800b232:	687a      	ldr	r2, [r7, #4]
 800b234:	4611      	mov	r1, r2
 800b236:	4618      	mov	r0, r3
 800b238:	f000 ff5e 	bl	800c0f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b23c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b23e:	f000 fab0 	bl	800b7a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b242:	f000 fd89 	bl	800bd58 <xTaskResumeAll>
 800b246:	4603      	mov	r3, r0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d189      	bne.n	800b160 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800b24c:	4b0f      	ldr	r3, [pc, #60]	; (800b28c <xQueueReceive+0x1b4>)
 800b24e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b252:	601a      	str	r2, [r3, #0]
 800b254:	f3bf 8f4f 	dsb	sy
 800b258:	f3bf 8f6f 	isb	sy
 800b25c:	e780      	b.n	800b160 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b25e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b260:	f000 fa9f 	bl	800b7a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b264:	f000 fd78 	bl	800bd58 <xTaskResumeAll>
 800b268:	e77a      	b.n	800b160 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b26a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b26c:	f000 fa99 	bl	800b7a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b270:	f000 fd72 	bl	800bd58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b274:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b276:	f000 fae6 	bl	800b846 <prvIsQueueEmpty>
 800b27a:	4603      	mov	r3, r0
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	f43f af6f 	beq.w	800b160 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b282:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b284:	4618      	mov	r0, r3
 800b286:	3730      	adds	r7, #48	; 0x30
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}
 800b28c:	e000ed04 	.word	0xe000ed04

0800b290 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b08e      	sub	sp, #56	; 0x38
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b29a:	2300      	movs	r3, #0
 800b29c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b2a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d109      	bne.n	800b2c0 <xQueueSemaphoreTake+0x30>
 800b2ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b0:	f383 8811 	msr	BASEPRI, r3
 800b2b4:	f3bf 8f6f 	isb	sy
 800b2b8:	f3bf 8f4f 	dsb	sy
 800b2bc:	623b      	str	r3, [r7, #32]
 800b2be:	e7fe      	b.n	800b2be <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b2c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d009      	beq.n	800b2dc <xQueueSemaphoreTake+0x4c>
 800b2c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2cc:	f383 8811 	msr	BASEPRI, r3
 800b2d0:	f3bf 8f6f 	isb	sy
 800b2d4:	f3bf 8f4f 	dsb	sy
 800b2d8:	61fb      	str	r3, [r7, #28]
 800b2da:	e7fe      	b.n	800b2da <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b2dc:	f001 f8e6 	bl	800c4ac <xTaskGetSchedulerState>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d102      	bne.n	800b2ec <xQueueSemaphoreTake+0x5c>
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d101      	bne.n	800b2f0 <xQueueSemaphoreTake+0x60>
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	e000      	b.n	800b2f2 <xQueueSemaphoreTake+0x62>
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d109      	bne.n	800b30a <xQueueSemaphoreTake+0x7a>
 800b2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2fa:	f383 8811 	msr	BASEPRI, r3
 800b2fe:	f3bf 8f6f 	isb	sy
 800b302:	f3bf 8f4f 	dsb	sy
 800b306:	61bb      	str	r3, [r7, #24]
 800b308:	e7fe      	b.n	800b308 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b30a:	f001 fc27 	bl	800cb5c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b30e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b312:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b316:	2b00      	cmp	r3, #0
 800b318:	d024      	beq.n	800b364 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b31a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b31c:	1e5a      	subs	r2, r3, #1
 800b31e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b320:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d104      	bne.n	800b334 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b32a:	f001 fa79 	bl	800c820 <pvTaskIncrementMutexHeldCount>
 800b32e:	4602      	mov	r2, r0
 800b330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b332:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b336:	691b      	ldr	r3, [r3, #16]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d00f      	beq.n	800b35c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b33e:	3310      	adds	r3, #16
 800b340:	4618      	mov	r0, r3
 800b342:	f000 fefd 	bl	800c140 <xTaskRemoveFromEventList>
 800b346:	4603      	mov	r3, r0
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d007      	beq.n	800b35c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b34c:	4b53      	ldr	r3, [pc, #332]	; (800b49c <xQueueSemaphoreTake+0x20c>)
 800b34e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b352:	601a      	str	r2, [r3, #0]
 800b354:	f3bf 8f4f 	dsb	sy
 800b358:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b35c:	f001 fc2c 	bl	800cbb8 <vPortExitCritical>
				return pdPASS;
 800b360:	2301      	movs	r3, #1
 800b362:	e096      	b.n	800b492 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d110      	bne.n	800b38c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b36a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d009      	beq.n	800b384 <xQueueSemaphoreTake+0xf4>
 800b370:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b374:	f383 8811 	msr	BASEPRI, r3
 800b378:	f3bf 8f6f 	isb	sy
 800b37c:	f3bf 8f4f 	dsb	sy
 800b380:	617b      	str	r3, [r7, #20]
 800b382:	e7fe      	b.n	800b382 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b384:	f001 fc18 	bl	800cbb8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b388:	2300      	movs	r3, #0
 800b38a:	e082      	b.n	800b492 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b38c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d106      	bne.n	800b3a0 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b392:	f107 030c 	add.w	r3, r7, #12
 800b396:	4618      	mov	r0, r3
 800b398:	f000 ff34 	bl	800c204 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b39c:	2301      	movs	r3, #1
 800b39e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b3a0:	f001 fc0a 	bl	800cbb8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b3a4:	f000 fcca 	bl	800bd3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b3a8:	f001 fbd8 	bl	800cb5c <vPortEnterCritical>
 800b3ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b3b2:	b25b      	sxtb	r3, r3
 800b3b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3b8:	d103      	bne.n	800b3c2 <xQueueSemaphoreTake+0x132>
 800b3ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3bc:	2200      	movs	r2, #0
 800b3be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b3c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b3c8:	b25b      	sxtb	r3, r3
 800b3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3ce:	d103      	bne.n	800b3d8 <xQueueSemaphoreTake+0x148>
 800b3d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b3d8:	f001 fbee 	bl	800cbb8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b3dc:	463a      	mov	r2, r7
 800b3de:	f107 030c 	add.w	r3, r7, #12
 800b3e2:	4611      	mov	r1, r2
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f000 ff23 	bl	800c230 <xTaskCheckForTimeOut>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d132      	bne.n	800b456 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b3f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b3f2:	f000 fa28 	bl	800b846 <prvIsQueueEmpty>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d026      	beq.n	800b44a <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b3fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d109      	bne.n	800b418 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800b404:	f001 fbaa 	bl	800cb5c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b40a:	689b      	ldr	r3, [r3, #8]
 800b40c:	4618      	mov	r0, r3
 800b40e:	f001 f86b 	bl	800c4e8 <xTaskPriorityInherit>
 800b412:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b414:	f001 fbd0 	bl	800cbb8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b41a:	3324      	adds	r3, #36	; 0x24
 800b41c:	683a      	ldr	r2, [r7, #0]
 800b41e:	4611      	mov	r1, r2
 800b420:	4618      	mov	r0, r3
 800b422:	f000 fe69 	bl	800c0f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b426:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b428:	f000 f9bb 	bl	800b7a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b42c:	f000 fc94 	bl	800bd58 <xTaskResumeAll>
 800b430:	4603      	mov	r3, r0
 800b432:	2b00      	cmp	r3, #0
 800b434:	f47f af69 	bne.w	800b30a <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800b438:	4b18      	ldr	r3, [pc, #96]	; (800b49c <xQueueSemaphoreTake+0x20c>)
 800b43a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b43e:	601a      	str	r2, [r3, #0]
 800b440:	f3bf 8f4f 	dsb	sy
 800b444:	f3bf 8f6f 	isb	sy
 800b448:	e75f      	b.n	800b30a <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b44a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b44c:	f000 f9a9 	bl	800b7a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b450:	f000 fc82 	bl	800bd58 <xTaskResumeAll>
 800b454:	e759      	b.n	800b30a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b456:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b458:	f000 f9a3 	bl	800b7a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b45c:	f000 fc7c 	bl	800bd58 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b460:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b462:	f000 f9f0 	bl	800b846 <prvIsQueueEmpty>
 800b466:	4603      	mov	r3, r0
 800b468:	2b00      	cmp	r3, #0
 800b46a:	f43f af4e 	beq.w	800b30a <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b46e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00d      	beq.n	800b490 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800b474:	f001 fb72 	bl	800cb5c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b478:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b47a:	f000 f8ea 	bl	800b652 <prvGetDisinheritPriorityAfterTimeout>
 800b47e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b482:	689b      	ldr	r3, [r3, #8]
 800b484:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b486:	4618      	mov	r0, r3
 800b488:	f001 f932 	bl	800c6f0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b48c:	f001 fb94 	bl	800cbb8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b490:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b492:	4618      	mov	r0, r3
 800b494:	3738      	adds	r7, #56	; 0x38
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}
 800b49a:	bf00      	nop
 800b49c:	e000ed04 	.word	0xe000ed04

0800b4a0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b08e      	sub	sp, #56	; 0x38
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b4b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d109      	bne.n	800b4ca <xQueueReceiveFromISR+0x2a>
 800b4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ba:	f383 8811 	msr	BASEPRI, r3
 800b4be:	f3bf 8f6f 	isb	sy
 800b4c2:	f3bf 8f4f 	dsb	sy
 800b4c6:	623b      	str	r3, [r7, #32]
 800b4c8:	e7fe      	b.n	800b4c8 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d103      	bne.n	800b4d8 <xQueueReceiveFromISR+0x38>
 800b4d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d101      	bne.n	800b4dc <xQueueReceiveFromISR+0x3c>
 800b4d8:	2301      	movs	r3, #1
 800b4da:	e000      	b.n	800b4de <xQueueReceiveFromISR+0x3e>
 800b4dc:	2300      	movs	r3, #0
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d109      	bne.n	800b4f6 <xQueueReceiveFromISR+0x56>
 800b4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e6:	f383 8811 	msr	BASEPRI, r3
 800b4ea:	f3bf 8f6f 	isb	sy
 800b4ee:	f3bf 8f4f 	dsb	sy
 800b4f2:	61fb      	str	r3, [r7, #28]
 800b4f4:	e7fe      	b.n	800b4f4 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b4f6:	f001 fc0d 	bl	800cd14 <vPortValidateInterruptPriority>
	__asm volatile
 800b4fa:	f3ef 8211 	mrs	r2, BASEPRI
 800b4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b502:	f383 8811 	msr	BASEPRI, r3
 800b506:	f3bf 8f6f 	isb	sy
 800b50a:	f3bf 8f4f 	dsb	sy
 800b50e:	61ba      	str	r2, [r7, #24]
 800b510:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b512:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b514:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b51a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d02f      	beq.n	800b582 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b524:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b528:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b52c:	68b9      	ldr	r1, [r7, #8]
 800b52e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b530:	f000 f911 	bl	800b756 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b536:	1e5a      	subs	r2, r3, #1
 800b538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b53a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b53c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b540:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b544:	d112      	bne.n	800b56c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b548:	691b      	ldr	r3, [r3, #16]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d016      	beq.n	800b57c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b54e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b550:	3310      	adds	r3, #16
 800b552:	4618      	mov	r0, r3
 800b554:	f000 fdf4 	bl	800c140 <xTaskRemoveFromEventList>
 800b558:	4603      	mov	r3, r0
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d00e      	beq.n	800b57c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d00b      	beq.n	800b57c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2201      	movs	r2, #1
 800b568:	601a      	str	r2, [r3, #0]
 800b56a:	e007      	b.n	800b57c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b56c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b570:	3301      	adds	r3, #1
 800b572:	b2db      	uxtb	r3, r3
 800b574:	b25a      	sxtb	r2, r3
 800b576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b57c:	2301      	movs	r3, #1
 800b57e:	637b      	str	r3, [r7, #52]	; 0x34
 800b580:	e001      	b.n	800b586 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800b582:	2300      	movs	r3, #0
 800b584:	637b      	str	r3, [r7, #52]	; 0x34
 800b586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b588:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b58a:	693b      	ldr	r3, [r7, #16]
 800b58c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b592:	4618      	mov	r0, r3
 800b594:	3738      	adds	r7, #56	; 0x38
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}

0800b59a <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800b59a:	b580      	push	{r7, lr}
 800b59c:	b084      	sub	sp, #16
 800b59e:	af00      	add	r7, sp, #0
 800b5a0:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d109      	bne.n	800b5bc <uxQueueMessagesWaiting+0x22>
	__asm volatile
 800b5a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ac:	f383 8811 	msr	BASEPRI, r3
 800b5b0:	f3bf 8f6f 	isb	sy
 800b5b4:	f3bf 8f4f 	dsb	sy
 800b5b8:	60bb      	str	r3, [r7, #8]
 800b5ba:	e7fe      	b.n	800b5ba <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 800b5bc:	f001 face 	bl	800cb5c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5c4:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800b5c6:	f001 faf7 	bl	800cbb8 <vPortExitCritical>

	return uxReturn;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3710      	adds	r7, #16
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b087      	sub	sp, #28
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d109      	bne.n	800b5fa <uxQueueMessagesWaitingFromISR+0x26>
 800b5e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ea:	f383 8811 	msr	BASEPRI, r3
 800b5ee:	f3bf 8f6f 	isb	sy
 800b5f2:	f3bf 8f4f 	dsb	sy
 800b5f6:	60fb      	str	r3, [r7, #12]
 800b5f8:	e7fe      	b.n	800b5f8 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
 800b5fa:	697b      	ldr	r3, [r7, #20]
 800b5fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5fe:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800b600:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b602:	4618      	mov	r0, r3
 800b604:	371c      	adds	r7, #28
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr

0800b60e <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800b60e:	b580      	push	{r7, lr}
 800b610:	b084      	sub	sp, #16
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d109      	bne.n	800b634 <vQueueDelete+0x26>
 800b620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b624:	f383 8811 	msr	BASEPRI, r3
 800b628:	f3bf 8f6f 	isb	sy
 800b62c:	f3bf 8f4f 	dsb	sy
 800b630:	60bb      	str	r3, [r7, #8]
 800b632:	e7fe      	b.n	800b632 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800b634:	68f8      	ldr	r0, [r7, #12]
 800b636:	f000 f935 	bl	800b8a4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b640:	2b00      	cmp	r3, #0
 800b642:	d102      	bne.n	800b64a <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 800b644:	68f8      	ldr	r0, [r7, #12]
 800b646:	f001 fc65 	bl	800cf14 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800b64a:	bf00      	nop
 800b64c:	3710      	adds	r7, #16
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}

0800b652 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b652:	b480      	push	{r7}
 800b654:	b085      	sub	sp, #20
 800b656:	af00      	add	r7, sp, #0
 800b658:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d006      	beq.n	800b670 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	f1c3 0307 	rsb	r3, r3, #7
 800b66c:	60fb      	str	r3, [r7, #12]
 800b66e:	e001      	b.n	800b674 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b670:	2300      	movs	r3, #0
 800b672:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b674:	68fb      	ldr	r3, [r7, #12]
	}
 800b676:	4618      	mov	r0, r3
 800b678:	3714      	adds	r7, #20
 800b67a:	46bd      	mov	sp, r7
 800b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b680:	4770      	bx	lr

0800b682 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b682:	b580      	push	{r7, lr}
 800b684:	b086      	sub	sp, #24
 800b686:	af00      	add	r7, sp, #0
 800b688:	60f8      	str	r0, [r7, #12]
 800b68a:	60b9      	str	r1, [r7, #8]
 800b68c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b68e:	2300      	movs	r3, #0
 800b690:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b696:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d10d      	bne.n	800b6bc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d14d      	bne.n	800b744 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	689b      	ldr	r3, [r3, #8]
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f000 ff9b 	bl	800c5e8 <xTaskPriorityDisinherit>
 800b6b2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	609a      	str	r2, [r3, #8]
 800b6ba:	e043      	b.n	800b744 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d119      	bne.n	800b6f6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	6858      	ldr	r0, [r3, #4]
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ca:	461a      	mov	r2, r3
 800b6cc:	68b9      	ldr	r1, [r7, #8]
 800b6ce:	f00d fdf4 	bl	80192ba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	685a      	ldr	r2, [r3, #4]
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6da:	441a      	add	r2, r3
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	685a      	ldr	r2, [r3, #4]
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	689b      	ldr	r3, [r3, #8]
 800b6e8:	429a      	cmp	r2, r3
 800b6ea:	d32b      	bcc.n	800b744 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	681a      	ldr	r2, [r3, #0]
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	605a      	str	r2, [r3, #4]
 800b6f4:	e026      	b.n	800b744 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	68d8      	ldr	r0, [r3, #12]
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6fe:	461a      	mov	r2, r3
 800b700:	68b9      	ldr	r1, [r7, #8]
 800b702:	f00d fdda 	bl	80192ba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	68da      	ldr	r2, [r3, #12]
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b70e:	425b      	negs	r3, r3
 800b710:	441a      	add	r2, r3
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	68da      	ldr	r2, [r3, #12]
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d207      	bcs.n	800b732 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	689a      	ldr	r2, [r3, #8]
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b72a:	425b      	negs	r3, r3
 800b72c:	441a      	add	r2, r3
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2b02      	cmp	r3, #2
 800b736:	d105      	bne.n	800b744 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b738:	693b      	ldr	r3, [r7, #16]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d002      	beq.n	800b744 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	3b01      	subs	r3, #1
 800b742:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b744:	693b      	ldr	r3, [r7, #16]
 800b746:	1c5a      	adds	r2, r3, #1
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b74c:	697b      	ldr	r3, [r7, #20]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3718      	adds	r7, #24
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}

0800b756 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b756:	b580      	push	{r7, lr}
 800b758:	b082      	sub	sp, #8
 800b75a:	af00      	add	r7, sp, #0
 800b75c:	6078      	str	r0, [r7, #4]
 800b75e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b764:	2b00      	cmp	r3, #0
 800b766:	d018      	beq.n	800b79a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	68da      	ldr	r2, [r3, #12]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b770:	441a      	add	r2, r3
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	68da      	ldr	r2, [r3, #12]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	689b      	ldr	r3, [r3, #8]
 800b77e:	429a      	cmp	r2, r3
 800b780:	d303      	bcc.n	800b78a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681a      	ldr	r2, [r3, #0]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	68d9      	ldr	r1, [r3, #12]
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b792:	461a      	mov	r2, r3
 800b794:	6838      	ldr	r0, [r7, #0]
 800b796:	f00d fd90 	bl	80192ba <memcpy>
	}
}
 800b79a:	bf00      	nop
 800b79c:	3708      	adds	r7, #8
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b084      	sub	sp, #16
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b7aa:	f001 f9d7 	bl	800cb5c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b7b4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b7b6:	e011      	b.n	800b7dc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d012      	beq.n	800b7e6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	3324      	adds	r3, #36	; 0x24
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	f000 fcbb 	bl	800c140 <xTaskRemoveFromEventList>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d001      	beq.n	800b7d4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b7d0:	f000 fd8e 	bl	800c2f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b7d4:	7bfb      	ldrb	r3, [r7, #15]
 800b7d6:	3b01      	subs	r3, #1
 800b7d8:	b2db      	uxtb	r3, r3
 800b7da:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b7dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	dce9      	bgt.n	800b7b8 <prvUnlockQueue+0x16>
 800b7e4:	e000      	b.n	800b7e8 <prvUnlockQueue+0x46>
					break;
 800b7e6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	22ff      	movs	r2, #255	; 0xff
 800b7ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b7f0:	f001 f9e2 	bl	800cbb8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b7f4:	f001 f9b2 	bl	800cb5c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b7fe:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b800:	e011      	b.n	800b826 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	691b      	ldr	r3, [r3, #16]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d012      	beq.n	800b830 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	3310      	adds	r3, #16
 800b80e:	4618      	mov	r0, r3
 800b810:	f000 fc96 	bl	800c140 <xTaskRemoveFromEventList>
 800b814:	4603      	mov	r3, r0
 800b816:	2b00      	cmp	r3, #0
 800b818:	d001      	beq.n	800b81e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b81a:	f000 fd69 	bl	800c2f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b81e:	7bbb      	ldrb	r3, [r7, #14]
 800b820:	3b01      	subs	r3, #1
 800b822:	b2db      	uxtb	r3, r3
 800b824:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b826:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	dce9      	bgt.n	800b802 <prvUnlockQueue+0x60>
 800b82e:	e000      	b.n	800b832 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b830:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	22ff      	movs	r2, #255	; 0xff
 800b836:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b83a:	f001 f9bd 	bl	800cbb8 <vPortExitCritical>
}
 800b83e:	bf00      	nop
 800b840:	3710      	adds	r7, #16
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}

0800b846 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b846:	b580      	push	{r7, lr}
 800b848:	b084      	sub	sp, #16
 800b84a:	af00      	add	r7, sp, #0
 800b84c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b84e:	f001 f985 	bl	800cb5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b856:	2b00      	cmp	r3, #0
 800b858:	d102      	bne.n	800b860 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b85a:	2301      	movs	r3, #1
 800b85c:	60fb      	str	r3, [r7, #12]
 800b85e:	e001      	b.n	800b864 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b860:	2300      	movs	r3, #0
 800b862:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b864:	f001 f9a8 	bl	800cbb8 <vPortExitCritical>

	return xReturn;
 800b868:	68fb      	ldr	r3, [r7, #12]
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	3710      	adds	r7, #16
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}

0800b872 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b872:	b580      	push	{r7, lr}
 800b874:	b084      	sub	sp, #16
 800b876:	af00      	add	r7, sp, #0
 800b878:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b87a:	f001 f96f 	bl	800cb5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b886:	429a      	cmp	r2, r3
 800b888:	d102      	bne.n	800b890 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b88a:	2301      	movs	r3, #1
 800b88c:	60fb      	str	r3, [r7, #12]
 800b88e:	e001      	b.n	800b894 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b890:	2300      	movs	r3, #0
 800b892:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b894:	f001 f990 	bl	800cbb8 <vPortExitCritical>

	return xReturn;
 800b898:	68fb      	ldr	r3, [r7, #12]
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3710      	adds	r7, #16
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}
	...

0800b8a4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b085      	sub	sp, #20
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	60fb      	str	r3, [r7, #12]
 800b8b0:	e016      	b.n	800b8e0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b8b2:	4a10      	ldr	r2, [pc, #64]	; (800b8f4 <vQueueUnregisterQueue+0x50>)
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	00db      	lsls	r3, r3, #3
 800b8b8:	4413      	add	r3, r2
 800b8ba:	685b      	ldr	r3, [r3, #4]
 800b8bc:	687a      	ldr	r2, [r7, #4]
 800b8be:	429a      	cmp	r2, r3
 800b8c0:	d10b      	bne.n	800b8da <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b8c2:	4a0c      	ldr	r2, [pc, #48]	; (800b8f4 <vQueueUnregisterQueue+0x50>)
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	2100      	movs	r1, #0
 800b8c8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b8cc:	4a09      	ldr	r2, [pc, #36]	; (800b8f4 <vQueueUnregisterQueue+0x50>)
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	00db      	lsls	r3, r3, #3
 800b8d2:	4413      	add	r3, r2
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	605a      	str	r2, [r3, #4]
				break;
 800b8d8:	e005      	b.n	800b8e6 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	60fb      	str	r3, [r7, #12]
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	2b07      	cmp	r3, #7
 800b8e4:	d9e5      	bls.n	800b8b2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b8e6:	bf00      	nop
 800b8e8:	3714      	adds	r7, #20
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr
 800b8f2:	bf00      	nop
 800b8f4:	2000d0c8 	.word	0x2000d0c8

0800b8f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b08e      	sub	sp, #56	; 0x38
 800b8fc:	af04      	add	r7, sp, #16
 800b8fe:	60f8      	str	r0, [r7, #12]
 800b900:	60b9      	str	r1, [r7, #8]
 800b902:	607a      	str	r2, [r7, #4]
 800b904:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d109      	bne.n	800b920 <xTaskCreateStatic+0x28>
 800b90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b910:	f383 8811 	msr	BASEPRI, r3
 800b914:	f3bf 8f6f 	isb	sy
 800b918:	f3bf 8f4f 	dsb	sy
 800b91c:	623b      	str	r3, [r7, #32]
 800b91e:	e7fe      	b.n	800b91e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800b920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b922:	2b00      	cmp	r3, #0
 800b924:	d109      	bne.n	800b93a <xTaskCreateStatic+0x42>
 800b926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b92a:	f383 8811 	msr	BASEPRI, r3
 800b92e:	f3bf 8f6f 	isb	sy
 800b932:	f3bf 8f4f 	dsb	sy
 800b936:	61fb      	str	r3, [r7, #28]
 800b938:	e7fe      	b.n	800b938 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b93a:	2354      	movs	r3, #84	; 0x54
 800b93c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b93e:	693b      	ldr	r3, [r7, #16]
 800b940:	2b54      	cmp	r3, #84	; 0x54
 800b942:	d009      	beq.n	800b958 <xTaskCreateStatic+0x60>
 800b944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b948:	f383 8811 	msr	BASEPRI, r3
 800b94c:	f3bf 8f6f 	isb	sy
 800b950:	f3bf 8f4f 	dsb	sy
 800b954:	61bb      	str	r3, [r7, #24]
 800b956:	e7fe      	b.n	800b956 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b958:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b95a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d01e      	beq.n	800b99e <xTaskCreateStatic+0xa6>
 800b960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b962:	2b00      	cmp	r3, #0
 800b964:	d01b      	beq.n	800b99e <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b968:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b96c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b96e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b972:	2202      	movs	r2, #2
 800b974:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b978:	2300      	movs	r3, #0
 800b97a:	9303      	str	r3, [sp, #12]
 800b97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b97e:	9302      	str	r3, [sp, #8]
 800b980:	f107 0314 	add.w	r3, r7, #20
 800b984:	9301      	str	r3, [sp, #4]
 800b986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b988:	9300      	str	r3, [sp, #0]
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	687a      	ldr	r2, [r7, #4]
 800b98e:	68b9      	ldr	r1, [r7, #8]
 800b990:	68f8      	ldr	r0, [r7, #12]
 800b992:	f000 f850 	bl	800ba36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b996:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b998:	f000 f8d4 	bl	800bb44 <prvAddNewTaskToReadyList>
 800b99c:	e001      	b.n	800b9a2 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b9a2:	697b      	ldr	r3, [r7, #20]
	}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3728      	adds	r7, #40	; 0x28
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}

0800b9ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b08c      	sub	sp, #48	; 0x30
 800b9b0:	af04      	add	r7, sp, #16
 800b9b2:	60f8      	str	r0, [r7, #12]
 800b9b4:	60b9      	str	r1, [r7, #8]
 800b9b6:	603b      	str	r3, [r7, #0]
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b9bc:	88fb      	ldrh	r3, [r7, #6]
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f001 f9e5 	bl	800cd90 <pvPortMalloc>
 800b9c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b9c8:	697b      	ldr	r3, [r7, #20]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d00e      	beq.n	800b9ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b9ce:	2054      	movs	r0, #84	; 0x54
 800b9d0:	f001 f9de 	bl	800cd90 <pvPortMalloc>
 800b9d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b9d6:	69fb      	ldr	r3, [r7, #28]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d003      	beq.n	800b9e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b9dc:	69fb      	ldr	r3, [r7, #28]
 800b9de:	697a      	ldr	r2, [r7, #20]
 800b9e0:	631a      	str	r2, [r3, #48]	; 0x30
 800b9e2:	e005      	b.n	800b9f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b9e4:	6978      	ldr	r0, [r7, #20]
 800b9e6:	f001 fa95 	bl	800cf14 <vPortFree>
 800b9ea:	e001      	b.n	800b9f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b9f0:	69fb      	ldr	r3, [r7, #28]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d017      	beq.n	800ba26 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b9f6:	69fb      	ldr	r3, [r7, #28]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b9fe:	88fa      	ldrh	r2, [r7, #6]
 800ba00:	2300      	movs	r3, #0
 800ba02:	9303      	str	r3, [sp, #12]
 800ba04:	69fb      	ldr	r3, [r7, #28]
 800ba06:	9302      	str	r3, [sp, #8]
 800ba08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba0a:	9301      	str	r3, [sp, #4]
 800ba0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba0e:	9300      	str	r3, [sp, #0]
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	68b9      	ldr	r1, [r7, #8]
 800ba14:	68f8      	ldr	r0, [r7, #12]
 800ba16:	f000 f80e 	bl	800ba36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ba1a:	69f8      	ldr	r0, [r7, #28]
 800ba1c:	f000 f892 	bl	800bb44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ba20:	2301      	movs	r3, #1
 800ba22:	61bb      	str	r3, [r7, #24]
 800ba24:	e002      	b.n	800ba2c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ba26:	f04f 33ff 	mov.w	r3, #4294967295
 800ba2a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ba2c:	69bb      	ldr	r3, [r7, #24]
	}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3720      	adds	r7, #32
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}

0800ba36 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ba36:	b580      	push	{r7, lr}
 800ba38:	b088      	sub	sp, #32
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	60f8      	str	r0, [r7, #12]
 800ba3e:	60b9      	str	r1, [r7, #8]
 800ba40:	607a      	str	r2, [r7, #4]
 800ba42:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ba44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ba48:	6879      	ldr	r1, [r7, #4]
 800ba4a:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800ba4e:	440b      	add	r3, r1
 800ba50:	009b      	lsls	r3, r3, #2
 800ba52:	4413      	add	r3, r2
 800ba54:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ba56:	69bb      	ldr	r3, [r7, #24]
 800ba58:	f023 0307 	bic.w	r3, r3, #7
 800ba5c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ba5e:	69bb      	ldr	r3, [r7, #24]
 800ba60:	f003 0307 	and.w	r3, r3, #7
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d009      	beq.n	800ba7c <prvInitialiseNewTask+0x46>
 800ba68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba6c:	f383 8811 	msr	BASEPRI, r3
 800ba70:	f3bf 8f6f 	isb	sy
 800ba74:	f3bf 8f4f 	dsb	sy
 800ba78:	617b      	str	r3, [r7, #20]
 800ba7a:	e7fe      	b.n	800ba7a <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ba7c:	68bb      	ldr	r3, [r7, #8]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d01f      	beq.n	800bac2 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba82:	2300      	movs	r3, #0
 800ba84:	61fb      	str	r3, [r7, #28]
 800ba86:	e012      	b.n	800baae <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ba88:	68ba      	ldr	r2, [r7, #8]
 800ba8a:	69fb      	ldr	r3, [r7, #28]
 800ba8c:	4413      	add	r3, r2
 800ba8e:	7819      	ldrb	r1, [r3, #0]
 800ba90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba92:	69fb      	ldr	r3, [r7, #28]
 800ba94:	4413      	add	r3, r2
 800ba96:	3334      	adds	r3, #52	; 0x34
 800ba98:	460a      	mov	r2, r1
 800ba9a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ba9c:	68ba      	ldr	r2, [r7, #8]
 800ba9e:	69fb      	ldr	r3, [r7, #28]
 800baa0:	4413      	add	r3, r2
 800baa2:	781b      	ldrb	r3, [r3, #0]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d006      	beq.n	800bab6 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800baa8:	69fb      	ldr	r3, [r7, #28]
 800baaa:	3301      	adds	r3, #1
 800baac:	61fb      	str	r3, [r7, #28]
 800baae:	69fb      	ldr	r3, [r7, #28]
 800bab0:	2b0f      	cmp	r3, #15
 800bab2:	d9e9      	bls.n	800ba88 <prvInitialiseNewTask+0x52>
 800bab4:	e000      	b.n	800bab8 <prvInitialiseNewTask+0x82>
			{
				break;
 800bab6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baba:	2200      	movs	r2, #0
 800babc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bac0:	e003      	b.n	800baca <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac4:	2200      	movs	r2, #0
 800bac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800baca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bacc:	2b06      	cmp	r3, #6
 800bace:	d901      	bls.n	800bad4 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bad0:	2306      	movs	r3, #6
 800bad2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bad8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800badc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bade:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bae2:	2200      	movs	r2, #0
 800bae4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bae8:	3304      	adds	r3, #4
 800baea:	4618      	mov	r0, r3
 800baec:	f7fe fec1 	bl	800a872 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800baf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf2:	3318      	adds	r3, #24
 800baf4:	4618      	mov	r0, r3
 800baf6:	f7fe febc 	bl	800a872 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bafa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bafc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bafe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb02:	f1c3 0207 	rsb	r2, r3, #7
 800bb06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb08:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bb0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb0e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bb10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb12:	2200      	movs	r2, #0
 800bb14:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bb16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb18:	2200      	movs	r2, #0
 800bb1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bb1e:	683a      	ldr	r2, [r7, #0]
 800bb20:	68f9      	ldr	r1, [r7, #12]
 800bb22:	69b8      	ldr	r0, [r7, #24]
 800bb24:	f000 fef6 	bl	800c914 <pxPortInitialiseStack>
 800bb28:	4602      	mov	r2, r0
 800bb2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb2c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bb2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d002      	beq.n	800bb3a <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bb34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb3a:	bf00      	nop
 800bb3c:	3720      	adds	r7, #32
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd80      	pop	{r7, pc}
	...

0800bb44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b082      	sub	sp, #8
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bb4c:	f001 f806 	bl	800cb5c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bb50:	4b2a      	ldr	r3, [pc, #168]	; (800bbfc <prvAddNewTaskToReadyList+0xb8>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	3301      	adds	r3, #1
 800bb56:	4a29      	ldr	r2, [pc, #164]	; (800bbfc <prvAddNewTaskToReadyList+0xb8>)
 800bb58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bb5a:	4b29      	ldr	r3, [pc, #164]	; (800bc00 <prvAddNewTaskToReadyList+0xbc>)
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d109      	bne.n	800bb76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bb62:	4a27      	ldr	r2, [pc, #156]	; (800bc00 <prvAddNewTaskToReadyList+0xbc>)
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bb68:	4b24      	ldr	r3, [pc, #144]	; (800bbfc <prvAddNewTaskToReadyList+0xb8>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d110      	bne.n	800bb92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bb70:	f000 fbe2 	bl	800c338 <prvInitialiseTaskLists>
 800bb74:	e00d      	b.n	800bb92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bb76:	4b23      	ldr	r3, [pc, #140]	; (800bc04 <prvAddNewTaskToReadyList+0xc0>)
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d109      	bne.n	800bb92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bb7e:	4b20      	ldr	r3, [pc, #128]	; (800bc00 <prvAddNewTaskToReadyList+0xbc>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d802      	bhi.n	800bb92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bb8c:	4a1c      	ldr	r2, [pc, #112]	; (800bc00 <prvAddNewTaskToReadyList+0xbc>)
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bb92:	4b1d      	ldr	r3, [pc, #116]	; (800bc08 <prvAddNewTaskToReadyList+0xc4>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	3301      	adds	r3, #1
 800bb98:	4a1b      	ldr	r2, [pc, #108]	; (800bc08 <prvAddNewTaskToReadyList+0xc4>)
 800bb9a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bba0:	2201      	movs	r2, #1
 800bba2:	409a      	lsls	r2, r3
 800bba4:	4b19      	ldr	r3, [pc, #100]	; (800bc0c <prvAddNewTaskToReadyList+0xc8>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	4a18      	ldr	r2, [pc, #96]	; (800bc0c <prvAddNewTaskToReadyList+0xc8>)
 800bbac:	6013      	str	r3, [r2, #0]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbb2:	4613      	mov	r3, r2
 800bbb4:	009b      	lsls	r3, r3, #2
 800bbb6:	4413      	add	r3, r2
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	4a15      	ldr	r2, [pc, #84]	; (800bc10 <prvAddNewTaskToReadyList+0xcc>)
 800bbbc:	441a      	add	r2, r3
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	3304      	adds	r3, #4
 800bbc2:	4619      	mov	r1, r3
 800bbc4:	4610      	mov	r0, r2
 800bbc6:	f7fe fe61 	bl	800a88c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bbca:	f000 fff5 	bl	800cbb8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bbce:	4b0d      	ldr	r3, [pc, #52]	; (800bc04 <prvAddNewTaskToReadyList+0xc0>)
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d00e      	beq.n	800bbf4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bbd6:	4b0a      	ldr	r3, [pc, #40]	; (800bc00 <prvAddNewTaskToReadyList+0xbc>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbe0:	429a      	cmp	r2, r3
 800bbe2:	d207      	bcs.n	800bbf4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bbe4:	4b0b      	ldr	r3, [pc, #44]	; (800bc14 <prvAddNewTaskToReadyList+0xd0>)
 800bbe6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbea:	601a      	str	r2, [r3, #0]
 800bbec:	f3bf 8f4f 	dsb	sy
 800bbf0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bbf4:	bf00      	nop
 800bbf6:	3708      	adds	r7, #8
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}
 800bbfc:	20000414 	.word	0x20000414
 800bc00:	20000314 	.word	0x20000314
 800bc04:	20000420 	.word	0x20000420
 800bc08:	20000430 	.word	0x20000430
 800bc0c:	2000041c 	.word	0x2000041c
 800bc10:	20000318 	.word	0x20000318
 800bc14:	e000ed04 	.word	0xe000ed04

0800bc18 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bc20:	2300      	movs	r3, #0
 800bc22:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d016      	beq.n	800bc58 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bc2a:	4b13      	ldr	r3, [pc, #76]	; (800bc78 <vTaskDelay+0x60>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d009      	beq.n	800bc46 <vTaskDelay+0x2e>
 800bc32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc36:	f383 8811 	msr	BASEPRI, r3
 800bc3a:	f3bf 8f6f 	isb	sy
 800bc3e:	f3bf 8f4f 	dsb	sy
 800bc42:	60bb      	str	r3, [r7, #8]
 800bc44:	e7fe      	b.n	800bc44 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800bc46:	f000 f879 	bl	800bd3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bc4a:	2100      	movs	r1, #0
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f000 fdfb 	bl	800c848 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bc52:	f000 f881 	bl	800bd58 <xTaskResumeAll>
 800bc56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d107      	bne.n	800bc6e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800bc5e:	4b07      	ldr	r3, [pc, #28]	; (800bc7c <vTaskDelay+0x64>)
 800bc60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc64:	601a      	str	r2, [r3, #0]
 800bc66:	f3bf 8f4f 	dsb	sy
 800bc6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bc6e:	bf00      	nop
 800bc70:	3710      	adds	r7, #16
 800bc72:	46bd      	mov	sp, r7
 800bc74:	bd80      	pop	{r7, pc}
 800bc76:	bf00      	nop
 800bc78:	2000043c 	.word	0x2000043c
 800bc7c:	e000ed04 	.word	0xe000ed04

0800bc80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b08a      	sub	sp, #40	; 0x28
 800bc84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bc86:	2300      	movs	r3, #0
 800bc88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bc8e:	463a      	mov	r2, r7
 800bc90:	1d39      	adds	r1, r7, #4
 800bc92:	f107 0308 	add.w	r3, r7, #8
 800bc96:	4618      	mov	r0, r3
 800bc98:	f7f4 fdb0 	bl	80007fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bc9c:	6839      	ldr	r1, [r7, #0]
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	68ba      	ldr	r2, [r7, #8]
 800bca2:	9202      	str	r2, [sp, #8]
 800bca4:	9301      	str	r3, [sp, #4]
 800bca6:	2300      	movs	r3, #0
 800bca8:	9300      	str	r3, [sp, #0]
 800bcaa:	2300      	movs	r3, #0
 800bcac:	460a      	mov	r2, r1
 800bcae:	491d      	ldr	r1, [pc, #116]	; (800bd24 <vTaskStartScheduler+0xa4>)
 800bcb0:	481d      	ldr	r0, [pc, #116]	; (800bd28 <vTaskStartScheduler+0xa8>)
 800bcb2:	f7ff fe21 	bl	800b8f8 <xTaskCreateStatic>
 800bcb6:	4602      	mov	r2, r0
 800bcb8:	4b1c      	ldr	r3, [pc, #112]	; (800bd2c <vTaskStartScheduler+0xac>)
 800bcba:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bcbc:	4b1b      	ldr	r3, [pc, #108]	; (800bd2c <vTaskStartScheduler+0xac>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d002      	beq.n	800bcca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	617b      	str	r3, [r7, #20]
 800bcc8:	e001      	b.n	800bcce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bcca:	2300      	movs	r3, #0
 800bccc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	d115      	bne.n	800bd00 <vTaskStartScheduler+0x80>
 800bcd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcd8:	f383 8811 	msr	BASEPRI, r3
 800bcdc:	f3bf 8f6f 	isb	sy
 800bce0:	f3bf 8f4f 	dsb	sy
 800bce4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bce6:	4b12      	ldr	r3, [pc, #72]	; (800bd30 <vTaskStartScheduler+0xb0>)
 800bce8:	f04f 32ff 	mov.w	r2, #4294967295
 800bcec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bcee:	4b11      	ldr	r3, [pc, #68]	; (800bd34 <vTaskStartScheduler+0xb4>)
 800bcf0:	2201      	movs	r2, #1
 800bcf2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bcf4:	4b10      	ldr	r3, [pc, #64]	; (800bd38 <vTaskStartScheduler+0xb8>)
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bcfa:	f000 fe91 	bl	800ca20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bcfe:	e00d      	b.n	800bd1c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd06:	d109      	bne.n	800bd1c <vTaskStartScheduler+0x9c>
 800bd08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd0c:	f383 8811 	msr	BASEPRI, r3
 800bd10:	f3bf 8f6f 	isb	sy
 800bd14:	f3bf 8f4f 	dsb	sy
 800bd18:	60fb      	str	r3, [r7, #12]
 800bd1a:	e7fe      	b.n	800bd1a <vTaskStartScheduler+0x9a>
}
 800bd1c:	bf00      	nop
 800bd1e:	3718      	adds	r7, #24
 800bd20:	46bd      	mov	sp, r7
 800bd22:	bd80      	pop	{r7, pc}
 800bd24:	0801a554 	.word	0x0801a554
 800bd28:	0800c309 	.word	0x0800c309
 800bd2c:	20000438 	.word	0x20000438
 800bd30:	20000434 	.word	0x20000434
 800bd34:	20000420 	.word	0x20000420
 800bd38:	20000418 	.word	0x20000418

0800bd3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800bd40:	4b04      	ldr	r3, [pc, #16]	; (800bd54 <vTaskSuspendAll+0x18>)
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	3301      	adds	r3, #1
 800bd46:	4a03      	ldr	r2, [pc, #12]	; (800bd54 <vTaskSuspendAll+0x18>)
 800bd48:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800bd4a:	bf00      	nop
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd52:	4770      	bx	lr
 800bd54:	2000043c 	.word	0x2000043c

0800bd58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b084      	sub	sp, #16
 800bd5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bd62:	2300      	movs	r3, #0
 800bd64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bd66:	4b41      	ldr	r3, [pc, #260]	; (800be6c <xTaskResumeAll+0x114>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d109      	bne.n	800bd82 <xTaskResumeAll+0x2a>
 800bd6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd72:	f383 8811 	msr	BASEPRI, r3
 800bd76:	f3bf 8f6f 	isb	sy
 800bd7a:	f3bf 8f4f 	dsb	sy
 800bd7e:	603b      	str	r3, [r7, #0]
 800bd80:	e7fe      	b.n	800bd80 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bd82:	f000 feeb 	bl	800cb5c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bd86:	4b39      	ldr	r3, [pc, #228]	; (800be6c <xTaskResumeAll+0x114>)
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	3b01      	subs	r3, #1
 800bd8c:	4a37      	ldr	r2, [pc, #220]	; (800be6c <xTaskResumeAll+0x114>)
 800bd8e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd90:	4b36      	ldr	r3, [pc, #216]	; (800be6c <xTaskResumeAll+0x114>)
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d161      	bne.n	800be5c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bd98:	4b35      	ldr	r3, [pc, #212]	; (800be70 <xTaskResumeAll+0x118>)
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d05d      	beq.n	800be5c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bda0:	e02e      	b.n	800be00 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bda2:	4b34      	ldr	r3, [pc, #208]	; (800be74 <xTaskResumeAll+0x11c>)
 800bda4:	68db      	ldr	r3, [r3, #12]
 800bda6:	68db      	ldr	r3, [r3, #12]
 800bda8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	3318      	adds	r3, #24
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f7fe fdc9 	bl	800a946 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	3304      	adds	r3, #4
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f7fe fdc4 	bl	800a946 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	409a      	lsls	r2, r3
 800bdc6:	4b2c      	ldr	r3, [pc, #176]	; (800be78 <xTaskResumeAll+0x120>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	4a2a      	ldr	r2, [pc, #168]	; (800be78 <xTaskResumeAll+0x120>)
 800bdce:	6013      	str	r3, [r2, #0]
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdd4:	4613      	mov	r3, r2
 800bdd6:	009b      	lsls	r3, r3, #2
 800bdd8:	4413      	add	r3, r2
 800bdda:	009b      	lsls	r3, r3, #2
 800bddc:	4a27      	ldr	r2, [pc, #156]	; (800be7c <xTaskResumeAll+0x124>)
 800bdde:	441a      	add	r2, r3
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	3304      	adds	r3, #4
 800bde4:	4619      	mov	r1, r3
 800bde6:	4610      	mov	r0, r2
 800bde8:	f7fe fd50 	bl	800a88c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdf0:	4b23      	ldr	r3, [pc, #140]	; (800be80 <xTaskResumeAll+0x128>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdf6:	429a      	cmp	r2, r3
 800bdf8:	d302      	bcc.n	800be00 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800bdfa:	4b22      	ldr	r3, [pc, #136]	; (800be84 <xTaskResumeAll+0x12c>)
 800bdfc:	2201      	movs	r2, #1
 800bdfe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800be00:	4b1c      	ldr	r3, [pc, #112]	; (800be74 <xTaskResumeAll+0x11c>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d1cc      	bne.n	800bda2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d001      	beq.n	800be12 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800be0e:	f000 fb2d 	bl	800c46c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800be12:	4b1d      	ldr	r3, [pc, #116]	; (800be88 <xTaskResumeAll+0x130>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d010      	beq.n	800be40 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800be1e:	f000 f859 	bl	800bed4 <xTaskIncrementTick>
 800be22:	4603      	mov	r3, r0
 800be24:	2b00      	cmp	r3, #0
 800be26:	d002      	beq.n	800be2e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800be28:	4b16      	ldr	r3, [pc, #88]	; (800be84 <xTaskResumeAll+0x12c>)
 800be2a:	2201      	movs	r2, #1
 800be2c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	3b01      	subs	r3, #1
 800be32:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d1f1      	bne.n	800be1e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800be3a:	4b13      	ldr	r3, [pc, #76]	; (800be88 <xTaskResumeAll+0x130>)
 800be3c:	2200      	movs	r2, #0
 800be3e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800be40:	4b10      	ldr	r3, [pc, #64]	; (800be84 <xTaskResumeAll+0x12c>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d009      	beq.n	800be5c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800be48:	2301      	movs	r3, #1
 800be4a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800be4c:	4b0f      	ldr	r3, [pc, #60]	; (800be8c <xTaskResumeAll+0x134>)
 800be4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be52:	601a      	str	r2, [r3, #0]
 800be54:	f3bf 8f4f 	dsb	sy
 800be58:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be5c:	f000 feac 	bl	800cbb8 <vPortExitCritical>

	return xAlreadyYielded;
 800be60:	68bb      	ldr	r3, [r7, #8]
}
 800be62:	4618      	mov	r0, r3
 800be64:	3710      	adds	r7, #16
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}
 800be6a:	bf00      	nop
 800be6c:	2000043c 	.word	0x2000043c
 800be70:	20000414 	.word	0x20000414
 800be74:	200003d4 	.word	0x200003d4
 800be78:	2000041c 	.word	0x2000041c
 800be7c:	20000318 	.word	0x20000318
 800be80:	20000314 	.word	0x20000314
 800be84:	20000428 	.word	0x20000428
 800be88:	20000424 	.word	0x20000424
 800be8c:	e000ed04 	.word	0xe000ed04

0800be90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800be90:	b480      	push	{r7}
 800be92:	b083      	sub	sp, #12
 800be94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800be96:	4b05      	ldr	r3, [pc, #20]	; (800beac <xTaskGetTickCount+0x1c>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800be9c:	687b      	ldr	r3, [r7, #4]
}
 800be9e:	4618      	mov	r0, r3
 800bea0:	370c      	adds	r7, #12
 800bea2:	46bd      	mov	sp, r7
 800bea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea8:	4770      	bx	lr
 800beaa:	bf00      	nop
 800beac:	20000418 	.word	0x20000418

0800beb0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b082      	sub	sp, #8
 800beb4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800beb6:	f000 ff2d 	bl	800cd14 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800beba:	2300      	movs	r3, #0
 800bebc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800bebe:	4b04      	ldr	r3, [pc, #16]	; (800bed0 <xTaskGetTickCountFromISR+0x20>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bec4:	683b      	ldr	r3, [r7, #0]
}
 800bec6:	4618      	mov	r0, r3
 800bec8:	3708      	adds	r7, #8
 800beca:	46bd      	mov	sp, r7
 800becc:	bd80      	pop	{r7, pc}
 800bece:	bf00      	nop
 800bed0:	20000418 	.word	0x20000418

0800bed4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b086      	sub	sp, #24
 800bed8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800beda:	2300      	movs	r3, #0
 800bedc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bede:	4b4e      	ldr	r3, [pc, #312]	; (800c018 <xTaskIncrementTick+0x144>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	f040 8087 	bne.w	800bff6 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bee8:	4b4c      	ldr	r3, [pc, #304]	; (800c01c <xTaskIncrementTick+0x148>)
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	3301      	adds	r3, #1
 800beee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bef0:	4a4a      	ldr	r2, [pc, #296]	; (800c01c <xTaskIncrementTick+0x148>)
 800bef2:	693b      	ldr	r3, [r7, #16]
 800bef4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bef6:	693b      	ldr	r3, [r7, #16]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d11f      	bne.n	800bf3c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800befc:	4b48      	ldr	r3, [pc, #288]	; (800c020 <xTaskIncrementTick+0x14c>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d009      	beq.n	800bf1a <xTaskIncrementTick+0x46>
 800bf06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf0a:	f383 8811 	msr	BASEPRI, r3
 800bf0e:	f3bf 8f6f 	isb	sy
 800bf12:	f3bf 8f4f 	dsb	sy
 800bf16:	603b      	str	r3, [r7, #0]
 800bf18:	e7fe      	b.n	800bf18 <xTaskIncrementTick+0x44>
 800bf1a:	4b41      	ldr	r3, [pc, #260]	; (800c020 <xTaskIncrementTick+0x14c>)
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	60fb      	str	r3, [r7, #12]
 800bf20:	4b40      	ldr	r3, [pc, #256]	; (800c024 <xTaskIncrementTick+0x150>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	4a3e      	ldr	r2, [pc, #248]	; (800c020 <xTaskIncrementTick+0x14c>)
 800bf26:	6013      	str	r3, [r2, #0]
 800bf28:	4a3e      	ldr	r2, [pc, #248]	; (800c024 <xTaskIncrementTick+0x150>)
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	6013      	str	r3, [r2, #0]
 800bf2e:	4b3e      	ldr	r3, [pc, #248]	; (800c028 <xTaskIncrementTick+0x154>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	3301      	adds	r3, #1
 800bf34:	4a3c      	ldr	r2, [pc, #240]	; (800c028 <xTaskIncrementTick+0x154>)
 800bf36:	6013      	str	r3, [r2, #0]
 800bf38:	f000 fa98 	bl	800c46c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bf3c:	4b3b      	ldr	r3, [pc, #236]	; (800c02c <xTaskIncrementTick+0x158>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	693a      	ldr	r2, [r7, #16]
 800bf42:	429a      	cmp	r2, r3
 800bf44:	d348      	bcc.n	800bfd8 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf46:	4b36      	ldr	r3, [pc, #216]	; (800c020 <xTaskIncrementTick+0x14c>)
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d104      	bne.n	800bf5a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf50:	4b36      	ldr	r3, [pc, #216]	; (800c02c <xTaskIncrementTick+0x158>)
 800bf52:	f04f 32ff 	mov.w	r2, #4294967295
 800bf56:	601a      	str	r2, [r3, #0]
					break;
 800bf58:	e03e      	b.n	800bfd8 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf5a:	4b31      	ldr	r3, [pc, #196]	; (800c020 <xTaskIncrementTick+0x14c>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	68db      	ldr	r3, [r3, #12]
 800bf60:	68db      	ldr	r3, [r3, #12]
 800bf62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bf64:	68bb      	ldr	r3, [r7, #8]
 800bf66:	685b      	ldr	r3, [r3, #4]
 800bf68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bf6a:	693a      	ldr	r2, [r7, #16]
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	429a      	cmp	r2, r3
 800bf70:	d203      	bcs.n	800bf7a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bf72:	4a2e      	ldr	r2, [pc, #184]	; (800c02c <xTaskIncrementTick+0x158>)
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bf78:	e02e      	b.n	800bfd8 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	3304      	adds	r3, #4
 800bf7e:	4618      	mov	r0, r3
 800bf80:	f7fe fce1 	bl	800a946 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d004      	beq.n	800bf96 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	3318      	adds	r3, #24
 800bf90:	4618      	mov	r0, r3
 800bf92:	f7fe fcd8 	bl	800a946 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf9a:	2201      	movs	r2, #1
 800bf9c:	409a      	lsls	r2, r3
 800bf9e:	4b24      	ldr	r3, [pc, #144]	; (800c030 <xTaskIncrementTick+0x15c>)
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	4313      	orrs	r3, r2
 800bfa4:	4a22      	ldr	r2, [pc, #136]	; (800c030 <xTaskIncrementTick+0x15c>)
 800bfa6:	6013      	str	r3, [r2, #0]
 800bfa8:	68bb      	ldr	r3, [r7, #8]
 800bfaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfac:	4613      	mov	r3, r2
 800bfae:	009b      	lsls	r3, r3, #2
 800bfb0:	4413      	add	r3, r2
 800bfb2:	009b      	lsls	r3, r3, #2
 800bfb4:	4a1f      	ldr	r2, [pc, #124]	; (800c034 <xTaskIncrementTick+0x160>)
 800bfb6:	441a      	add	r2, r3
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	3304      	adds	r3, #4
 800bfbc:	4619      	mov	r1, r3
 800bfbe:	4610      	mov	r0, r2
 800bfc0:	f7fe fc64 	bl	800a88c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfc8:	4b1b      	ldr	r3, [pc, #108]	; (800c038 <xTaskIncrementTick+0x164>)
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfce:	429a      	cmp	r2, r3
 800bfd0:	d3b9      	bcc.n	800bf46 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bfd6:	e7b6      	b.n	800bf46 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bfd8:	4b17      	ldr	r3, [pc, #92]	; (800c038 <xTaskIncrementTick+0x164>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfde:	4915      	ldr	r1, [pc, #84]	; (800c034 <xTaskIncrementTick+0x160>)
 800bfe0:	4613      	mov	r3, r2
 800bfe2:	009b      	lsls	r3, r3, #2
 800bfe4:	4413      	add	r3, r2
 800bfe6:	009b      	lsls	r3, r3, #2
 800bfe8:	440b      	add	r3, r1
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	2b01      	cmp	r3, #1
 800bfee:	d907      	bls.n	800c000 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800bff0:	2301      	movs	r3, #1
 800bff2:	617b      	str	r3, [r7, #20]
 800bff4:	e004      	b.n	800c000 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800bff6:	4b11      	ldr	r3, [pc, #68]	; (800c03c <xTaskIncrementTick+0x168>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	3301      	adds	r3, #1
 800bffc:	4a0f      	ldr	r2, [pc, #60]	; (800c03c <xTaskIncrementTick+0x168>)
 800bffe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c000:	4b0f      	ldr	r3, [pc, #60]	; (800c040 <xTaskIncrementTick+0x16c>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d001      	beq.n	800c00c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800c008:	2301      	movs	r3, #1
 800c00a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c00c:	697b      	ldr	r3, [r7, #20]
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3718      	adds	r7, #24
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
 800c016:	bf00      	nop
 800c018:	2000043c 	.word	0x2000043c
 800c01c:	20000418 	.word	0x20000418
 800c020:	200003cc 	.word	0x200003cc
 800c024:	200003d0 	.word	0x200003d0
 800c028:	2000042c 	.word	0x2000042c
 800c02c:	20000434 	.word	0x20000434
 800c030:	2000041c 	.word	0x2000041c
 800c034:	20000318 	.word	0x20000318
 800c038:	20000314 	.word	0x20000314
 800c03c:	20000424 	.word	0x20000424
 800c040:	20000428 	.word	0x20000428

0800c044 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c044:	b480      	push	{r7}
 800c046:	b087      	sub	sp, #28
 800c048:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c04a:	4b26      	ldr	r3, [pc, #152]	; (800c0e4 <vTaskSwitchContext+0xa0>)
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d003      	beq.n	800c05a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c052:	4b25      	ldr	r3, [pc, #148]	; (800c0e8 <vTaskSwitchContext+0xa4>)
 800c054:	2201      	movs	r2, #1
 800c056:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c058:	e03e      	b.n	800c0d8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800c05a:	4b23      	ldr	r3, [pc, #140]	; (800c0e8 <vTaskSwitchContext+0xa4>)
 800c05c:	2200      	movs	r2, #0
 800c05e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c060:	4b22      	ldr	r3, [pc, #136]	; (800c0ec <vTaskSwitchContext+0xa8>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	fab3 f383 	clz	r3, r3
 800c06c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c06e:	7afb      	ldrb	r3, [r7, #11]
 800c070:	f1c3 031f 	rsb	r3, r3, #31
 800c074:	617b      	str	r3, [r7, #20]
 800c076:	491e      	ldr	r1, [pc, #120]	; (800c0f0 <vTaskSwitchContext+0xac>)
 800c078:	697a      	ldr	r2, [r7, #20]
 800c07a:	4613      	mov	r3, r2
 800c07c:	009b      	lsls	r3, r3, #2
 800c07e:	4413      	add	r3, r2
 800c080:	009b      	lsls	r3, r3, #2
 800c082:	440b      	add	r3, r1
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d109      	bne.n	800c09e <vTaskSwitchContext+0x5a>
	__asm volatile
 800c08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c08e:	f383 8811 	msr	BASEPRI, r3
 800c092:	f3bf 8f6f 	isb	sy
 800c096:	f3bf 8f4f 	dsb	sy
 800c09a:	607b      	str	r3, [r7, #4]
 800c09c:	e7fe      	b.n	800c09c <vTaskSwitchContext+0x58>
 800c09e:	697a      	ldr	r2, [r7, #20]
 800c0a0:	4613      	mov	r3, r2
 800c0a2:	009b      	lsls	r3, r3, #2
 800c0a4:	4413      	add	r3, r2
 800c0a6:	009b      	lsls	r3, r3, #2
 800c0a8:	4a11      	ldr	r2, [pc, #68]	; (800c0f0 <vTaskSwitchContext+0xac>)
 800c0aa:	4413      	add	r3, r2
 800c0ac:	613b      	str	r3, [r7, #16]
 800c0ae:	693b      	ldr	r3, [r7, #16]
 800c0b0:	685b      	ldr	r3, [r3, #4]
 800c0b2:	685a      	ldr	r2, [r3, #4]
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	605a      	str	r2, [r3, #4]
 800c0b8:	693b      	ldr	r3, [r7, #16]
 800c0ba:	685a      	ldr	r2, [r3, #4]
 800c0bc:	693b      	ldr	r3, [r7, #16]
 800c0be:	3308      	adds	r3, #8
 800c0c0:	429a      	cmp	r2, r3
 800c0c2:	d104      	bne.n	800c0ce <vTaskSwitchContext+0x8a>
 800c0c4:	693b      	ldr	r3, [r7, #16]
 800c0c6:	685b      	ldr	r3, [r3, #4]
 800c0c8:	685a      	ldr	r2, [r3, #4]
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	605a      	str	r2, [r3, #4]
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	685b      	ldr	r3, [r3, #4]
 800c0d2:	68db      	ldr	r3, [r3, #12]
 800c0d4:	4a07      	ldr	r2, [pc, #28]	; (800c0f4 <vTaskSwitchContext+0xb0>)
 800c0d6:	6013      	str	r3, [r2, #0]
}
 800c0d8:	bf00      	nop
 800c0da:	371c      	adds	r7, #28
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e2:	4770      	bx	lr
 800c0e4:	2000043c 	.word	0x2000043c
 800c0e8:	20000428 	.word	0x20000428
 800c0ec:	2000041c 	.word	0x2000041c
 800c0f0:	20000318 	.word	0x20000318
 800c0f4:	20000314 	.word	0x20000314

0800c0f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b084      	sub	sp, #16
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d109      	bne.n	800c11c <vTaskPlaceOnEventList+0x24>
 800c108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c10c:	f383 8811 	msr	BASEPRI, r3
 800c110:	f3bf 8f6f 	isb	sy
 800c114:	f3bf 8f4f 	dsb	sy
 800c118:	60fb      	str	r3, [r7, #12]
 800c11a:	e7fe      	b.n	800c11a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c11c:	4b07      	ldr	r3, [pc, #28]	; (800c13c <vTaskPlaceOnEventList+0x44>)
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	3318      	adds	r3, #24
 800c122:	4619      	mov	r1, r3
 800c124:	6878      	ldr	r0, [r7, #4]
 800c126:	f7fe fbd5 	bl	800a8d4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c12a:	2101      	movs	r1, #1
 800c12c:	6838      	ldr	r0, [r7, #0]
 800c12e:	f000 fb8b 	bl	800c848 <prvAddCurrentTaskToDelayedList>
}
 800c132:	bf00      	nop
 800c134:	3710      	adds	r7, #16
 800c136:	46bd      	mov	sp, r7
 800c138:	bd80      	pop	{r7, pc}
 800c13a:	bf00      	nop
 800c13c:	20000314 	.word	0x20000314

0800c140 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b086      	sub	sp, #24
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	68db      	ldr	r3, [r3, #12]
 800c14c:	68db      	ldr	r3, [r3, #12]
 800c14e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d109      	bne.n	800c16a <xTaskRemoveFromEventList+0x2a>
 800c156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c15a:	f383 8811 	msr	BASEPRI, r3
 800c15e:	f3bf 8f6f 	isb	sy
 800c162:	f3bf 8f4f 	dsb	sy
 800c166:	60fb      	str	r3, [r7, #12]
 800c168:	e7fe      	b.n	800c168 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c16a:	693b      	ldr	r3, [r7, #16]
 800c16c:	3318      	adds	r3, #24
 800c16e:	4618      	mov	r0, r3
 800c170:	f7fe fbe9 	bl	800a946 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c174:	4b1d      	ldr	r3, [pc, #116]	; (800c1ec <xTaskRemoveFromEventList+0xac>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d11c      	bne.n	800c1b6 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	3304      	adds	r3, #4
 800c180:	4618      	mov	r0, r3
 800c182:	f7fe fbe0 	bl	800a946 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c186:	693b      	ldr	r3, [r7, #16]
 800c188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c18a:	2201      	movs	r2, #1
 800c18c:	409a      	lsls	r2, r3
 800c18e:	4b18      	ldr	r3, [pc, #96]	; (800c1f0 <xTaskRemoveFromEventList+0xb0>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	4313      	orrs	r3, r2
 800c194:	4a16      	ldr	r2, [pc, #88]	; (800c1f0 <xTaskRemoveFromEventList+0xb0>)
 800c196:	6013      	str	r3, [r2, #0]
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c19c:	4613      	mov	r3, r2
 800c19e:	009b      	lsls	r3, r3, #2
 800c1a0:	4413      	add	r3, r2
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	4a13      	ldr	r2, [pc, #76]	; (800c1f4 <xTaskRemoveFromEventList+0xb4>)
 800c1a6:	441a      	add	r2, r3
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	3304      	adds	r3, #4
 800c1ac:	4619      	mov	r1, r3
 800c1ae:	4610      	mov	r0, r2
 800c1b0:	f7fe fb6c 	bl	800a88c <vListInsertEnd>
 800c1b4:	e005      	b.n	800c1c2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	3318      	adds	r3, #24
 800c1ba:	4619      	mov	r1, r3
 800c1bc:	480e      	ldr	r0, [pc, #56]	; (800c1f8 <xTaskRemoveFromEventList+0xb8>)
 800c1be:	f7fe fb65 	bl	800a88c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1c6:	4b0d      	ldr	r3, [pc, #52]	; (800c1fc <xTaskRemoveFromEventList+0xbc>)
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1cc:	429a      	cmp	r2, r3
 800c1ce:	d905      	bls.n	800c1dc <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c1d4:	4b0a      	ldr	r3, [pc, #40]	; (800c200 <xTaskRemoveFromEventList+0xc0>)
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	601a      	str	r2, [r3, #0]
 800c1da:	e001      	b.n	800c1e0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c1e0:	697b      	ldr	r3, [r7, #20]
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	3718      	adds	r7, #24
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}
 800c1ea:	bf00      	nop
 800c1ec:	2000043c 	.word	0x2000043c
 800c1f0:	2000041c 	.word	0x2000041c
 800c1f4:	20000318 	.word	0x20000318
 800c1f8:	200003d4 	.word	0x200003d4
 800c1fc:	20000314 	.word	0x20000314
 800c200:	20000428 	.word	0x20000428

0800c204 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c204:	b480      	push	{r7}
 800c206:	b083      	sub	sp, #12
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c20c:	4b06      	ldr	r3, [pc, #24]	; (800c228 <vTaskInternalSetTimeOutState+0x24>)
 800c20e:	681a      	ldr	r2, [r3, #0]
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c214:	4b05      	ldr	r3, [pc, #20]	; (800c22c <vTaskInternalSetTimeOutState+0x28>)
 800c216:	681a      	ldr	r2, [r3, #0]
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	605a      	str	r2, [r3, #4]
}
 800c21c:	bf00      	nop
 800c21e:	370c      	adds	r7, #12
 800c220:	46bd      	mov	sp, r7
 800c222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c226:	4770      	bx	lr
 800c228:	2000042c 	.word	0x2000042c
 800c22c:	20000418 	.word	0x20000418

0800c230 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b088      	sub	sp, #32
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
 800c238:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d109      	bne.n	800c254 <xTaskCheckForTimeOut+0x24>
 800c240:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c244:	f383 8811 	msr	BASEPRI, r3
 800c248:	f3bf 8f6f 	isb	sy
 800c24c:	f3bf 8f4f 	dsb	sy
 800c250:	613b      	str	r3, [r7, #16]
 800c252:	e7fe      	b.n	800c252 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d109      	bne.n	800c26e <xTaskCheckForTimeOut+0x3e>
 800c25a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c25e:	f383 8811 	msr	BASEPRI, r3
 800c262:	f3bf 8f6f 	isb	sy
 800c266:	f3bf 8f4f 	dsb	sy
 800c26a:	60fb      	str	r3, [r7, #12]
 800c26c:	e7fe      	b.n	800c26c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800c26e:	f000 fc75 	bl	800cb5c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c272:	4b1d      	ldr	r3, [pc, #116]	; (800c2e8 <xTaskCheckForTimeOut+0xb8>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	685b      	ldr	r3, [r3, #4]
 800c27c:	69ba      	ldr	r2, [r7, #24]
 800c27e:	1ad3      	subs	r3, r2, r3
 800c280:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c28a:	d102      	bne.n	800c292 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c28c:	2300      	movs	r3, #0
 800c28e:	61fb      	str	r3, [r7, #28]
 800c290:	e023      	b.n	800c2da <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681a      	ldr	r2, [r3, #0]
 800c296:	4b15      	ldr	r3, [pc, #84]	; (800c2ec <xTaskCheckForTimeOut+0xbc>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d007      	beq.n	800c2ae <xTaskCheckForTimeOut+0x7e>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	685b      	ldr	r3, [r3, #4]
 800c2a2:	69ba      	ldr	r2, [r7, #24]
 800c2a4:	429a      	cmp	r2, r3
 800c2a6:	d302      	bcc.n	800c2ae <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	61fb      	str	r3, [r7, #28]
 800c2ac:	e015      	b.n	800c2da <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	697a      	ldr	r2, [r7, #20]
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d20b      	bcs.n	800c2d0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	681a      	ldr	r2, [r3, #0]
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	1ad2      	subs	r2, r2, r3
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f7ff ff9d 	bl	800c204 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	61fb      	str	r3, [r7, #28]
 800c2ce:	e004      	b.n	800c2da <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c2da:	f000 fc6d 	bl	800cbb8 <vPortExitCritical>

	return xReturn;
 800c2de:	69fb      	ldr	r3, [r7, #28]
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3720      	adds	r7, #32
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}
 800c2e8:	20000418 	.word	0x20000418
 800c2ec:	2000042c 	.word	0x2000042c

0800c2f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c2f0:	b480      	push	{r7}
 800c2f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c2f4:	4b03      	ldr	r3, [pc, #12]	; (800c304 <vTaskMissedYield+0x14>)
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	601a      	str	r2, [r3, #0]
}
 800c2fa:	bf00      	nop
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c302:	4770      	bx	lr
 800c304:	20000428 	.word	0x20000428

0800c308 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b082      	sub	sp, #8
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c310:	f000 f852 	bl	800c3b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c314:	4b06      	ldr	r3, [pc, #24]	; (800c330 <prvIdleTask+0x28>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	2b01      	cmp	r3, #1
 800c31a:	d9f9      	bls.n	800c310 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c31c:	4b05      	ldr	r3, [pc, #20]	; (800c334 <prvIdleTask+0x2c>)
 800c31e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c322:	601a      	str	r2, [r3, #0]
 800c324:	f3bf 8f4f 	dsb	sy
 800c328:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c32c:	e7f0      	b.n	800c310 <prvIdleTask+0x8>
 800c32e:	bf00      	nop
 800c330:	20000318 	.word	0x20000318
 800c334:	e000ed04 	.word	0xe000ed04

0800c338 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b082      	sub	sp, #8
 800c33c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c33e:	2300      	movs	r3, #0
 800c340:	607b      	str	r3, [r7, #4]
 800c342:	e00c      	b.n	800c35e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c344:	687a      	ldr	r2, [r7, #4]
 800c346:	4613      	mov	r3, r2
 800c348:	009b      	lsls	r3, r3, #2
 800c34a:	4413      	add	r3, r2
 800c34c:	009b      	lsls	r3, r3, #2
 800c34e:	4a12      	ldr	r2, [pc, #72]	; (800c398 <prvInitialiseTaskLists+0x60>)
 800c350:	4413      	add	r3, r2
 800c352:	4618      	mov	r0, r3
 800c354:	f7fe fa6d 	bl	800a832 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	3301      	adds	r3, #1
 800c35c:	607b      	str	r3, [r7, #4]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2b06      	cmp	r3, #6
 800c362:	d9ef      	bls.n	800c344 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c364:	480d      	ldr	r0, [pc, #52]	; (800c39c <prvInitialiseTaskLists+0x64>)
 800c366:	f7fe fa64 	bl	800a832 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c36a:	480d      	ldr	r0, [pc, #52]	; (800c3a0 <prvInitialiseTaskLists+0x68>)
 800c36c:	f7fe fa61 	bl	800a832 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c370:	480c      	ldr	r0, [pc, #48]	; (800c3a4 <prvInitialiseTaskLists+0x6c>)
 800c372:	f7fe fa5e 	bl	800a832 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c376:	480c      	ldr	r0, [pc, #48]	; (800c3a8 <prvInitialiseTaskLists+0x70>)
 800c378:	f7fe fa5b 	bl	800a832 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c37c:	480b      	ldr	r0, [pc, #44]	; (800c3ac <prvInitialiseTaskLists+0x74>)
 800c37e:	f7fe fa58 	bl	800a832 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c382:	4b0b      	ldr	r3, [pc, #44]	; (800c3b0 <prvInitialiseTaskLists+0x78>)
 800c384:	4a05      	ldr	r2, [pc, #20]	; (800c39c <prvInitialiseTaskLists+0x64>)
 800c386:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c388:	4b0a      	ldr	r3, [pc, #40]	; (800c3b4 <prvInitialiseTaskLists+0x7c>)
 800c38a:	4a05      	ldr	r2, [pc, #20]	; (800c3a0 <prvInitialiseTaskLists+0x68>)
 800c38c:	601a      	str	r2, [r3, #0]
}
 800c38e:	bf00      	nop
 800c390:	3708      	adds	r7, #8
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}
 800c396:	bf00      	nop
 800c398:	20000318 	.word	0x20000318
 800c39c:	200003a4 	.word	0x200003a4
 800c3a0:	200003b8 	.word	0x200003b8
 800c3a4:	200003d4 	.word	0x200003d4
 800c3a8:	200003e8 	.word	0x200003e8
 800c3ac:	20000400 	.word	0x20000400
 800c3b0:	200003cc 	.word	0x200003cc
 800c3b4:	200003d0 	.word	0x200003d0

0800c3b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b082      	sub	sp, #8
 800c3bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c3be:	e019      	b.n	800c3f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c3c0:	f000 fbcc 	bl	800cb5c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3c4:	4b0f      	ldr	r3, [pc, #60]	; (800c404 <prvCheckTasksWaitingTermination+0x4c>)
 800c3c6:	68db      	ldr	r3, [r3, #12]
 800c3c8:	68db      	ldr	r3, [r3, #12]
 800c3ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	3304      	adds	r3, #4
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	f7fe fab8 	bl	800a946 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c3d6:	4b0c      	ldr	r3, [pc, #48]	; (800c408 <prvCheckTasksWaitingTermination+0x50>)
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	3b01      	subs	r3, #1
 800c3dc:	4a0a      	ldr	r2, [pc, #40]	; (800c408 <prvCheckTasksWaitingTermination+0x50>)
 800c3de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c3e0:	4b0a      	ldr	r3, [pc, #40]	; (800c40c <prvCheckTasksWaitingTermination+0x54>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	3b01      	subs	r3, #1
 800c3e6:	4a09      	ldr	r2, [pc, #36]	; (800c40c <prvCheckTasksWaitingTermination+0x54>)
 800c3e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c3ea:	f000 fbe5 	bl	800cbb8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c3ee:	6878      	ldr	r0, [r7, #4]
 800c3f0:	f000 f80e 	bl	800c410 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c3f4:	4b05      	ldr	r3, [pc, #20]	; (800c40c <prvCheckTasksWaitingTermination+0x54>)
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d1e1      	bne.n	800c3c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c3fc:	bf00      	nop
 800c3fe:	3708      	adds	r7, #8
 800c400:	46bd      	mov	sp, r7
 800c402:	bd80      	pop	{r7, pc}
 800c404:	200003e8 	.word	0x200003e8
 800c408:	20000414 	.word	0x20000414
 800c40c:	200003fc 	.word	0x200003fc

0800c410 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c410:	b580      	push	{r7, lr}
 800c412:	b084      	sub	sp, #16
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d108      	bne.n	800c434 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c426:	4618      	mov	r0, r3
 800c428:	f000 fd74 	bl	800cf14 <vPortFree>
				vPortFree( pxTCB );
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f000 fd71 	bl	800cf14 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c432:	e017      	b.n	800c464 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c43a:	2b01      	cmp	r3, #1
 800c43c:	d103      	bne.n	800c446 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f000 fd68 	bl	800cf14 <vPortFree>
	}
 800c444:	e00e      	b.n	800c464 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c44c:	2b02      	cmp	r3, #2
 800c44e:	d009      	beq.n	800c464 <prvDeleteTCB+0x54>
 800c450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c454:	f383 8811 	msr	BASEPRI, r3
 800c458:	f3bf 8f6f 	isb	sy
 800c45c:	f3bf 8f4f 	dsb	sy
 800c460:	60fb      	str	r3, [r7, #12]
 800c462:	e7fe      	b.n	800c462 <prvDeleteTCB+0x52>
	}
 800c464:	bf00      	nop
 800c466:	3710      	adds	r7, #16
 800c468:	46bd      	mov	sp, r7
 800c46a:	bd80      	pop	{r7, pc}

0800c46c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c46c:	b480      	push	{r7}
 800c46e:	b083      	sub	sp, #12
 800c470:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c472:	4b0c      	ldr	r3, [pc, #48]	; (800c4a4 <prvResetNextTaskUnblockTime+0x38>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d104      	bne.n	800c486 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c47c:	4b0a      	ldr	r3, [pc, #40]	; (800c4a8 <prvResetNextTaskUnblockTime+0x3c>)
 800c47e:	f04f 32ff 	mov.w	r2, #4294967295
 800c482:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c484:	e008      	b.n	800c498 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c486:	4b07      	ldr	r3, [pc, #28]	; (800c4a4 <prvResetNextTaskUnblockTime+0x38>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	68db      	ldr	r3, [r3, #12]
 800c48c:	68db      	ldr	r3, [r3, #12]
 800c48e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	4a04      	ldr	r2, [pc, #16]	; (800c4a8 <prvResetNextTaskUnblockTime+0x3c>)
 800c496:	6013      	str	r3, [r2, #0]
}
 800c498:	bf00      	nop
 800c49a:	370c      	adds	r7, #12
 800c49c:	46bd      	mov	sp, r7
 800c49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a2:	4770      	bx	lr
 800c4a4:	200003cc 	.word	0x200003cc
 800c4a8:	20000434 	.word	0x20000434

0800c4ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c4ac:	b480      	push	{r7}
 800c4ae:	b083      	sub	sp, #12
 800c4b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c4b2:	4b0b      	ldr	r3, [pc, #44]	; (800c4e0 <xTaskGetSchedulerState+0x34>)
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d102      	bne.n	800c4c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	607b      	str	r3, [r7, #4]
 800c4be:	e008      	b.n	800c4d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4c0:	4b08      	ldr	r3, [pc, #32]	; (800c4e4 <xTaskGetSchedulerState+0x38>)
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d102      	bne.n	800c4ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c4c8:	2302      	movs	r3, #2
 800c4ca:	607b      	str	r3, [r7, #4]
 800c4cc:	e001      	b.n	800c4d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c4d2:	687b      	ldr	r3, [r7, #4]
	}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	370c      	adds	r7, #12
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4de:	4770      	bx	lr
 800c4e0:	20000420 	.word	0x20000420
 800c4e4:	2000043c 	.word	0x2000043c

0800c4e8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c4e8:	b580      	push	{r7, lr}
 800c4ea:	b084      	sub	sp, #16
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d069      	beq.n	800c5d2 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c4fe:	68bb      	ldr	r3, [r7, #8]
 800c500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c502:	4b36      	ldr	r3, [pc, #216]	; (800c5dc <xTaskPriorityInherit+0xf4>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c508:	429a      	cmp	r2, r3
 800c50a:	d259      	bcs.n	800c5c0 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	699b      	ldr	r3, [r3, #24]
 800c510:	2b00      	cmp	r3, #0
 800c512:	db06      	blt.n	800c522 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c514:	4b31      	ldr	r3, [pc, #196]	; (800c5dc <xTaskPriorityInherit+0xf4>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c51a:	f1c3 0207 	rsb	r2, r3, #7
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	6959      	ldr	r1, [r3, #20]
 800c526:	68bb      	ldr	r3, [r7, #8]
 800c528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c52a:	4613      	mov	r3, r2
 800c52c:	009b      	lsls	r3, r3, #2
 800c52e:	4413      	add	r3, r2
 800c530:	009b      	lsls	r3, r3, #2
 800c532:	4a2b      	ldr	r2, [pc, #172]	; (800c5e0 <xTaskPriorityInherit+0xf8>)
 800c534:	4413      	add	r3, r2
 800c536:	4299      	cmp	r1, r3
 800c538:	d13a      	bne.n	800c5b0 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	3304      	adds	r3, #4
 800c53e:	4618      	mov	r0, r3
 800c540:	f7fe fa01 	bl	800a946 <uxListRemove>
 800c544:	4603      	mov	r3, r0
 800c546:	2b00      	cmp	r3, #0
 800c548:	d115      	bne.n	800c576 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c54e:	4924      	ldr	r1, [pc, #144]	; (800c5e0 <xTaskPriorityInherit+0xf8>)
 800c550:	4613      	mov	r3, r2
 800c552:	009b      	lsls	r3, r3, #2
 800c554:	4413      	add	r3, r2
 800c556:	009b      	lsls	r3, r3, #2
 800c558:	440b      	add	r3, r1
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d10a      	bne.n	800c576 <xTaskPriorityInherit+0x8e>
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c564:	2201      	movs	r2, #1
 800c566:	fa02 f303 	lsl.w	r3, r2, r3
 800c56a:	43da      	mvns	r2, r3
 800c56c:	4b1d      	ldr	r3, [pc, #116]	; (800c5e4 <xTaskPriorityInherit+0xfc>)
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	4013      	ands	r3, r2
 800c572:	4a1c      	ldr	r2, [pc, #112]	; (800c5e4 <xTaskPriorityInherit+0xfc>)
 800c574:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c576:	4b19      	ldr	r3, [pc, #100]	; (800c5dc <xTaskPriorityInherit+0xf4>)
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c57c:	68bb      	ldr	r3, [r7, #8]
 800c57e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c584:	2201      	movs	r2, #1
 800c586:	409a      	lsls	r2, r3
 800c588:	4b16      	ldr	r3, [pc, #88]	; (800c5e4 <xTaskPriorityInherit+0xfc>)
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	4313      	orrs	r3, r2
 800c58e:	4a15      	ldr	r2, [pc, #84]	; (800c5e4 <xTaskPriorityInherit+0xfc>)
 800c590:	6013      	str	r3, [r2, #0]
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c596:	4613      	mov	r3, r2
 800c598:	009b      	lsls	r3, r3, #2
 800c59a:	4413      	add	r3, r2
 800c59c:	009b      	lsls	r3, r3, #2
 800c59e:	4a10      	ldr	r2, [pc, #64]	; (800c5e0 <xTaskPriorityInherit+0xf8>)
 800c5a0:	441a      	add	r2, r3
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	3304      	adds	r3, #4
 800c5a6:	4619      	mov	r1, r3
 800c5a8:	4610      	mov	r0, r2
 800c5aa:	f7fe f96f 	bl	800a88c <vListInsertEnd>
 800c5ae:	e004      	b.n	800c5ba <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c5b0:	4b0a      	ldr	r3, [pc, #40]	; (800c5dc <xTaskPriorityInherit+0xf4>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	60fb      	str	r3, [r7, #12]
 800c5be:	e008      	b.n	800c5d2 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c5c4:	4b05      	ldr	r3, [pc, #20]	; (800c5dc <xTaskPriorityInherit+0xf4>)
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ca:	429a      	cmp	r2, r3
 800c5cc:	d201      	bcs.n	800c5d2 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
	}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3710      	adds	r7, #16
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}
 800c5dc:	20000314 	.word	0x20000314
 800c5e0:	20000318 	.word	0x20000318
 800c5e4:	2000041c 	.word	0x2000041c

0800c5e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b086      	sub	sp, #24
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d06c      	beq.n	800c6d8 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c5fe:	4b39      	ldr	r3, [pc, #228]	; (800c6e4 <xTaskPriorityDisinherit+0xfc>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	693a      	ldr	r2, [r7, #16]
 800c604:	429a      	cmp	r2, r3
 800c606:	d009      	beq.n	800c61c <xTaskPriorityDisinherit+0x34>
 800c608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c60c:	f383 8811 	msr	BASEPRI, r3
 800c610:	f3bf 8f6f 	isb	sy
 800c614:	f3bf 8f4f 	dsb	sy
 800c618:	60fb      	str	r3, [r7, #12]
 800c61a:	e7fe      	b.n	800c61a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800c61c:	693b      	ldr	r3, [r7, #16]
 800c61e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c620:	2b00      	cmp	r3, #0
 800c622:	d109      	bne.n	800c638 <xTaskPriorityDisinherit+0x50>
 800c624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c628:	f383 8811 	msr	BASEPRI, r3
 800c62c:	f3bf 8f6f 	isb	sy
 800c630:	f3bf 8f4f 	dsb	sy
 800c634:	60bb      	str	r3, [r7, #8]
 800c636:	e7fe      	b.n	800c636 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800c638:	693b      	ldr	r3, [r7, #16]
 800c63a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c63c:	1e5a      	subs	r2, r3, #1
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c642:	693b      	ldr	r3, [r7, #16]
 800c644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c646:	693b      	ldr	r3, [r7, #16]
 800c648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c64a:	429a      	cmp	r2, r3
 800c64c:	d044      	beq.n	800c6d8 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c652:	2b00      	cmp	r3, #0
 800c654:	d140      	bne.n	800c6d8 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c656:	693b      	ldr	r3, [r7, #16]
 800c658:	3304      	adds	r3, #4
 800c65a:	4618      	mov	r0, r3
 800c65c:	f7fe f973 	bl	800a946 <uxListRemove>
 800c660:	4603      	mov	r3, r0
 800c662:	2b00      	cmp	r3, #0
 800c664:	d115      	bne.n	800c692 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c666:	693b      	ldr	r3, [r7, #16]
 800c668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c66a:	491f      	ldr	r1, [pc, #124]	; (800c6e8 <xTaskPriorityDisinherit+0x100>)
 800c66c:	4613      	mov	r3, r2
 800c66e:	009b      	lsls	r3, r3, #2
 800c670:	4413      	add	r3, r2
 800c672:	009b      	lsls	r3, r3, #2
 800c674:	440b      	add	r3, r1
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d10a      	bne.n	800c692 <xTaskPriorityDisinherit+0xaa>
 800c67c:	693b      	ldr	r3, [r7, #16]
 800c67e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c680:	2201      	movs	r2, #1
 800c682:	fa02 f303 	lsl.w	r3, r2, r3
 800c686:	43da      	mvns	r2, r3
 800c688:	4b18      	ldr	r3, [pc, #96]	; (800c6ec <xTaskPriorityDisinherit+0x104>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	4013      	ands	r3, r2
 800c68e:	4a17      	ldr	r2, [pc, #92]	; (800c6ec <xTaskPriorityDisinherit+0x104>)
 800c690:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c692:	693b      	ldr	r3, [r7, #16]
 800c694:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c69a:	693b      	ldr	r3, [r7, #16]
 800c69c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c69e:	f1c3 0207 	rsb	r2, r3, #7
 800c6a2:	693b      	ldr	r3, [r7, #16]
 800c6a4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c6a6:	693b      	ldr	r3, [r7, #16]
 800c6a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	409a      	lsls	r2, r3
 800c6ae:	4b0f      	ldr	r3, [pc, #60]	; (800c6ec <xTaskPriorityDisinherit+0x104>)
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	4313      	orrs	r3, r2
 800c6b4:	4a0d      	ldr	r2, [pc, #52]	; (800c6ec <xTaskPriorityDisinherit+0x104>)
 800c6b6:	6013      	str	r3, [r2, #0]
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6bc:	4613      	mov	r3, r2
 800c6be:	009b      	lsls	r3, r3, #2
 800c6c0:	4413      	add	r3, r2
 800c6c2:	009b      	lsls	r3, r3, #2
 800c6c4:	4a08      	ldr	r2, [pc, #32]	; (800c6e8 <xTaskPriorityDisinherit+0x100>)
 800c6c6:	441a      	add	r2, r3
 800c6c8:	693b      	ldr	r3, [r7, #16]
 800c6ca:	3304      	adds	r3, #4
 800c6cc:	4619      	mov	r1, r3
 800c6ce:	4610      	mov	r0, r2
 800c6d0:	f7fe f8dc 	bl	800a88c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c6d8:	697b      	ldr	r3, [r7, #20]
	}
 800c6da:	4618      	mov	r0, r3
 800c6dc:	3718      	adds	r7, #24
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	bd80      	pop	{r7, pc}
 800c6e2:	bf00      	nop
 800c6e4:	20000314 	.word	0x20000314
 800c6e8:	20000318 	.word	0x20000318
 800c6ec:	2000041c 	.word	0x2000041c

0800c6f0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b088      	sub	sp, #32
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
 800c6f8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c6fe:	2301      	movs	r3, #1
 800c700:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2b00      	cmp	r3, #0
 800c706:	f000 8081 	beq.w	800c80c <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c70a:	69bb      	ldr	r3, [r7, #24]
 800c70c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d109      	bne.n	800c726 <vTaskPriorityDisinheritAfterTimeout+0x36>
 800c712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c716:	f383 8811 	msr	BASEPRI, r3
 800c71a:	f3bf 8f6f 	isb	sy
 800c71e:	f3bf 8f4f 	dsb	sy
 800c722:	60fb      	str	r3, [r7, #12]
 800c724:	e7fe      	b.n	800c724 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c726:	69bb      	ldr	r3, [r7, #24]
 800c728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c72a:	683a      	ldr	r2, [r7, #0]
 800c72c:	429a      	cmp	r2, r3
 800c72e:	d902      	bls.n	800c736 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c730:	683b      	ldr	r3, [r7, #0]
 800c732:	61fb      	str	r3, [r7, #28]
 800c734:	e002      	b.n	800c73c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c736:	69bb      	ldr	r3, [r7, #24]
 800c738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c73a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c73c:	69bb      	ldr	r3, [r7, #24]
 800c73e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c740:	69fa      	ldr	r2, [r7, #28]
 800c742:	429a      	cmp	r2, r3
 800c744:	d062      	beq.n	800c80c <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c746:	69bb      	ldr	r3, [r7, #24]
 800c748:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c74a:	697a      	ldr	r2, [r7, #20]
 800c74c:	429a      	cmp	r2, r3
 800c74e:	d15d      	bne.n	800c80c <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c750:	4b30      	ldr	r3, [pc, #192]	; (800c814 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	69ba      	ldr	r2, [r7, #24]
 800c756:	429a      	cmp	r2, r3
 800c758:	d109      	bne.n	800c76e <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800c75a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c75e:	f383 8811 	msr	BASEPRI, r3
 800c762:	f3bf 8f6f 	isb	sy
 800c766:	f3bf 8f4f 	dsb	sy
 800c76a:	60bb      	str	r3, [r7, #8]
 800c76c:	e7fe      	b.n	800c76c <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c76e:	69bb      	ldr	r3, [r7, #24]
 800c770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c772:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c774:	69bb      	ldr	r3, [r7, #24]
 800c776:	69fa      	ldr	r2, [r7, #28]
 800c778:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	699b      	ldr	r3, [r3, #24]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	db04      	blt.n	800c78c <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c782:	69fb      	ldr	r3, [r7, #28]
 800c784:	f1c3 0207 	rsb	r2, r3, #7
 800c788:	69bb      	ldr	r3, [r7, #24]
 800c78a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c78c:	69bb      	ldr	r3, [r7, #24]
 800c78e:	6959      	ldr	r1, [r3, #20]
 800c790:	693a      	ldr	r2, [r7, #16]
 800c792:	4613      	mov	r3, r2
 800c794:	009b      	lsls	r3, r3, #2
 800c796:	4413      	add	r3, r2
 800c798:	009b      	lsls	r3, r3, #2
 800c79a:	4a1f      	ldr	r2, [pc, #124]	; (800c818 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800c79c:	4413      	add	r3, r2
 800c79e:	4299      	cmp	r1, r3
 800c7a0:	d134      	bne.n	800c80c <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c7a2:	69bb      	ldr	r3, [r7, #24]
 800c7a4:	3304      	adds	r3, #4
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f7fe f8cd 	bl	800a946 <uxListRemove>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d115      	bne.n	800c7de <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c7b2:	69bb      	ldr	r3, [r7, #24]
 800c7b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7b6:	4918      	ldr	r1, [pc, #96]	; (800c818 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800c7b8:	4613      	mov	r3, r2
 800c7ba:	009b      	lsls	r3, r3, #2
 800c7bc:	4413      	add	r3, r2
 800c7be:	009b      	lsls	r3, r3, #2
 800c7c0:	440b      	add	r3, r1
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d10a      	bne.n	800c7de <vTaskPriorityDisinheritAfterTimeout+0xee>
 800c7c8:	69bb      	ldr	r3, [r7, #24]
 800c7ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7cc:	2201      	movs	r2, #1
 800c7ce:	fa02 f303 	lsl.w	r3, r2, r3
 800c7d2:	43da      	mvns	r2, r3
 800c7d4:	4b11      	ldr	r3, [pc, #68]	; (800c81c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4013      	ands	r3, r2
 800c7da:	4a10      	ldr	r2, [pc, #64]	; (800c81c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800c7dc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c7de:	69bb      	ldr	r3, [r7, #24]
 800c7e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7e2:	2201      	movs	r2, #1
 800c7e4:	409a      	lsls	r2, r3
 800c7e6:	4b0d      	ldr	r3, [pc, #52]	; (800c81c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	4313      	orrs	r3, r2
 800c7ec:	4a0b      	ldr	r2, [pc, #44]	; (800c81c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800c7ee:	6013      	str	r3, [r2, #0]
 800c7f0:	69bb      	ldr	r3, [r7, #24]
 800c7f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7f4:	4613      	mov	r3, r2
 800c7f6:	009b      	lsls	r3, r3, #2
 800c7f8:	4413      	add	r3, r2
 800c7fa:	009b      	lsls	r3, r3, #2
 800c7fc:	4a06      	ldr	r2, [pc, #24]	; (800c818 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800c7fe:	441a      	add	r2, r3
 800c800:	69bb      	ldr	r3, [r7, #24]
 800c802:	3304      	adds	r3, #4
 800c804:	4619      	mov	r1, r3
 800c806:	4610      	mov	r0, r2
 800c808:	f7fe f840 	bl	800a88c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c80c:	bf00      	nop
 800c80e:	3720      	adds	r7, #32
 800c810:	46bd      	mov	sp, r7
 800c812:	bd80      	pop	{r7, pc}
 800c814:	20000314 	.word	0x20000314
 800c818:	20000318 	.word	0x20000318
 800c81c:	2000041c 	.word	0x2000041c

0800c820 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c820:	b480      	push	{r7}
 800c822:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c824:	4b07      	ldr	r3, [pc, #28]	; (800c844 <pvTaskIncrementMutexHeldCount+0x24>)
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d004      	beq.n	800c836 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c82c:	4b05      	ldr	r3, [pc, #20]	; (800c844 <pvTaskIncrementMutexHeldCount+0x24>)
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c832:	3201      	adds	r2, #1
 800c834:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800c836:	4b03      	ldr	r3, [pc, #12]	; (800c844 <pvTaskIncrementMutexHeldCount+0x24>)
 800c838:	681b      	ldr	r3, [r3, #0]
	}
 800c83a:	4618      	mov	r0, r3
 800c83c:	46bd      	mov	sp, r7
 800c83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c842:	4770      	bx	lr
 800c844:	20000314 	.word	0x20000314

0800c848 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b084      	sub	sp, #16
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
 800c850:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c852:	4b29      	ldr	r3, [pc, #164]	; (800c8f8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c858:	4b28      	ldr	r3, [pc, #160]	; (800c8fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	3304      	adds	r3, #4
 800c85e:	4618      	mov	r0, r3
 800c860:	f7fe f871 	bl	800a946 <uxListRemove>
 800c864:	4603      	mov	r3, r0
 800c866:	2b00      	cmp	r3, #0
 800c868:	d10b      	bne.n	800c882 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c86a:	4b24      	ldr	r3, [pc, #144]	; (800c8fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c870:	2201      	movs	r2, #1
 800c872:	fa02 f303 	lsl.w	r3, r2, r3
 800c876:	43da      	mvns	r2, r3
 800c878:	4b21      	ldr	r3, [pc, #132]	; (800c900 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	4013      	ands	r3, r2
 800c87e:	4a20      	ldr	r2, [pc, #128]	; (800c900 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c880:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c888:	d10a      	bne.n	800c8a0 <prvAddCurrentTaskToDelayedList+0x58>
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d007      	beq.n	800c8a0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c890:	4b1a      	ldr	r3, [pc, #104]	; (800c8fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	3304      	adds	r3, #4
 800c896:	4619      	mov	r1, r3
 800c898:	481a      	ldr	r0, [pc, #104]	; (800c904 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c89a:	f7fd fff7 	bl	800a88c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c89e:	e026      	b.n	800c8ee <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c8a0:	68fa      	ldr	r2, [r7, #12]
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	4413      	add	r3, r2
 800c8a6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c8a8:	4b14      	ldr	r3, [pc, #80]	; (800c8fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	68ba      	ldr	r2, [r7, #8]
 800c8ae:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c8b0:	68ba      	ldr	r2, [r7, #8]
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d209      	bcs.n	800c8cc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c8b8:	4b13      	ldr	r3, [pc, #76]	; (800c908 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c8ba:	681a      	ldr	r2, [r3, #0]
 800c8bc:	4b0f      	ldr	r3, [pc, #60]	; (800c8fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	3304      	adds	r3, #4
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	4610      	mov	r0, r2
 800c8c6:	f7fe f805 	bl	800a8d4 <vListInsert>
}
 800c8ca:	e010      	b.n	800c8ee <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c8cc:	4b0f      	ldr	r3, [pc, #60]	; (800c90c <prvAddCurrentTaskToDelayedList+0xc4>)
 800c8ce:	681a      	ldr	r2, [r3, #0]
 800c8d0:	4b0a      	ldr	r3, [pc, #40]	; (800c8fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	3304      	adds	r3, #4
 800c8d6:	4619      	mov	r1, r3
 800c8d8:	4610      	mov	r0, r2
 800c8da:	f7fd fffb 	bl	800a8d4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c8de:	4b0c      	ldr	r3, [pc, #48]	; (800c910 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	68ba      	ldr	r2, [r7, #8]
 800c8e4:	429a      	cmp	r2, r3
 800c8e6:	d202      	bcs.n	800c8ee <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c8e8:	4a09      	ldr	r2, [pc, #36]	; (800c910 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	6013      	str	r3, [r2, #0]
}
 800c8ee:	bf00      	nop
 800c8f0:	3710      	adds	r7, #16
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	bd80      	pop	{r7, pc}
 800c8f6:	bf00      	nop
 800c8f8:	20000418 	.word	0x20000418
 800c8fc:	20000314 	.word	0x20000314
 800c900:	2000041c 	.word	0x2000041c
 800c904:	20000400 	.word	0x20000400
 800c908:	200003d0 	.word	0x200003d0
 800c90c:	200003cc 	.word	0x200003cc
 800c910:	20000434 	.word	0x20000434

0800c914 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c914:	b480      	push	{r7}
 800c916:	b085      	sub	sp, #20
 800c918:	af00      	add	r7, sp, #0
 800c91a:	60f8      	str	r0, [r7, #12]
 800c91c:	60b9      	str	r1, [r7, #8]
 800c91e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	3b04      	subs	r3, #4
 800c924:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c92c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	3b04      	subs	r3, #4
 800c932:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	f023 0201 	bic.w	r2, r3, #1
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	3b04      	subs	r3, #4
 800c942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c944:	4a0c      	ldr	r2, [pc, #48]	; (800c978 <pxPortInitialiseStack+0x64>)
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	3b14      	subs	r3, #20
 800c94e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c950:	687a      	ldr	r2, [r7, #4]
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	3b04      	subs	r3, #4
 800c95a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	f06f 0202 	mvn.w	r2, #2
 800c962:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	3b20      	subs	r3, #32
 800c968:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c96a:	68fb      	ldr	r3, [r7, #12]
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	3714      	adds	r7, #20
 800c970:	46bd      	mov	sp, r7
 800c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c976:	4770      	bx	lr
 800c978:	0800c97d 	.word	0x0800c97d

0800c97c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c97c:	b480      	push	{r7}
 800c97e:	b085      	sub	sp, #20
 800c980:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c982:	2300      	movs	r3, #0
 800c984:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c986:	4b11      	ldr	r3, [pc, #68]	; (800c9cc <prvTaskExitError+0x50>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c98e:	d009      	beq.n	800c9a4 <prvTaskExitError+0x28>
 800c990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c994:	f383 8811 	msr	BASEPRI, r3
 800c998:	f3bf 8f6f 	isb	sy
 800c99c:	f3bf 8f4f 	dsb	sy
 800c9a0:	60fb      	str	r3, [r7, #12]
 800c9a2:	e7fe      	b.n	800c9a2 <prvTaskExitError+0x26>
 800c9a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a8:	f383 8811 	msr	BASEPRI, r3
 800c9ac:	f3bf 8f6f 	isb	sy
 800c9b0:	f3bf 8f4f 	dsb	sy
 800c9b4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c9b6:	bf00      	nop
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d0fc      	beq.n	800c9b8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c9be:	bf00      	nop
 800c9c0:	3714      	adds	r7, #20
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c8:	4770      	bx	lr
 800c9ca:	bf00      	nop
 800c9cc:	20000024 	.word	0x20000024

0800c9d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c9d0:	4b07      	ldr	r3, [pc, #28]	; (800c9f0 <pxCurrentTCBConst2>)
 800c9d2:	6819      	ldr	r1, [r3, #0]
 800c9d4:	6808      	ldr	r0, [r1, #0]
 800c9d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9da:	f380 8809 	msr	PSP, r0
 800c9de:	f3bf 8f6f 	isb	sy
 800c9e2:	f04f 0000 	mov.w	r0, #0
 800c9e6:	f380 8811 	msr	BASEPRI, r0
 800c9ea:	4770      	bx	lr
 800c9ec:	f3af 8000 	nop.w

0800c9f0 <pxCurrentTCBConst2>:
 800c9f0:	20000314 	.word	0x20000314
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c9f4:	bf00      	nop
 800c9f6:	bf00      	nop

0800c9f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c9f8:	4808      	ldr	r0, [pc, #32]	; (800ca1c <prvPortStartFirstTask+0x24>)
 800c9fa:	6800      	ldr	r0, [r0, #0]
 800c9fc:	6800      	ldr	r0, [r0, #0]
 800c9fe:	f380 8808 	msr	MSP, r0
 800ca02:	f04f 0000 	mov.w	r0, #0
 800ca06:	f380 8814 	msr	CONTROL, r0
 800ca0a:	b662      	cpsie	i
 800ca0c:	b661      	cpsie	f
 800ca0e:	f3bf 8f4f 	dsb	sy
 800ca12:	f3bf 8f6f 	isb	sy
 800ca16:	df00      	svc	0
 800ca18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ca1a:	bf00      	nop
 800ca1c:	e000ed08 	.word	0xe000ed08

0800ca20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b086      	sub	sp, #24
 800ca24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ca26:	4b44      	ldr	r3, [pc, #272]	; (800cb38 <xPortStartScheduler+0x118>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	4a44      	ldr	r2, [pc, #272]	; (800cb3c <xPortStartScheduler+0x11c>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d109      	bne.n	800ca44 <xPortStartScheduler+0x24>
 800ca30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca34:	f383 8811 	msr	BASEPRI, r3
 800ca38:	f3bf 8f6f 	isb	sy
 800ca3c:	f3bf 8f4f 	dsb	sy
 800ca40:	613b      	str	r3, [r7, #16]
 800ca42:	e7fe      	b.n	800ca42 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ca44:	4b3c      	ldr	r3, [pc, #240]	; (800cb38 <xPortStartScheduler+0x118>)
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	4a3d      	ldr	r2, [pc, #244]	; (800cb40 <xPortStartScheduler+0x120>)
 800ca4a:	4293      	cmp	r3, r2
 800ca4c:	d109      	bne.n	800ca62 <xPortStartScheduler+0x42>
 800ca4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca52:	f383 8811 	msr	BASEPRI, r3
 800ca56:	f3bf 8f6f 	isb	sy
 800ca5a:	f3bf 8f4f 	dsb	sy
 800ca5e:	60fb      	str	r3, [r7, #12]
 800ca60:	e7fe      	b.n	800ca60 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ca62:	4b38      	ldr	r3, [pc, #224]	; (800cb44 <xPortStartScheduler+0x124>)
 800ca64:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ca66:	697b      	ldr	r3, [r7, #20]
 800ca68:	781b      	ldrb	r3, [r3, #0]
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ca6e:	697b      	ldr	r3, [r7, #20]
 800ca70:	22ff      	movs	r2, #255	; 0xff
 800ca72:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	781b      	ldrb	r3, [r3, #0]
 800ca78:	b2db      	uxtb	r3, r3
 800ca7a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ca7c:	78fb      	ldrb	r3, [r7, #3]
 800ca7e:	b2db      	uxtb	r3, r3
 800ca80:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ca84:	b2da      	uxtb	r2, r3
 800ca86:	4b30      	ldr	r3, [pc, #192]	; (800cb48 <xPortStartScheduler+0x128>)
 800ca88:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ca8a:	4b30      	ldr	r3, [pc, #192]	; (800cb4c <xPortStartScheduler+0x12c>)
 800ca8c:	2207      	movs	r2, #7
 800ca8e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ca90:	e009      	b.n	800caa6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800ca92:	4b2e      	ldr	r3, [pc, #184]	; (800cb4c <xPortStartScheduler+0x12c>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	3b01      	subs	r3, #1
 800ca98:	4a2c      	ldr	r2, [pc, #176]	; (800cb4c <xPortStartScheduler+0x12c>)
 800ca9a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ca9c:	78fb      	ldrb	r3, [r7, #3]
 800ca9e:	b2db      	uxtb	r3, r3
 800caa0:	005b      	lsls	r3, r3, #1
 800caa2:	b2db      	uxtb	r3, r3
 800caa4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800caa6:	78fb      	ldrb	r3, [r7, #3]
 800caa8:	b2db      	uxtb	r3, r3
 800caaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800caae:	2b80      	cmp	r3, #128	; 0x80
 800cab0:	d0ef      	beq.n	800ca92 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cab2:	4b26      	ldr	r3, [pc, #152]	; (800cb4c <xPortStartScheduler+0x12c>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f1c3 0307 	rsb	r3, r3, #7
 800caba:	2b04      	cmp	r3, #4
 800cabc:	d009      	beq.n	800cad2 <xPortStartScheduler+0xb2>
 800cabe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cac2:	f383 8811 	msr	BASEPRI, r3
 800cac6:	f3bf 8f6f 	isb	sy
 800caca:	f3bf 8f4f 	dsb	sy
 800cace:	60bb      	str	r3, [r7, #8]
 800cad0:	e7fe      	b.n	800cad0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cad2:	4b1e      	ldr	r3, [pc, #120]	; (800cb4c <xPortStartScheduler+0x12c>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	021b      	lsls	r3, r3, #8
 800cad8:	4a1c      	ldr	r2, [pc, #112]	; (800cb4c <xPortStartScheduler+0x12c>)
 800cada:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cadc:	4b1b      	ldr	r3, [pc, #108]	; (800cb4c <xPortStartScheduler+0x12c>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cae4:	4a19      	ldr	r2, [pc, #100]	; (800cb4c <xPortStartScheduler+0x12c>)
 800cae6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	b2da      	uxtb	r2, r3
 800caec:	697b      	ldr	r3, [r7, #20]
 800caee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800caf0:	4b17      	ldr	r3, [pc, #92]	; (800cb50 <xPortStartScheduler+0x130>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	4a16      	ldr	r2, [pc, #88]	; (800cb50 <xPortStartScheduler+0x130>)
 800caf6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cafa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cafc:	4b14      	ldr	r3, [pc, #80]	; (800cb50 <xPortStartScheduler+0x130>)
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	4a13      	ldr	r2, [pc, #76]	; (800cb50 <xPortStartScheduler+0x130>)
 800cb02:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cb06:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cb08:	f000 f8d6 	bl	800ccb8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cb0c:	4b11      	ldr	r3, [pc, #68]	; (800cb54 <xPortStartScheduler+0x134>)
 800cb0e:	2200      	movs	r2, #0
 800cb10:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cb12:	f000 f8f5 	bl	800cd00 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cb16:	4b10      	ldr	r3, [pc, #64]	; (800cb58 <xPortStartScheduler+0x138>)
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	4a0f      	ldr	r2, [pc, #60]	; (800cb58 <xPortStartScheduler+0x138>)
 800cb1c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cb20:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cb22:	f7ff ff69 	bl	800c9f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cb26:	f7ff fa8d 	bl	800c044 <vTaskSwitchContext>
	prvTaskExitError();
 800cb2a:	f7ff ff27 	bl	800c97c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cb2e:	2300      	movs	r3, #0
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3718      	adds	r7, #24
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}
 800cb38:	e000ed00 	.word	0xe000ed00
 800cb3c:	410fc271 	.word	0x410fc271
 800cb40:	410fc270 	.word	0x410fc270
 800cb44:	e000e400 	.word	0xe000e400
 800cb48:	20000440 	.word	0x20000440
 800cb4c:	20000444 	.word	0x20000444
 800cb50:	e000ed20 	.word	0xe000ed20
 800cb54:	20000024 	.word	0x20000024
 800cb58:	e000ef34 	.word	0xe000ef34

0800cb5c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cb5c:	b480      	push	{r7}
 800cb5e:	b083      	sub	sp, #12
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb66:	f383 8811 	msr	BASEPRI, r3
 800cb6a:	f3bf 8f6f 	isb	sy
 800cb6e:	f3bf 8f4f 	dsb	sy
 800cb72:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cb74:	4b0e      	ldr	r3, [pc, #56]	; (800cbb0 <vPortEnterCritical+0x54>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	3301      	adds	r3, #1
 800cb7a:	4a0d      	ldr	r2, [pc, #52]	; (800cbb0 <vPortEnterCritical+0x54>)
 800cb7c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cb7e:	4b0c      	ldr	r3, [pc, #48]	; (800cbb0 <vPortEnterCritical+0x54>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	2b01      	cmp	r3, #1
 800cb84:	d10e      	bne.n	800cba4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cb86:	4b0b      	ldr	r3, [pc, #44]	; (800cbb4 <vPortEnterCritical+0x58>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	b2db      	uxtb	r3, r3
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d009      	beq.n	800cba4 <vPortEnterCritical+0x48>
 800cb90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb94:	f383 8811 	msr	BASEPRI, r3
 800cb98:	f3bf 8f6f 	isb	sy
 800cb9c:	f3bf 8f4f 	dsb	sy
 800cba0:	603b      	str	r3, [r7, #0]
 800cba2:	e7fe      	b.n	800cba2 <vPortEnterCritical+0x46>
	}
}
 800cba4:	bf00      	nop
 800cba6:	370c      	adds	r7, #12
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbae:	4770      	bx	lr
 800cbb0:	20000024 	.word	0x20000024
 800cbb4:	e000ed04 	.word	0xe000ed04

0800cbb8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cbb8:	b480      	push	{r7}
 800cbba:	b083      	sub	sp, #12
 800cbbc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cbbe:	4b11      	ldr	r3, [pc, #68]	; (800cc04 <vPortExitCritical+0x4c>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d109      	bne.n	800cbda <vPortExitCritical+0x22>
 800cbc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbca:	f383 8811 	msr	BASEPRI, r3
 800cbce:	f3bf 8f6f 	isb	sy
 800cbd2:	f3bf 8f4f 	dsb	sy
 800cbd6:	607b      	str	r3, [r7, #4]
 800cbd8:	e7fe      	b.n	800cbd8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800cbda:	4b0a      	ldr	r3, [pc, #40]	; (800cc04 <vPortExitCritical+0x4c>)
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	3b01      	subs	r3, #1
 800cbe0:	4a08      	ldr	r2, [pc, #32]	; (800cc04 <vPortExitCritical+0x4c>)
 800cbe2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cbe4:	4b07      	ldr	r3, [pc, #28]	; (800cc04 <vPortExitCritical+0x4c>)
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d104      	bne.n	800cbf6 <vPortExitCritical+0x3e>
 800cbec:	2300      	movs	r3, #0
 800cbee:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800cbf6:	bf00      	nop
 800cbf8:	370c      	adds	r7, #12
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc00:	4770      	bx	lr
 800cc02:	bf00      	nop
 800cc04:	20000024 	.word	0x20000024
	...

0800cc10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cc10:	f3ef 8009 	mrs	r0, PSP
 800cc14:	f3bf 8f6f 	isb	sy
 800cc18:	4b15      	ldr	r3, [pc, #84]	; (800cc70 <pxCurrentTCBConst>)
 800cc1a:	681a      	ldr	r2, [r3, #0]
 800cc1c:	f01e 0f10 	tst.w	lr, #16
 800cc20:	bf08      	it	eq
 800cc22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cc26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc2a:	6010      	str	r0, [r2, #0]
 800cc2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cc30:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cc34:	f380 8811 	msr	BASEPRI, r0
 800cc38:	f3bf 8f4f 	dsb	sy
 800cc3c:	f3bf 8f6f 	isb	sy
 800cc40:	f7ff fa00 	bl	800c044 <vTaskSwitchContext>
 800cc44:	f04f 0000 	mov.w	r0, #0
 800cc48:	f380 8811 	msr	BASEPRI, r0
 800cc4c:	bc09      	pop	{r0, r3}
 800cc4e:	6819      	ldr	r1, [r3, #0]
 800cc50:	6808      	ldr	r0, [r1, #0]
 800cc52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc56:	f01e 0f10 	tst.w	lr, #16
 800cc5a:	bf08      	it	eq
 800cc5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cc60:	f380 8809 	msr	PSP, r0
 800cc64:	f3bf 8f6f 	isb	sy
 800cc68:	4770      	bx	lr
 800cc6a:	bf00      	nop
 800cc6c:	f3af 8000 	nop.w

0800cc70 <pxCurrentTCBConst>:
 800cc70:	20000314 	.word	0x20000314
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cc74:	bf00      	nop
 800cc76:	bf00      	nop

0800cc78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b082      	sub	sp, #8
 800cc7c:	af00      	add	r7, sp, #0
	__asm volatile
 800cc7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc82:	f383 8811 	msr	BASEPRI, r3
 800cc86:	f3bf 8f6f 	isb	sy
 800cc8a:	f3bf 8f4f 	dsb	sy
 800cc8e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cc90:	f7ff f920 	bl	800bed4 <xTaskIncrementTick>
 800cc94:	4603      	mov	r3, r0
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d003      	beq.n	800cca2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cc9a:	4b06      	ldr	r3, [pc, #24]	; (800ccb4 <SysTick_Handler+0x3c>)
 800cc9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cca0:	601a      	str	r2, [r3, #0]
 800cca2:	2300      	movs	r3, #0
 800cca4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cca6:	683b      	ldr	r3, [r7, #0]
 800cca8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800ccac:	bf00      	nop
 800ccae:	3708      	adds	r7, #8
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	bd80      	pop	{r7, pc}
 800ccb4:	e000ed04 	.word	0xe000ed04

0800ccb8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ccb8:	b480      	push	{r7}
 800ccba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ccbc:	4b0b      	ldr	r3, [pc, #44]	; (800ccec <vPortSetupTimerInterrupt+0x34>)
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ccc2:	4b0b      	ldr	r3, [pc, #44]	; (800ccf0 <vPortSetupTimerInterrupt+0x38>)
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ccc8:	4b0a      	ldr	r3, [pc, #40]	; (800ccf4 <vPortSetupTimerInterrupt+0x3c>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4a0a      	ldr	r2, [pc, #40]	; (800ccf8 <vPortSetupTimerInterrupt+0x40>)
 800ccce:	fba2 2303 	umull	r2, r3, r2, r3
 800ccd2:	099b      	lsrs	r3, r3, #6
 800ccd4:	4a09      	ldr	r2, [pc, #36]	; (800ccfc <vPortSetupTimerInterrupt+0x44>)
 800ccd6:	3b01      	subs	r3, #1
 800ccd8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ccda:	4b04      	ldr	r3, [pc, #16]	; (800ccec <vPortSetupTimerInterrupt+0x34>)
 800ccdc:	2207      	movs	r2, #7
 800ccde:	601a      	str	r2, [r3, #0]
}
 800cce0:	bf00      	nop
 800cce2:	46bd      	mov	sp, r7
 800cce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce8:	4770      	bx	lr
 800ccea:	bf00      	nop
 800ccec:	e000e010 	.word	0xe000e010
 800ccf0:	e000e018 	.word	0xe000e018
 800ccf4:	20000000 	.word	0x20000000
 800ccf8:	10624dd3 	.word	0x10624dd3
 800ccfc:	e000e014 	.word	0xe000e014

0800cd00 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cd00:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cd10 <vPortEnableVFP+0x10>
 800cd04:	6801      	ldr	r1, [r0, #0]
 800cd06:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cd0a:	6001      	str	r1, [r0, #0]
 800cd0c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cd0e:	bf00      	nop
 800cd10:	e000ed88 	.word	0xe000ed88

0800cd14 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cd14:	b480      	push	{r7}
 800cd16:	b085      	sub	sp, #20
 800cd18:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cd1a:	f3ef 8305 	mrs	r3, IPSR
 800cd1e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	2b0f      	cmp	r3, #15
 800cd24:	d913      	bls.n	800cd4e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cd26:	4a16      	ldr	r2, [pc, #88]	; (800cd80 <vPortValidateInterruptPriority+0x6c>)
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	4413      	add	r3, r2
 800cd2c:	781b      	ldrb	r3, [r3, #0]
 800cd2e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cd30:	4b14      	ldr	r3, [pc, #80]	; (800cd84 <vPortValidateInterruptPriority+0x70>)
 800cd32:	781b      	ldrb	r3, [r3, #0]
 800cd34:	7afa      	ldrb	r2, [r7, #11]
 800cd36:	429a      	cmp	r2, r3
 800cd38:	d209      	bcs.n	800cd4e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800cd3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd3e:	f383 8811 	msr	BASEPRI, r3
 800cd42:	f3bf 8f6f 	isb	sy
 800cd46:	f3bf 8f4f 	dsb	sy
 800cd4a:	607b      	str	r3, [r7, #4]
 800cd4c:	e7fe      	b.n	800cd4c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cd4e:	4b0e      	ldr	r3, [pc, #56]	; (800cd88 <vPortValidateInterruptPriority+0x74>)
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cd56:	4b0d      	ldr	r3, [pc, #52]	; (800cd8c <vPortValidateInterruptPriority+0x78>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	429a      	cmp	r2, r3
 800cd5c:	d909      	bls.n	800cd72 <vPortValidateInterruptPriority+0x5e>
 800cd5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd62:	f383 8811 	msr	BASEPRI, r3
 800cd66:	f3bf 8f6f 	isb	sy
 800cd6a:	f3bf 8f4f 	dsb	sy
 800cd6e:	603b      	str	r3, [r7, #0]
 800cd70:	e7fe      	b.n	800cd70 <vPortValidateInterruptPriority+0x5c>
	}
 800cd72:	bf00      	nop
 800cd74:	3714      	adds	r7, #20
 800cd76:	46bd      	mov	sp, r7
 800cd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7c:	4770      	bx	lr
 800cd7e:	bf00      	nop
 800cd80:	e000e3f0 	.word	0xe000e3f0
 800cd84:	20000440 	.word	0x20000440
 800cd88:	e000ed0c 	.word	0xe000ed0c
 800cd8c:	20000444 	.word	0x20000444

0800cd90 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b08a      	sub	sp, #40	; 0x28
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cd98:	2300      	movs	r3, #0
 800cd9a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cd9c:	f7fe ffce 	bl	800bd3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cda0:	4b57      	ldr	r3, [pc, #348]	; (800cf00 <pvPortMalloc+0x170>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d101      	bne.n	800cdac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cda8:	f000 f90c 	bl	800cfc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cdac:	4b55      	ldr	r3, [pc, #340]	; (800cf04 <pvPortMalloc+0x174>)
 800cdae:	681a      	ldr	r2, [r3, #0]
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	4013      	ands	r3, r2
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	f040 808c 	bne.w	800ced2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d01c      	beq.n	800cdfa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800cdc0:	2208      	movs	r2, #8
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	4413      	add	r3, r2
 800cdc6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	f003 0307 	and.w	r3, r3, #7
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d013      	beq.n	800cdfa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	f023 0307 	bic.w	r3, r3, #7
 800cdd8:	3308      	adds	r3, #8
 800cdda:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	f003 0307 	and.w	r3, r3, #7
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d009      	beq.n	800cdfa <pvPortMalloc+0x6a>
 800cde6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdea:	f383 8811 	msr	BASEPRI, r3
 800cdee:	f3bf 8f6f 	isb	sy
 800cdf2:	f3bf 8f4f 	dsb	sy
 800cdf6:	617b      	str	r3, [r7, #20]
 800cdf8:	e7fe      	b.n	800cdf8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d068      	beq.n	800ced2 <pvPortMalloc+0x142>
 800ce00:	4b41      	ldr	r3, [pc, #260]	; (800cf08 <pvPortMalloc+0x178>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	687a      	ldr	r2, [r7, #4]
 800ce06:	429a      	cmp	r2, r3
 800ce08:	d863      	bhi.n	800ced2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ce0a:	4b40      	ldr	r3, [pc, #256]	; (800cf0c <pvPortMalloc+0x17c>)
 800ce0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ce0e:	4b3f      	ldr	r3, [pc, #252]	; (800cf0c <pvPortMalloc+0x17c>)
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ce14:	e004      	b.n	800ce20 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800ce16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ce1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ce20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce22:	685b      	ldr	r3, [r3, #4]
 800ce24:	687a      	ldr	r2, [r7, #4]
 800ce26:	429a      	cmp	r2, r3
 800ce28:	d903      	bls.n	800ce32 <pvPortMalloc+0xa2>
 800ce2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d1f1      	bne.n	800ce16 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ce32:	4b33      	ldr	r3, [pc, #204]	; (800cf00 <pvPortMalloc+0x170>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce38:	429a      	cmp	r2, r3
 800ce3a:	d04a      	beq.n	800ced2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ce3c:	6a3b      	ldr	r3, [r7, #32]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	2208      	movs	r2, #8
 800ce42:	4413      	add	r3, r2
 800ce44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ce46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce48:	681a      	ldr	r2, [r3, #0]
 800ce4a:	6a3b      	ldr	r3, [r7, #32]
 800ce4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ce4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce50:	685a      	ldr	r2, [r3, #4]
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	1ad2      	subs	r2, r2, r3
 800ce56:	2308      	movs	r3, #8
 800ce58:	005b      	lsls	r3, r3, #1
 800ce5a:	429a      	cmp	r2, r3
 800ce5c:	d91e      	bls.n	800ce9c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ce5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	4413      	add	r3, r2
 800ce64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ce66:	69bb      	ldr	r3, [r7, #24]
 800ce68:	f003 0307 	and.w	r3, r3, #7
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d009      	beq.n	800ce84 <pvPortMalloc+0xf4>
 800ce70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce74:	f383 8811 	msr	BASEPRI, r3
 800ce78:	f3bf 8f6f 	isb	sy
 800ce7c:	f3bf 8f4f 	dsb	sy
 800ce80:	613b      	str	r3, [r7, #16]
 800ce82:	e7fe      	b.n	800ce82 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ce84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce86:	685a      	ldr	r2, [r3, #4]
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	1ad2      	subs	r2, r2, r3
 800ce8c:	69bb      	ldr	r3, [r7, #24]
 800ce8e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ce90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce92:	687a      	ldr	r2, [r7, #4]
 800ce94:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ce96:	69b8      	ldr	r0, [r7, #24]
 800ce98:	f000 f8f6 	bl	800d088 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ce9c:	4b1a      	ldr	r3, [pc, #104]	; (800cf08 <pvPortMalloc+0x178>)
 800ce9e:	681a      	ldr	r2, [r3, #0]
 800cea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cea2:	685b      	ldr	r3, [r3, #4]
 800cea4:	1ad3      	subs	r3, r2, r3
 800cea6:	4a18      	ldr	r2, [pc, #96]	; (800cf08 <pvPortMalloc+0x178>)
 800cea8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ceaa:	4b17      	ldr	r3, [pc, #92]	; (800cf08 <pvPortMalloc+0x178>)
 800ceac:	681a      	ldr	r2, [r3, #0]
 800ceae:	4b18      	ldr	r3, [pc, #96]	; (800cf10 <pvPortMalloc+0x180>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	429a      	cmp	r2, r3
 800ceb4:	d203      	bcs.n	800cebe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ceb6:	4b14      	ldr	r3, [pc, #80]	; (800cf08 <pvPortMalloc+0x178>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	4a15      	ldr	r2, [pc, #84]	; (800cf10 <pvPortMalloc+0x180>)
 800cebc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cec0:	685a      	ldr	r2, [r3, #4]
 800cec2:	4b10      	ldr	r3, [pc, #64]	; (800cf04 <pvPortMalloc+0x174>)
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	431a      	orrs	r2, r3
 800cec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ceca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cece:	2200      	movs	r2, #0
 800ced0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ced2:	f7fe ff41 	bl	800bd58 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ced6:	69fb      	ldr	r3, [r7, #28]
 800ced8:	f003 0307 	and.w	r3, r3, #7
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d009      	beq.n	800cef4 <pvPortMalloc+0x164>
 800cee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cee4:	f383 8811 	msr	BASEPRI, r3
 800cee8:	f3bf 8f6f 	isb	sy
 800ceec:	f3bf 8f4f 	dsb	sy
 800cef0:	60fb      	str	r3, [r7, #12]
 800cef2:	e7fe      	b.n	800cef2 <pvPortMalloc+0x162>
	return pvReturn;
 800cef4:	69fb      	ldr	r3, [r7, #28]
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	3728      	adds	r7, #40	; 0x28
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}
 800cefe:	bf00      	nop
 800cf00:	2000c7a0 	.word	0x2000c7a0
 800cf04:	2000c7ac 	.word	0x2000c7ac
 800cf08:	2000c7a4 	.word	0x2000c7a4
 800cf0c:	2000c798 	.word	0x2000c798
 800cf10:	2000c7a8 	.word	0x2000c7a8

0800cf14 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b086      	sub	sp, #24
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d046      	beq.n	800cfb4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cf26:	2308      	movs	r3, #8
 800cf28:	425b      	negs	r3, r3
 800cf2a:	697a      	ldr	r2, [r7, #20]
 800cf2c:	4413      	add	r3, r2
 800cf2e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cf30:	697b      	ldr	r3, [r7, #20]
 800cf32:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cf34:	693b      	ldr	r3, [r7, #16]
 800cf36:	685a      	ldr	r2, [r3, #4]
 800cf38:	4b20      	ldr	r3, [pc, #128]	; (800cfbc <vPortFree+0xa8>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4013      	ands	r3, r2
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d109      	bne.n	800cf56 <vPortFree+0x42>
 800cf42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf46:	f383 8811 	msr	BASEPRI, r3
 800cf4a:	f3bf 8f6f 	isb	sy
 800cf4e:	f3bf 8f4f 	dsb	sy
 800cf52:	60fb      	str	r3, [r7, #12]
 800cf54:	e7fe      	b.n	800cf54 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cf56:	693b      	ldr	r3, [r7, #16]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d009      	beq.n	800cf72 <vPortFree+0x5e>
 800cf5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf62:	f383 8811 	msr	BASEPRI, r3
 800cf66:	f3bf 8f6f 	isb	sy
 800cf6a:	f3bf 8f4f 	dsb	sy
 800cf6e:	60bb      	str	r3, [r7, #8]
 800cf70:	e7fe      	b.n	800cf70 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cf72:	693b      	ldr	r3, [r7, #16]
 800cf74:	685a      	ldr	r2, [r3, #4]
 800cf76:	4b11      	ldr	r3, [pc, #68]	; (800cfbc <vPortFree+0xa8>)
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	4013      	ands	r3, r2
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d019      	beq.n	800cfb4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cf80:	693b      	ldr	r3, [r7, #16]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d115      	bne.n	800cfb4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cf88:	693b      	ldr	r3, [r7, #16]
 800cf8a:	685a      	ldr	r2, [r3, #4]
 800cf8c:	4b0b      	ldr	r3, [pc, #44]	; (800cfbc <vPortFree+0xa8>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	43db      	mvns	r3, r3
 800cf92:	401a      	ands	r2, r3
 800cf94:	693b      	ldr	r3, [r7, #16]
 800cf96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cf98:	f7fe fed0 	bl	800bd3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cf9c:	693b      	ldr	r3, [r7, #16]
 800cf9e:	685a      	ldr	r2, [r3, #4]
 800cfa0:	4b07      	ldr	r3, [pc, #28]	; (800cfc0 <vPortFree+0xac>)
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	4413      	add	r3, r2
 800cfa6:	4a06      	ldr	r2, [pc, #24]	; (800cfc0 <vPortFree+0xac>)
 800cfa8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cfaa:	6938      	ldr	r0, [r7, #16]
 800cfac:	f000 f86c 	bl	800d088 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800cfb0:	f7fe fed2 	bl	800bd58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cfb4:	bf00      	nop
 800cfb6:	3718      	adds	r7, #24
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}
 800cfbc:	2000c7ac 	.word	0x2000c7ac
 800cfc0:	2000c7a4 	.word	0x2000c7a4

0800cfc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cfc4:	b480      	push	{r7}
 800cfc6:	b085      	sub	sp, #20
 800cfc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cfca:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cfce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cfd0:	4b27      	ldr	r3, [pc, #156]	; (800d070 <prvHeapInit+0xac>)
 800cfd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	f003 0307 	and.w	r3, r3, #7
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d00c      	beq.n	800cff8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	3307      	adds	r3, #7
 800cfe2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	f023 0307 	bic.w	r3, r3, #7
 800cfea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cfec:	68ba      	ldr	r2, [r7, #8]
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	1ad3      	subs	r3, r2, r3
 800cff2:	4a1f      	ldr	r2, [pc, #124]	; (800d070 <prvHeapInit+0xac>)
 800cff4:	4413      	add	r3, r2
 800cff6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cffc:	4a1d      	ldr	r2, [pc, #116]	; (800d074 <prvHeapInit+0xb0>)
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d002:	4b1c      	ldr	r3, [pc, #112]	; (800d074 <prvHeapInit+0xb0>)
 800d004:	2200      	movs	r2, #0
 800d006:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	68ba      	ldr	r2, [r7, #8]
 800d00c:	4413      	add	r3, r2
 800d00e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d010:	2208      	movs	r2, #8
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	1a9b      	subs	r3, r3, r2
 800d016:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	f023 0307 	bic.w	r3, r3, #7
 800d01e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	4a15      	ldr	r2, [pc, #84]	; (800d078 <prvHeapInit+0xb4>)
 800d024:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d026:	4b14      	ldr	r3, [pc, #80]	; (800d078 <prvHeapInit+0xb4>)
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	2200      	movs	r2, #0
 800d02c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d02e:	4b12      	ldr	r3, [pc, #72]	; (800d078 <prvHeapInit+0xb4>)
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	2200      	movs	r2, #0
 800d034:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	68fa      	ldr	r2, [r7, #12]
 800d03e:	1ad2      	subs	r2, r2, r3
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d044:	4b0c      	ldr	r3, [pc, #48]	; (800d078 <prvHeapInit+0xb4>)
 800d046:	681a      	ldr	r2, [r3, #0]
 800d048:	683b      	ldr	r3, [r7, #0]
 800d04a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	685b      	ldr	r3, [r3, #4]
 800d050:	4a0a      	ldr	r2, [pc, #40]	; (800d07c <prvHeapInit+0xb8>)
 800d052:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	685b      	ldr	r3, [r3, #4]
 800d058:	4a09      	ldr	r2, [pc, #36]	; (800d080 <prvHeapInit+0xbc>)
 800d05a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d05c:	4b09      	ldr	r3, [pc, #36]	; (800d084 <prvHeapInit+0xc0>)
 800d05e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d062:	601a      	str	r2, [r3, #0]
}
 800d064:	bf00      	nop
 800d066:	3714      	adds	r7, #20
 800d068:	46bd      	mov	sp, r7
 800d06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06e:	4770      	bx	lr
 800d070:	20000448 	.word	0x20000448
 800d074:	2000c798 	.word	0x2000c798
 800d078:	2000c7a0 	.word	0x2000c7a0
 800d07c:	2000c7a8 	.word	0x2000c7a8
 800d080:	2000c7a4 	.word	0x2000c7a4
 800d084:	2000c7ac 	.word	0x2000c7ac

0800d088 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d088:	b480      	push	{r7}
 800d08a:	b085      	sub	sp, #20
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d090:	4b28      	ldr	r3, [pc, #160]	; (800d134 <prvInsertBlockIntoFreeList+0xac>)
 800d092:	60fb      	str	r3, [r7, #12]
 800d094:	e002      	b.n	800d09c <prvInsertBlockIntoFreeList+0x14>
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	60fb      	str	r3, [r7, #12]
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	687a      	ldr	r2, [r7, #4]
 800d0a2:	429a      	cmp	r2, r3
 800d0a4:	d8f7      	bhi.n	800d096 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	685b      	ldr	r3, [r3, #4]
 800d0ae:	68ba      	ldr	r2, [r7, #8]
 800d0b0:	4413      	add	r3, r2
 800d0b2:	687a      	ldr	r2, [r7, #4]
 800d0b4:	429a      	cmp	r2, r3
 800d0b6:	d108      	bne.n	800d0ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	685a      	ldr	r2, [r3, #4]
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	685b      	ldr	r3, [r3, #4]
 800d0c0:	441a      	add	r2, r3
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	685b      	ldr	r3, [r3, #4]
 800d0d2:	68ba      	ldr	r2, [r7, #8]
 800d0d4:	441a      	add	r2, r3
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	429a      	cmp	r2, r3
 800d0dc:	d118      	bne.n	800d110 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	681a      	ldr	r2, [r3, #0]
 800d0e2:	4b15      	ldr	r3, [pc, #84]	; (800d138 <prvInsertBlockIntoFreeList+0xb0>)
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	d00d      	beq.n	800d106 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	685a      	ldr	r2, [r3, #4]
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	685b      	ldr	r3, [r3, #4]
 800d0f4:	441a      	add	r2, r3
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	681a      	ldr	r2, [r3, #0]
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	601a      	str	r2, [r3, #0]
 800d104:	e008      	b.n	800d118 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d106:	4b0c      	ldr	r3, [pc, #48]	; (800d138 <prvInsertBlockIntoFreeList+0xb0>)
 800d108:	681a      	ldr	r2, [r3, #0]
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	601a      	str	r2, [r3, #0]
 800d10e:	e003      	b.n	800d118 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d118:	68fa      	ldr	r2, [r7, #12]
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	429a      	cmp	r2, r3
 800d11e:	d002      	beq.n	800d126 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	687a      	ldr	r2, [r7, #4]
 800d124:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d126:	bf00      	nop
 800d128:	3714      	adds	r7, #20
 800d12a:	46bd      	mov	sp, r7
 800d12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d130:	4770      	bx	lr
 800d132:	bf00      	nop
 800d134:	2000c798 	.word	0x2000c798
 800d138:	2000c7a0 	.word	0x2000c7a0

0800d13c <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b084      	sub	sp, #16
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
 800d144:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	330c      	adds	r3, #12
 800d14c:	461a      	mov	r2, r3
 800d14e:	6839      	ldr	r1, [r7, #0]
 800d150:	6878      	ldr	r0, [r7, #4]
 800d152:	f002 f96f 	bl	800f434 <tcpip_send_msg_wait_sem>
 800d156:	4603      	mov	r3, r0
 800d158:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800d15a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d103      	bne.n	800d16a <netconn_apimsg+0x2e>
    return apimsg->err;
 800d162:	683b      	ldr	r3, [r7, #0]
 800d164:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d168:	e001      	b.n	800d16e <netconn_apimsg+0x32>
  }
  return err;
 800d16a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d16e:	4618      	mov	r0, r3
 800d170:	3710      	adds	r7, #16
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}
	...

0800d178 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b08a      	sub	sp, #40	; 0x28
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	4603      	mov	r3, r0
 800d180:	603a      	str	r2, [r7, #0]
 800d182:	71fb      	strb	r3, [r7, #7]
 800d184:	460b      	mov	r3, r1
 800d186:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800d188:	79fb      	ldrb	r3, [r7, #7]
 800d18a:	6839      	ldr	r1, [r7, #0]
 800d18c:	4618      	mov	r0, r3
 800d18e:	f000 ff83 	bl	800e098 <netconn_alloc>
 800d192:	6278      	str	r0, [r7, #36]	; 0x24
  if (conn != NULL) {
 800d194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d196:	2b00      	cmp	r3, #0
 800d198:	d054      	beq.n	800d244 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800d19a:	79bb      	ldrb	r3, [r7, #6]
 800d19c:	753b      	strb	r3, [r7, #20]
    API_MSG_VAR_REF(msg).conn = conn;
 800d19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a0:	60fb      	str	r3, [r7, #12]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800d1a2:	f107 030c 	add.w	r3, r7, #12
 800d1a6:	4619      	mov	r1, r3
 800d1a8:	4829      	ldr	r0, [pc, #164]	; (800d250 <netconn_new_with_proto_and_callback+0xd8>)
 800d1aa:	f7ff ffc7 	bl	800d13c <netconn_apimsg>
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (err != ERR_OK) {
 800d1b4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d043      	beq.n	800d244 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800d1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d005      	beq.n	800d1d0 <netconn_new_with_proto_and_callback+0x58>
 800d1c4:	4b23      	ldr	r3, [pc, #140]	; (800d254 <netconn_new_with_proto_and_callback+0xdc>)
 800d1c6:	2289      	movs	r2, #137	; 0x89
 800d1c8:	4923      	ldr	r1, [pc, #140]	; (800d258 <netconn_new_with_proto_and_callback+0xe0>)
 800d1ca:	4824      	ldr	r0, [pc, #144]	; (800d25c <netconn_new_with_proto_and_callback+0xe4>)
 800d1cc:	f00c f888 	bl	80192e0 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800d1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1d2:	3310      	adds	r3, #16
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	f00b ff03 	bl	8018fe0 <sys_mbox_valid>
 800d1da:	4603      	mov	r3, r0
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d105      	bne.n	800d1ec <netconn_new_with_proto_and_callback+0x74>
 800d1e0:	4b1c      	ldr	r3, [pc, #112]	; (800d254 <netconn_new_with_proto_and_callback+0xdc>)
 800d1e2:	228a      	movs	r2, #138	; 0x8a
 800d1e4:	491e      	ldr	r1, [pc, #120]	; (800d260 <netconn_new_with_proto_and_callback+0xe8>)
 800d1e6:	481d      	ldr	r0, [pc, #116]	; (800d25c <netconn_new_with_proto_and_callback+0xe4>)
 800d1e8:	f00c f87a 	bl	80192e0 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800d1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ee:	3314      	adds	r3, #20
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	f00b fef5 	bl	8018fe0 <sys_mbox_valid>
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d005      	beq.n	800d208 <netconn_new_with_proto_and_callback+0x90>
 800d1fc:	4b15      	ldr	r3, [pc, #84]	; (800d254 <netconn_new_with_proto_and_callback+0xdc>)
 800d1fe:	228c      	movs	r2, #140	; 0x8c
 800d200:	4918      	ldr	r1, [pc, #96]	; (800d264 <netconn_new_with_proto_and_callback+0xec>)
 800d202:	4816      	ldr	r0, [pc, #88]	; (800d25c <netconn_new_with_proto_and_callback+0xe4>)
 800d204:	f00c f86c 	bl	80192e0 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800d208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d20a:	330c      	adds	r3, #12
 800d20c:	4618      	mov	r0, r3
 800d20e:	f00b ff78 	bl	8019102 <sys_sem_valid>
 800d212:	4603      	mov	r3, r0
 800d214:	2b00      	cmp	r3, #0
 800d216:	d105      	bne.n	800d224 <netconn_new_with_proto_and_callback+0xac>
 800d218:	4b0e      	ldr	r3, [pc, #56]	; (800d254 <netconn_new_with_proto_and_callback+0xdc>)
 800d21a:	228f      	movs	r2, #143	; 0x8f
 800d21c:	4912      	ldr	r1, [pc, #72]	; (800d268 <netconn_new_with_proto_and_callback+0xf0>)
 800d21e:	480f      	ldr	r0, [pc, #60]	; (800d25c <netconn_new_with_proto_and_callback+0xe4>)
 800d220:	f00c f85e 	bl	80192e0 <iprintf>
      sys_sem_free(&conn->op_completed);
 800d224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d226:	330c      	adds	r3, #12
 800d228:	4618      	mov	r0, r3
 800d22a:	f00b ff5d 	bl	80190e8 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800d22e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d230:	3310      	adds	r3, #16
 800d232:	4618      	mov	r0, r3
 800d234:	f00b fe38 	bl	8018ea8 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800d238:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d23a:	2007      	movs	r0, #7
 800d23c:	f002 fddc 	bl	800fdf8 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800d240:	2300      	movs	r3, #0
 800d242:	e000      	b.n	800d246 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800d244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d246:	4618      	mov	r0, r3
 800d248:	3728      	adds	r7, #40	; 0x28
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd80      	pop	{r7, pc}
 800d24e:	bf00      	nop
 800d250:	0800e041 	.word	0x0800e041
 800d254:	0801a55c 	.word	0x0801a55c
 800d258:	0801a5b4 	.word	0x0801a5b4
 800d25c:	0801a5d8 	.word	0x0801a5d8
 800d260:	0801a600 	.word	0x0801a600
 800d264:	0801a618 	.word	0x0801a618
 800d268:	0801a63c 	.word	0x0801a63c

0800d26c <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b088      	sub	sp, #32
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d101      	bne.n	800d27e <netconn_delete+0x12>
    return ERR_OK;
 800d27a:	2300      	movs	r3, #0
 800d27c:	e016      	b.n	800d2ac <netconn_delete+0x40>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	60bb      	str	r3, [r7, #8]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d282:	2329      	movs	r3, #41	; 0x29
 800d284:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800d286:	f107 0308 	add.w	r3, r7, #8
 800d28a:	4619      	mov	r1, r3
 800d28c:	4809      	ldr	r0, [pc, #36]	; (800d2b4 <netconn_delete+0x48>)
 800d28e:	f7ff ff55 	bl	800d13c <netconn_apimsg>
 800d292:	4603      	mov	r3, r0
 800d294:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800d296:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d002      	beq.n	800d2a4 <netconn_delete+0x38>
    return err;
 800d29e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d2a2:	e003      	b.n	800d2ac <netconn_delete+0x40>
  }

  netconn_free(conn);
 800d2a4:	6878      	ldr	r0, [r7, #4]
 800d2a6:	f000 ff67 	bl	800e178 <netconn_free>

  return ERR_OK;
 800d2aa:	2300      	movs	r3, #0
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3720      	adds	r7, #32
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}
 800d2b4:	0800e5fd 	.word	0x0800e5fd

0800d2b8 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b08a      	sub	sp, #40	; 0x28
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	60f8      	str	r0, [r7, #12]
 800d2c0:	60b9      	str	r1, [r7, #8]
 800d2c2:	4613      	mov	r3, r2
 800d2c4:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  
  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d108      	bne.n	800d2de <netconn_bind+0x26>
 800d2cc:	4b11      	ldr	r3, [pc, #68]	; (800d314 <netconn_bind+0x5c>)
 800d2ce:	22ff      	movs	r2, #255	; 0xff
 800d2d0:	4911      	ldr	r1, [pc, #68]	; (800d318 <netconn_bind+0x60>)
 800d2d2:	4812      	ldr	r0, [pc, #72]	; (800d31c <netconn_bind+0x64>)
 800d2d4:	f00c f804 	bl	80192e0 <iprintf>
 800d2d8:	f06f 030f 	mvn.w	r3, #15
 800d2dc:	e015      	b.n	800d30a <netconn_bind+0x52>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d101      	bne.n	800d2e8 <netconn_bind+0x30>
    addr = IP4_ADDR_ANY;
 800d2e4:	4b0e      	ldr	r3, [pc, #56]	; (800d320 <netconn_bind+0x68>)
 800d2e6:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800d2f0:	88fb      	ldrh	r3, [r7, #6]
 800d2f2:	83bb      	strh	r3, [r7, #28]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800d2f4:	f107 0310 	add.w	r3, r7, #16
 800d2f8:	4619      	mov	r1, r3
 800d2fa:	480a      	ldr	r0, [pc, #40]	; (800d324 <netconn_bind+0x6c>)
 800d2fc:	f7ff ff1e 	bl	800d13c <netconn_apimsg>
 800d300:	4603      	mov	r3, r0
 800d302:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  API_MSG_VAR_FREE(msg);

  return err;
 800d306:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d30a:	4618      	mov	r0, r3
 800d30c:	3728      	adds	r7, #40	; 0x28
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}
 800d312:	bf00      	nop
 800d314:	0801a55c 	.word	0x0801a55c
 800d318:	0801a6b8 	.word	0x0801a6b8
 800d31c:	0801a5d8 	.word	0x0801a5d8
 800d320:	0801cfa0 	.word	0x0801cfa0
 800d324:	0800e801 	.word	0x0800e801

0800d328 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b088      	sub	sp, #32
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
 800d330:	460b      	mov	r3, r1
 800d332:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d109      	bne.n	800d34e <netconn_listen_with_backlog+0x26>
 800d33a:	4b0d      	ldr	r3, [pc, #52]	; (800d370 <netconn_listen_with_backlog+0x48>)
 800d33c:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d340:	490c      	ldr	r1, [pc, #48]	; (800d374 <netconn_listen_with_backlog+0x4c>)
 800d342:	480d      	ldr	r0, [pc, #52]	; (800d378 <netconn_listen_with_backlog+0x50>)
 800d344:	f00b ffcc 	bl	80192e0 <iprintf>
 800d348:	f06f 030f 	mvn.w	r3, #15
 800d34c:	e00b      	b.n	800d366 <netconn_listen_with_backlog+0x3e>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	60bb      	str	r3, [r7, #8]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800d352:	f107 0308 	add.w	r3, r7, #8
 800d356:	4619      	mov	r1, r3
 800d358:	4808      	ldr	r0, [pc, #32]	; (800d37c <netconn_listen_with_backlog+0x54>)
 800d35a:	f7ff feef 	bl	800d13c <netconn_apimsg>
 800d35e:	4603      	mov	r3, r0
 800d360:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 800d362:	f997 301f 	ldrsb.w	r3, [r7, #31]
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800d366:	4618      	mov	r0, r3
 800d368:	3720      	adds	r7, #32
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}
 800d36e:	bf00      	nop
 800d370:	0801a55c 	.word	0x0801a55c
 800d374:	0801a718 	.word	0x0801a718
 800d378:	0801a5d8 	.word	0x0801a5d8
 800d37c:	0800e8c1 	.word	0x0800e8c1

0800d380 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b086      	sub	sp, #24
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
 800d388:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d109      	bne.n	800d3a4 <netconn_accept+0x24>
 800d390:	4b34      	ldr	r3, [pc, #208]	; (800d464 <netconn_accept+0xe4>)
 800d392:	f240 128d 	movw	r2, #397	; 0x18d
 800d396:	4934      	ldr	r1, [pc, #208]	; (800d468 <netconn_accept+0xe8>)
 800d398:	4834      	ldr	r0, [pc, #208]	; (800d46c <netconn_accept+0xec>)
 800d39a:	f00b ffa1 	bl	80192e0 <iprintf>
 800d39e:	f06f 030f 	mvn.w	r3, #15
 800d3a2:	e05b      	b.n	800d45c <netconn_accept+0xdc>
  *new_conn = NULL;
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d109      	bne.n	800d3c4 <netconn_accept+0x44>
 800d3b0:	4b2c      	ldr	r3, [pc, #176]	; (800d464 <netconn_accept+0xe4>)
 800d3b2:	f240 128f 	movw	r2, #399	; 0x18f
 800d3b6:	492e      	ldr	r1, [pc, #184]	; (800d470 <netconn_accept+0xf0>)
 800d3b8:	482c      	ldr	r0, [pc, #176]	; (800d46c <netconn_accept+0xec>)
 800d3ba:	f00b ff91 	bl	80192e0 <iprintf>
 800d3be:	f06f 030f 	mvn.w	r3, #15
 800d3c2:	e04b      	b.n	800d45c <netconn_accept+0xdc>

  if (ERR_IS_FATAL(conn->last_err)) {
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d3ca:	f113 0f0c 	cmn.w	r3, #12
 800d3ce:	da03      	bge.n	800d3d8 <netconn_accept+0x58>
    /* don't recv on fatal errors: this might block the application task
       waiting on acceptmbox forever! */
    return conn->last_err;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d3d6:	e041      	b.n	800d45c <netconn_accept+0xdc>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	3314      	adds	r3, #20
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f00b fdff 	bl	8018fe0 <sys_mbox_valid>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d102      	bne.n	800d3ee <netconn_accept+0x6e>
    return ERR_CLSD;
 800d3e8:	f06f 030e 	mvn.w	r3, #14
 800d3ec:	e036      	b.n	800d45c <netconn_accept+0xdc>
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	3314      	adds	r3, #20
 800d3f2:	f107 010c 	add.w	r1, r7, #12
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	f00b fd96 	bl	8018f2a <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/
  newconn = (struct netconn *)accept_ptr;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	617b      	str	r3, [r7, #20]
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d406:	2b00      	cmp	r3, #0
 800d408:	d005      	beq.n	800d416 <netconn_accept+0x96>
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d40e:	2200      	movs	r2, #0
 800d410:	2101      	movs	r1, #1
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	4798      	blx	r3

  if (accept_ptr == &netconn_aborted) {
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	4a16      	ldr	r2, [pc, #88]	; (800d474 <netconn_accept+0xf4>)
 800d41a:	4293      	cmp	r3, r2
 800d41c:	d102      	bne.n	800d424 <netconn_accept+0xa4>
    /* a connection has been aborted: out of pcbs or out of netconns during accept */
    /* @todo: set netconn error, but this would be fatal and thus block further accepts */
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_ABRT;
 800d41e:	f06f 030c 	mvn.w	r3, #12
 800d422:	e01b      	b.n	800d45c <netconn_accept+0xdc>
  }
  if (newconn == NULL) {
 800d424:	697b      	ldr	r3, [r7, #20]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d114      	bne.n	800d454 <netconn_accept+0xd4>
    /* connection has been aborted */
    /* in this special case, we set the netconn error from application thread, as
       on a ready-to-accept listening netconn, there should not be anything running
       in tcpip_thread */
    NETCONN_SET_SAFE_ERR(conn, ERR_CLSD);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d00e      	beq.n	800d44e <netconn_accept+0xce>
 800d430:	f00b fef2 	bl	8019218 <sys_arch_protect>
 800d434:	6138      	str	r0, [r7, #16]
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d43c:	f113 0f0c 	cmn.w	r3, #12
 800d440:	db02      	blt.n	800d448 <netconn_accept+0xc8>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	22f1      	movs	r2, #241	; 0xf1
 800d446:	721a      	strb	r2, [r3, #8]
 800d448:	6938      	ldr	r0, [r7, #16]
 800d44a:	f00b fef3 	bl	8019234 <sys_arch_unprotect>
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_CLSD;
 800d44e:	f06f 030e 	mvn.w	r3, #14
 800d452:	e003      	b.n	800d45c <netconn_accept+0xdc>
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	697a      	ldr	r2, [r7, #20]
 800d458:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800d45a:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800d45c:	4618      	mov	r0, r3
 800d45e:	3718      	adds	r7, #24
 800d460:	46bd      	mov	sp, r7
 800d462:	bd80      	pop	{r7, pc}
 800d464:	0801a55c 	.word	0x0801a55c
 800d468:	0801a738 	.word	0x0801a738
 800d46c:	0801a5d8 	.word	0x0801a5d8
 800d470:	0801a758 	.word	0x0801a758
 800d474:	2000d108 	.word	0x2000d108

0800d478 <netconn_recv_data>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b08a      	sub	sp, #40	; 0x28
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
 800d480:	6039      	str	r1, [r7, #0]
  void *buf = NULL;
 800d482:	2300      	movs	r3, #0
 800d484:	623b      	str	r3, [r7, #32]
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d109      	bne.n	800d4a0 <netconn_recv_data+0x28>
 800d48c:	4b5c      	ldr	r3, [pc, #368]	; (800d600 <netconn_recv_data+0x188>)
 800d48e:	f240 12e7 	movw	r2, #487	; 0x1e7
 800d492:	495c      	ldr	r1, [pc, #368]	; (800d604 <netconn_recv_data+0x18c>)
 800d494:	485c      	ldr	r0, [pc, #368]	; (800d608 <netconn_recv_data+0x190>)
 800d496:	f00b ff23 	bl	80192e0 <iprintf>
 800d49a:	f06f 030f 	mvn.w	r3, #15
 800d49e:	e0aa      	b.n	800d5f6 <netconn_recv_data+0x17e>
  *new_buf = NULL;
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d109      	bne.n	800d4c0 <netconn_recv_data+0x48>
 800d4ac:	4b54      	ldr	r3, [pc, #336]	; (800d600 <netconn_recv_data+0x188>)
 800d4ae:	f240 12e9 	movw	r2, #489	; 0x1e9
 800d4b2:	4956      	ldr	r1, [pc, #344]	; (800d60c <netconn_recv_data+0x194>)
 800d4b4:	4854      	ldr	r0, [pc, #336]	; (800d608 <netconn_recv_data+0x190>)
 800d4b6:	f00b ff13 	bl	80192e0 <iprintf>
 800d4ba:	f06f 030f 	mvn.w	r3, #15
 800d4be:	e09a      	b.n	800d5f6 <netconn_recv_data+0x17e>
#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	781b      	ldrb	r3, [r3, #0]
 800d4c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d4c8:	2b10      	cmp	r3, #16
 800d4ca:	d115      	bne.n	800d4f8 <netconn_recv_data+0x80>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    if (!sys_mbox_valid(&conn->recvmbox)) {
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	3310      	adds	r3, #16
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	f00b fd85 	bl	8018fe0 <sys_mbox_valid>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d10d      	bne.n	800d4f8 <netconn_recv_data+0x80>
      /* This happens when calling this function after receiving FIN */
      return sys_mbox_valid(&conn->acceptmbox) ? ERR_CONN : ERR_CLSD;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	3314      	adds	r3, #20
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	f00b fd7d 	bl	8018fe0 <sys_mbox_valid>
 800d4e6:	4603      	mov	r3, r0
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d002      	beq.n	800d4f2 <netconn_recv_data+0x7a>
 800d4ec:	f06f 030a 	mvn.w	r3, #10
 800d4f0:	e081      	b.n	800d5f6 <netconn_recv_data+0x17e>
 800d4f2:	f06f 030e 	mvn.w	r3, #14
 800d4f6:	e07e      	b.n	800d5f6 <netconn_recv_data+0x17e>
    }
  }
#endif /* LWIP_TCP */
  LWIP_ERROR("netconn_recv: invalid recvmbox", sys_mbox_valid(&conn->recvmbox), return ERR_CONN;);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	3310      	adds	r3, #16
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f00b fd6f 	bl	8018fe0 <sys_mbox_valid>
 800d502:	4603      	mov	r3, r0
 800d504:	2b00      	cmp	r3, #0
 800d506:	d109      	bne.n	800d51c <netconn_recv_data+0xa4>
 800d508:	4b3d      	ldr	r3, [pc, #244]	; (800d600 <netconn_recv_data+0x188>)
 800d50a:	f240 12f5 	movw	r2, #501	; 0x1f5
 800d50e:	4940      	ldr	r1, [pc, #256]	; (800d610 <netconn_recv_data+0x198>)
 800d510:	483d      	ldr	r0, [pc, #244]	; (800d608 <netconn_recv_data+0x190>)
 800d512:	f00b fee5 	bl	80192e0 <iprintf>
 800d516:	f06f 030a 	mvn.w	r3, #10
 800d51a:	e06c      	b.n	800d5f6 <netconn_recv_data+0x17e>

  if (ERR_IS_FATAL(conn->last_err)) {
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d522:	f113 0f0c 	cmn.w	r3, #12
 800d526:	da03      	bge.n	800d530 <netconn_recv_data+0xb8>
    /* don't recv on fatal errors: this might block the application task
       waiting on recvmbox forever! */
    /* @todo: this does not allow us to fetch data that has been put into recvmbox
       before the fatal error occurred - is that a problem? */
    return conn->last_err;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d52e:	e062      	b.n	800d5f6 <netconn_recv_data+0x17e>
    }
#endif /* LWIP_TCP */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	3310      	adds	r3, #16
 800d534:	f107 0120 	add.w	r1, r7, #32
 800d538:	2200      	movs	r2, #0
 800d53a:	4618      	mov	r0, r3
 800d53c:	f00b fcf5 	bl	8018f2a <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	781b      	ldrb	r3, [r3, #0]
 800d544:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d548:	2b10      	cmp	r3, #16
 800d54a:	d138      	bne.n	800d5be <netconn_recv_data+0x146>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    /* Let the stack know that we have taken the data. */
    /* @todo: Speedup: Don't block and wait for the answer here
       (to prevent multiple thread-switches). */
    API_MSG_VAR_REF(msg).conn = conn;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	60fb      	str	r3, [r7, #12]
    if (buf != NULL) {
 800d550:	6a3b      	ldr	r3, [r7, #32]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d003      	beq.n	800d55e <netconn_recv_data+0xe6>
      API_MSG_VAR_REF(msg).msg.r.len = ((struct pbuf *)buf)->tot_len;
 800d556:	6a3b      	ldr	r3, [r7, #32]
 800d558:	891b      	ldrh	r3, [r3, #8]
 800d55a:	617b      	str	r3, [r7, #20]
 800d55c:	e001      	b.n	800d562 <netconn_recv_data+0xea>
    } else {
      API_MSG_VAR_REF(msg).msg.r.len = 1;
 800d55e:	2301      	movs	r3, #1
 800d560:	617b      	str	r3, [r7, #20]
    }

    /* don't care for the return value of lwip_netconn_do_recv */
    netconn_apimsg(lwip_netconn_do_recv, &API_MSG_VAR_REF(msg));
 800d562:	f107 030c 	add.w	r3, r7, #12
 800d566:	4619      	mov	r1, r3
 800d568:	482a      	ldr	r0, [pc, #168]	; (800d614 <netconn_recv_data+0x19c>)
 800d56a:	f7ff fde7 	bl	800d13c <netconn_apimsg>
    API_MSG_VAR_FREE(msg);

    /* If we are closed, we indicate that we no longer wish to use the socket */
    if (buf == NULL) {
 800d56e:	6a3b      	ldr	r3, [r7, #32]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d120      	bne.n	800d5b6 <netconn_recv_data+0x13e>
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d005      	beq.n	800d588 <netconn_recv_data+0x110>
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d580:	2200      	movs	r2, #0
 800d582:	2101      	movs	r1, #1
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	685b      	ldr	r3, [r3, #4]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d10b      	bne.n	800d5a8 <netconn_recv_data+0x130>
        /* race condition: RST during recv */
        return conn->last_err == ERR_OK ? ERR_RST : conn->last_err;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d596:	2b00      	cmp	r3, #0
 800d598:	d003      	beq.n	800d5a2 <netconn_recv_data+0x12a>
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d5a0:	e029      	b.n	800d5f6 <netconn_recv_data+0x17e>
 800d5a2:	f06f 030d 	mvn.w	r3, #13
 800d5a6:	e026      	b.n	800d5f6 <netconn_recv_data+0x17e>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800d5a8:	2101      	movs	r1, #1
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f000 f926 	bl	800d7fc <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800d5b0:	f06f 030e 	mvn.w	r3, #14
 800d5b4:	e01f      	b.n	800d5f6 <netconn_recv_data+0x17e>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800d5b6:	6a3b      	ldr	r3, [r7, #32]
 800d5b8:	891b      	ldrh	r3, [r3, #8]
 800d5ba:	84fb      	strh	r3, [r7, #38]	; 0x26
 800d5bc:	e00d      	b.n	800d5da <netconn_recv_data+0x162>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800d5be:	6a3b      	ldr	r3, [r7, #32]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d106      	bne.n	800d5d2 <netconn_recv_data+0x15a>
 800d5c4:	4b0e      	ldr	r3, [pc, #56]	; (800d600 <netconn_recv_data+0x188>)
 800d5c6:	f240 223e 	movw	r2, #574	; 0x23e
 800d5ca:	4913      	ldr	r1, [pc, #76]	; (800d618 <netconn_recv_data+0x1a0>)
 800d5cc:	480e      	ldr	r0, [pc, #56]	; (800d608 <netconn_recv_data+0x190>)
 800d5ce:	f00b fe87 	bl	80192e0 <iprintf>
    len = netbuf_len((struct netbuf*)buf);
 800d5d2:	6a3b      	ldr	r3, [r7, #32]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	891b      	ldrh	r3, [r3, #8]
 800d5d8:	84fb      	strh	r3, [r7, #38]	; 0x26

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d005      	beq.n	800d5ee <netconn_recv_data+0x176>
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5e6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800d5e8:	2101      	movs	r1, #1
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800d5ee:	6a3a      	ldr	r2, [r7, #32]
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800d5f4:	2300      	movs	r3, #0
}
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	3728      	adds	r7, #40	; 0x28
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bd80      	pop	{r7, pc}
 800d5fe:	bf00      	nop
 800d600:	0801a55c 	.word	0x0801a55c
 800d604:	0801a778 	.word	0x0801a778
 800d608:	0801a5d8 	.word	0x0801a5d8
 800d60c:	0801a798 	.word	0x0801a798
 800d610:	0801a7b4 	.word	0x0801a7b4
 800d614:	0800ea45 	.word	0x0800ea45
 800d618:	0801a7d4 	.word	0x0801a7d4

0800d61c <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b086      	sub	sp, #24
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
 800d624:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800d626:	2300      	movs	r3, #0
 800d628:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d109      	bne.n	800d644 <netconn_recv+0x28>
 800d630:	4b31      	ldr	r3, [pc, #196]	; (800d6f8 <netconn_recv+0xdc>)
 800d632:	f44f 721d 	mov.w	r2, #628	; 0x274
 800d636:	4931      	ldr	r1, [pc, #196]	; (800d6fc <netconn_recv+0xe0>)
 800d638:	4831      	ldr	r0, [pc, #196]	; (800d700 <netconn_recv+0xe4>)
 800d63a:	f00b fe51 	bl	80192e0 <iprintf>
 800d63e:	f06f 030f 	mvn.w	r3, #15
 800d642:	e054      	b.n	800d6ee <netconn_recv+0xd2>
  *new_buf = NULL;
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	2200      	movs	r2, #0
 800d648:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d109      	bne.n	800d664 <netconn_recv+0x48>
 800d650:	4b29      	ldr	r3, [pc, #164]	; (800d6f8 <netconn_recv+0xdc>)
 800d652:	f240 2276 	movw	r2, #630	; 0x276
 800d656:	492b      	ldr	r1, [pc, #172]	; (800d704 <netconn_recv+0xe8>)
 800d658:	4829      	ldr	r0, [pc, #164]	; (800d700 <netconn_recv+0xe4>)
 800d65a:	f00b fe41 	bl	80192e0 <iprintf>
 800d65e:	f06f 030f 	mvn.w	r3, #15
 800d662:	e044      	b.n	800d6ee <netconn_recv+0xd2>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	781b      	ldrb	r3, [r3, #0]
 800d668:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d66c:	2b10      	cmp	r3, #16
 800d66e:	d139      	bne.n	800d6e4 <netconn_recv+0xc8>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800d670:	2300      	movs	r3, #0
 800d672:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d674:	2006      	movs	r0, #6
 800d676:	f002 fb49 	bl	800fd0c <memp_malloc>
 800d67a:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800d67c:	697b      	ldr	r3, [r7, #20]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d102      	bne.n	800d688 <netconn_recv+0x6c>
      return ERR_MEM;
 800d682:	f04f 33ff 	mov.w	r3, #4294967295
 800d686:	e032      	b.n	800d6ee <netconn_recv+0xd2>
    }

    err = netconn_recv_data(conn, (void **)&p);
 800d688:	f107 030c 	add.w	r3, r7, #12
 800d68c:	4619      	mov	r1, r3
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f7ff fef2 	bl	800d478 <netconn_recv_data>
 800d694:	4603      	mov	r3, r0
 800d696:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800d698:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d006      	beq.n	800d6ae <netconn_recv+0x92>
      memp_free(MEMP_NETBUF, buf);
 800d6a0:	6979      	ldr	r1, [r7, #20]
 800d6a2:	2006      	movs	r0, #6
 800d6a4:	f002 fba8 	bl	800fdf8 <memp_free>
      return err;
 800d6a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d6ac:	e01f      	b.n	800d6ee <netconn_recv+0xd2>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d106      	bne.n	800d6c2 <netconn_recv+0xa6>
 800d6b4:	4b10      	ldr	r3, [pc, #64]	; (800d6f8 <netconn_recv+0xdc>)
 800d6b6:	f240 228a 	movw	r2, #650	; 0x28a
 800d6ba:	4913      	ldr	r1, [pc, #76]	; (800d708 <netconn_recv+0xec>)
 800d6bc:	4810      	ldr	r0, [pc, #64]	; (800d700 <netconn_recv+0xe4>)
 800d6be:	f00b fe0f 	bl	80192e0 <iprintf>

    buf->p = p;
 800d6c2:	68fa      	ldr	r2, [r7, #12]
 800d6c4:	697b      	ldr	r3, [r7, #20]
 800d6c6:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800d6c8:	68fa      	ldr	r2, [r7, #12]
 800d6ca:	697b      	ldr	r3, [r7, #20]
 800d6cc:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800d6ce:	697b      	ldr	r3, [r7, #20]
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800d6d4:	697b      	ldr	r3, [r7, #20]
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800d6da:	683b      	ldr	r3, [r7, #0]
 800d6dc:	697a      	ldr	r2, [r7, #20]
 800d6de:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	e004      	b.n	800d6ee <netconn_recv+0xd2>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf);
 800d6e4:	6839      	ldr	r1, [r7, #0]
 800d6e6:	6878      	ldr	r0, [r7, #4]
 800d6e8:	f7ff fec6 	bl	800d478 <netconn_recv_data>
 800d6ec:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3718      	adds	r7, #24
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}
 800d6f6:	bf00      	nop
 800d6f8:	0801a55c 	.word	0x0801a55c
 800d6fc:	0801a778 	.word	0x0801a778
 800d700:	0801a5d8 	.word	0x0801a5d8
 800d704:	0801a798 	.word	0x0801a798
 800d708:	0801a7e0 	.word	0x0801a7e0

0800d70c <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b08a      	sub	sp, #40	; 0x28
 800d710:	af00      	add	r7, sp, #0
 800d712:	60f8      	str	r0, [r7, #12]
 800d714:	60b9      	str	r1, [r7, #8]
 800d716:	607a      	str	r2, [r7, #4]
 800d718:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  u8_t dontblock;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d109      	bne.n	800d734 <netconn_write_partly+0x28>
 800d720:	4b31      	ldr	r3, [pc, #196]	; (800d7e8 <netconn_write_partly+0xdc>)
 800d722:	f240 22e6 	movw	r2, #742	; 0x2e6
 800d726:	4931      	ldr	r1, [pc, #196]	; (800d7ec <netconn_write_partly+0xe0>)
 800d728:	4831      	ldr	r0, [pc, #196]	; (800d7f0 <netconn_write_partly+0xe4>)
 800d72a:	f00b fdd9 	bl	80192e0 <iprintf>
 800d72e:	f06f 030f 	mvn.w	r3, #15
 800d732:	e054      	b.n	800d7de <netconn_write_partly+0xd2>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type)== NETCONN_TCP), return ERR_VAL;);
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	781b      	ldrb	r3, [r3, #0]
 800d738:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d73c:	2b10      	cmp	r3, #16
 800d73e:	d009      	beq.n	800d754 <netconn_write_partly+0x48>
 800d740:	4b29      	ldr	r3, [pc, #164]	; (800d7e8 <netconn_write_partly+0xdc>)
 800d742:	f240 22e7 	movw	r2, #743	; 0x2e7
 800d746:	492b      	ldr	r1, [pc, #172]	; (800d7f4 <netconn_write_partly+0xe8>)
 800d748:	4829      	ldr	r0, [pc, #164]	; (800d7f0 <netconn_write_partly+0xe4>)
 800d74a:	f00b fdc9 	bl	80192e0 <iprintf>
 800d74e:	f06f 0305 	mvn.w	r3, #5
 800d752:	e044      	b.n	800d7de <netconn_write_partly+0xd2>
  if (size == 0) {
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d101      	bne.n	800d75e <netconn_write_partly+0x52>
    return ERR_OK;
 800d75a:	2300      	movs	r3, #0
 800d75c:	e03f      	b.n	800d7de <netconn_write_partly+0xd2>
  }
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	7f1b      	ldrb	r3, [r3, #28]
 800d762:	f003 0302 	and.w	r3, r3, #2
 800d766:	2b00      	cmp	r3, #0
 800d768:	d104      	bne.n	800d774 <netconn_write_partly+0x68>
 800d76a:	78fb      	ldrb	r3, [r7, #3]
 800d76c:	f003 0304 	and.w	r3, r3, #4
 800d770:	2b00      	cmp	r3, #0
 800d772:	d001      	beq.n	800d778 <netconn_write_partly+0x6c>
 800d774:	2301      	movs	r3, #1
 800d776:	e000      	b.n	800d77a <netconn_write_partly+0x6e>
 800d778:	2300      	movs	r3, #0
 800d77a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800d77e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d782:	2b00      	cmp	r3, #0
 800d784:	d005      	beq.n	800d792 <netconn_write_partly+0x86>
 800d786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d102      	bne.n	800d792 <netconn_write_partly+0x86>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800d78c:	f06f 0305 	mvn.w	r3, #5
 800d790:	e025      	b.n	800d7de <netconn_write_partly+0xd2>
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.w.dataptr = dataptr;
 800d796:	68bb      	ldr	r3, [r7, #8]
 800d798:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800d79a:	78fb      	ldrb	r3, [r7, #3]
 800d79c:	f887 3020 	strb.w	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	61fb      	str	r3, [r7, #28]
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800d7a4:	f107 0310 	add.w	r3, r7, #16
 800d7a8:	4619      	mov	r1, r3
 800d7aa:	4813      	ldr	r0, [pc, #76]	; (800d7f8 <netconn_write_partly+0xec>)
 800d7ac:	f7ff fcc6 	bl	800d13c <netconn_apimsg>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if ((err == ERR_OK) && (bytes_written != NULL)) {
 800d7b6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d10d      	bne.n	800d7da <netconn_write_partly+0xce>
 800d7be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d00a      	beq.n	800d7da <netconn_write_partly+0xce>
    if (dontblock) {
 800d7c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d003      	beq.n	800d7d4 <netconn_write_partly+0xc8>
      /* nonblocking write: maybe the data has been sent partly */
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.len;
 800d7cc:	69fa      	ldr	r2, [r7, #28]
 800d7ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7d0:	601a      	str	r2, [r3, #0]
 800d7d2:	e002      	b.n	800d7da <netconn_write_partly+0xce>
    } else {
      /* blocking call succeeded: all data has been sent if it */
      *bytes_written = size;
 800d7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7d6:	687a      	ldr	r2, [r7, #4]
 800d7d8:	601a      	str	r2, [r3, #0]
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800d7da:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
}
 800d7de:	4618      	mov	r0, r3
 800d7e0:	3728      	adds	r7, #40	; 0x28
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	bd80      	pop	{r7, pc}
 800d7e6:	bf00      	nop
 800d7e8:	0801a55c 	.word	0x0801a55c
 800d7ec:	0801a808 	.word	0x0801a808
 800d7f0:	0801a5d8 	.word	0x0801a5d8
 800d7f4:	0801a824 	.word	0x0801a824
 800d7f8:	0800ee25 	.word	0x0800ee25

0800d7fc <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b088      	sub	sp, #32
 800d800:	af00      	add	r7, sp, #0
 800d802:	6078      	str	r0, [r7, #4]
 800d804:	460b      	mov	r3, r1
 800d806:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d109      	bne.n	800d822 <netconn_close_shutdown+0x26>
 800d80e:	4b0f      	ldr	r3, [pc, #60]	; (800d84c <netconn_close_shutdown+0x50>)
 800d810:	f44f 724a 	mov.w	r2, #808	; 0x328
 800d814:	490e      	ldr	r1, [pc, #56]	; (800d850 <netconn_close_shutdown+0x54>)
 800d816:	480f      	ldr	r0, [pc, #60]	; (800d854 <netconn_close_shutdown+0x58>)
 800d818:	f00b fd62 	bl	80192e0 <iprintf>
 800d81c:	f06f 030f 	mvn.w	r3, #15
 800d820:	e00f      	b.n	800d842 <netconn_close_shutdown+0x46>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	60bb      	str	r3, [r7, #8]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800d826:	78fb      	ldrb	r3, [r7, #3]
 800d828:	743b      	strb	r3, [r7, #16]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d82a:	2329      	movs	r3, #41	; 0x29
 800d82c:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800d82e:	f107 0308 	add.w	r3, r7, #8
 800d832:	4619      	mov	r1, r3
 800d834:	4808      	ldr	r0, [pc, #32]	; (800d858 <netconn_close_shutdown+0x5c>)
 800d836:	f7ff fc81 	bl	800d13c <netconn_apimsg>
 800d83a:	4603      	mov	r3, r0
 800d83c:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 800d83e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d842:	4618      	mov	r0, r3
 800d844:	3720      	adds	r7, #32
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
 800d84a:	bf00      	nop
 800d84c:	0801a55c 	.word	0x0801a55c
 800d850:	0801a848 	.word	0x0801a848
 800d854:	0801a5d8 	.word	0x0801a5d8
 800d858:	0800ef85 	.word	0x0800ef85

0800d85c <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b082      	sub	sp, #8
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800d864:	2103      	movs	r1, #3
 800d866:	6878      	ldr	r0, [r7, #4]
 800d868:	f7ff ffc8 	bl	800d7fc <netconn_close_shutdown>
 800d86c:	4603      	mov	r3, r0
}
 800d86e:	4618      	mov	r0, r3
 800d870:	3708      	adds	r7, #8
 800d872:	46bd      	mov	sp, r7
 800d874:	bd80      	pop	{r7, pc}
	...

0800d878 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
   const ip_addr_t *addr, u16_t port)
{
 800d878:	b580      	push	{r7, lr}
 800d87a:	b088      	sub	sp, #32
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	60f8      	str	r0, [r7, #12]
 800d880:	60b9      	str	r1, [r7, #8]
 800d882:	607a      	str	r2, [r7, #4]
 800d884:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d105      	bne.n	800d898 <recv_udp+0x20>
 800d88c:	4b34      	ldr	r3, [pc, #208]	; (800d960 <recv_udp+0xe8>)
 800d88e:	22b1      	movs	r2, #177	; 0xb1
 800d890:	4934      	ldr	r1, [pc, #208]	; (800d964 <recv_udp+0xec>)
 800d892:	4835      	ldr	r0, [pc, #212]	; (800d968 <recv_udp+0xf0>)
 800d894:	f00b fd24 	bl	80192e0 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d105      	bne.n	800d8aa <recv_udp+0x32>
 800d89e:	4b30      	ldr	r3, [pc, #192]	; (800d960 <recv_udp+0xe8>)
 800d8a0:	22b2      	movs	r2, #178	; 0xb2
 800d8a2:	4932      	ldr	r1, [pc, #200]	; (800d96c <recv_udp+0xf4>)
 800d8a4:	4830      	ldr	r0, [pc, #192]	; (800d968 <recv_udp+0xf0>)
 800d8a6:	f00b fd1b 	bl	80192e0 <iprintf>
  conn = (struct netconn *)arg;
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800d8ae:	69fb      	ldr	r3, [r7, #28]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d103      	bne.n	800d8bc <recv_udp+0x44>
    pbuf_free(p);
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f003 f837 	bl	8010928 <pbuf_free>
    return;
 800d8ba:	e04d      	b.n	800d958 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800d8bc:	69fb      	ldr	r3, [r7, #28]
 800d8be:	685b      	ldr	r3, [r3, #4]
 800d8c0:	68ba      	ldr	r2, [r7, #8]
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	d005      	beq.n	800d8d2 <recv_udp+0x5a>
 800d8c6:	4b26      	ldr	r3, [pc, #152]	; (800d960 <recv_udp+0xe8>)
 800d8c8:	22ba      	movs	r2, #186	; 0xba
 800d8ca:	4929      	ldr	r1, [pc, #164]	; (800d970 <recv_udp+0xf8>)
 800d8cc:	4826      	ldr	r0, [pc, #152]	; (800d968 <recv_udp+0xf0>)
 800d8ce:	f00b fd07 	bl	80192e0 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!sys_mbox_valid(&conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!sys_mbox_valid(&conn->recvmbox)) {
 800d8d2:	69fb      	ldr	r3, [r7, #28]
 800d8d4:	3310      	adds	r3, #16
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f00b fb82 	bl	8018fe0 <sys_mbox_valid>
 800d8dc:	4603      	mov	r3, r0
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d103      	bne.n	800d8ea <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800d8e2:	6878      	ldr	r0, [r7, #4]
 800d8e4:	f003 f820 	bl	8010928 <pbuf_free>
    return;
 800d8e8:	e036      	b.n	800d958 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d8ea:	2006      	movs	r0, #6
 800d8ec:	f002 fa0e 	bl	800fd0c <memp_malloc>
 800d8f0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800d8f2:	69bb      	ldr	r3, [r7, #24]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d103      	bne.n	800d900 <recv_udp+0x88>
    pbuf_free(p);
 800d8f8:	6878      	ldr	r0, [r7, #4]
 800d8fa:	f003 f815 	bl	8010928 <pbuf_free>
    return;
 800d8fe:	e02b      	b.n	800d958 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800d900:	69bb      	ldr	r3, [r7, #24]
 800d902:	687a      	ldr	r2, [r7, #4]
 800d904:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800d906:	69bb      	ldr	r3, [r7, #24]
 800d908:	687a      	ldr	r2, [r7, #4]
 800d90a:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d002      	beq.n	800d918 <recv_udp+0xa0>
 800d912:	683b      	ldr	r3, [r7, #0]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	e000      	b.n	800d91a <recv_udp+0xa2>
 800d918:	2300      	movs	r3, #0
 800d91a:	69ba      	ldr	r2, [r7, #24]
 800d91c:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800d91e:	69bb      	ldr	r3, [r7, #24]
 800d920:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d922:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	891b      	ldrh	r3, [r3, #8]
 800d928:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800d92a:	69fb      	ldr	r3, [r7, #28]
 800d92c:	3310      	adds	r3, #16
 800d92e:	69b9      	ldr	r1, [r7, #24]
 800d930:	4618      	mov	r0, r3
 800d932:	f00b fae0 	bl	8018ef6 <sys_mbox_trypost>
 800d936:	4603      	mov	r3, r0
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d003      	beq.n	800d944 <recv_udp+0xcc>
    netbuf_delete(buf);
 800d93c:	69b8      	ldr	r0, [r7, #24]
 800d93e:	f001 fbc9 	bl	800f0d4 <netbuf_delete>
    return;
 800d942:	e009      	b.n	800d958 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d944:	69fb      	ldr	r3, [r7, #28]
 800d946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d005      	beq.n	800d958 <recv_udp+0xe0>
 800d94c:	69fb      	ldr	r3, [r7, #28]
 800d94e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d950:	8afa      	ldrh	r2, [r7, #22]
 800d952:	2100      	movs	r1, #0
 800d954:	69f8      	ldr	r0, [r7, #28]
 800d956:	4798      	blx	r3
  }
}
 800d958:	3720      	adds	r7, #32
 800d95a:	46bd      	mov	sp, r7
 800d95c:	bd80      	pop	{r7, pc}
 800d95e:	bf00      	nop
 800d960:	0801a864 	.word	0x0801a864
 800d964:	0801a8bc 	.word	0x0801a8bc
 800d968:	0801a8e0 	.word	0x0801a8e0
 800d96c:	0801a908 	.word	0x0801a908
 800d970:	0801a928 	.word	0x0801a928

0800d974 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b088      	sub	sp, #32
 800d978:	af00      	add	r7, sp, #0
 800d97a:	60f8      	str	r0, [r7, #12]
 800d97c:	60b9      	str	r1, [r7, #8]
 800d97e:	607a      	str	r2, [r7, #4]
 800d980:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800d982:	68bb      	ldr	r3, [r7, #8]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d105      	bne.n	800d994 <recv_tcp+0x20>
 800d988:	4b39      	ldr	r3, [pc, #228]	; (800da70 <recv_tcp+0xfc>)
 800d98a:	22f9      	movs	r2, #249	; 0xf9
 800d98c:	4939      	ldr	r1, [pc, #228]	; (800da74 <recv_tcp+0x100>)
 800d98e:	483a      	ldr	r0, [pc, #232]	; (800da78 <recv_tcp+0x104>)
 800d990:	f00b fca6 	bl	80192e0 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d105      	bne.n	800d9a6 <recv_tcp+0x32>
 800d99a:	4b35      	ldr	r3, [pc, #212]	; (800da70 <recv_tcp+0xfc>)
 800d99c:	22fa      	movs	r2, #250	; 0xfa
 800d99e:	4937      	ldr	r1, [pc, #220]	; (800da7c <recv_tcp+0x108>)
 800d9a0:	4835      	ldr	r0, [pc, #212]	; (800da78 <recv_tcp+0x104>)
 800d9a2:	f00b fc9d 	bl	80192e0 <iprintf>
  conn = (struct netconn *)arg;
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 800d9aa:	69bb      	ldr	r3, [r7, #24]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d102      	bne.n	800d9b6 <recv_tcp+0x42>
    return ERR_VAL;
 800d9b0:	f06f 0305 	mvn.w	r3, #5
 800d9b4:	e057      	b.n	800da66 <recv_tcp+0xf2>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800d9b6:	69bb      	ldr	r3, [r7, #24]
 800d9b8:	685b      	ldr	r3, [r3, #4]
 800d9ba:	68ba      	ldr	r2, [r7, #8]
 800d9bc:	429a      	cmp	r2, r3
 800d9be:	d006      	beq.n	800d9ce <recv_tcp+0x5a>
 800d9c0:	4b2b      	ldr	r3, [pc, #172]	; (800da70 <recv_tcp+0xfc>)
 800d9c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d9c6:	492e      	ldr	r1, [pc, #184]	; (800da80 <recv_tcp+0x10c>)
 800d9c8:	482b      	ldr	r0, [pc, #172]	; (800da78 <recv_tcp+0x104>)
 800d9ca:	f00b fc89 	bl	80192e0 <iprintf>

  if (!sys_mbox_valid(&conn->recvmbox)) {
 800d9ce:	69bb      	ldr	r3, [r7, #24]
 800d9d0:	3310      	adds	r3, #16
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f00b fb04 	bl	8018fe0 <sys_mbox_valid>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d10d      	bne.n	800d9fa <recv_tcp+0x86>
    /* recvmbox already deleted */
    if (p != NULL) {
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d008      	beq.n	800d9f6 <recv_tcp+0x82>
      tcp_recved(pcb, p->tot_len);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	891b      	ldrh	r3, [r3, #8]
 800d9e8:	4619      	mov	r1, r3
 800d9ea:	68b8      	ldr	r0, [r7, #8]
 800d9ec:	f003 fe76 	bl	80116dc <tcp_recved>
      pbuf_free(p);
 800d9f0:	6878      	ldr	r0, [r7, #4]
 800d9f2:	f002 ff99 	bl	8010928 <pbuf_free>
    }
    return ERR_OK;
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	e035      	b.n	800da66 <recv_tcp+0xf2>
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  /* don't overwrite fatal errors! */
  if (err != ERR_OK) {
 800d9fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d011      	beq.n	800da26 <recv_tcp+0xb2>
    NETCONN_SET_SAFE_ERR(conn, err);
 800da02:	69bb      	ldr	r3, [r7, #24]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d00e      	beq.n	800da26 <recv_tcp+0xb2>
 800da08:	f00b fc06 	bl	8019218 <sys_arch_protect>
 800da0c:	6178      	str	r0, [r7, #20]
 800da0e:	69bb      	ldr	r3, [r7, #24]
 800da10:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800da14:	f113 0f0c 	cmn.w	r3, #12
 800da18:	db02      	blt.n	800da20 <recv_tcp+0xac>
 800da1a:	69bb      	ldr	r3, [r7, #24]
 800da1c:	78fa      	ldrb	r2, [r7, #3]
 800da1e:	721a      	strb	r2, [r3, #8]
 800da20:	6978      	ldr	r0, [r7, #20]
 800da22:	f00b fc07 	bl	8019234 <sys_arch_unprotect>
  }

  if (p != NULL) {
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d003      	beq.n	800da34 <recv_tcp+0xc0>
    len = p->tot_len;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	891b      	ldrh	r3, [r3, #8]
 800da30:	83fb      	strh	r3, [r7, #30]
 800da32:	e001      	b.n	800da38 <recv_tcp+0xc4>
  } else {
    len = 0;
 800da34:	2300      	movs	r3, #0
 800da36:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, p) != ERR_OK) {
 800da38:	69bb      	ldr	r3, [r7, #24]
 800da3a:	3310      	adds	r3, #16
 800da3c:	6879      	ldr	r1, [r7, #4]
 800da3e:	4618      	mov	r0, r3
 800da40:	f00b fa59 	bl	8018ef6 <sys_mbox_trypost>
 800da44:	4603      	mov	r3, r0
 800da46:	2b00      	cmp	r3, #0
 800da48:	d002      	beq.n	800da50 <recv_tcp+0xdc>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800da4a:	f04f 33ff 	mov.w	r3, #4294967295
 800da4e:	e00a      	b.n	800da66 <recv_tcp+0xf2>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800da50:	69bb      	ldr	r3, [r7, #24]
 800da52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da54:	2b00      	cmp	r3, #0
 800da56:	d005      	beq.n	800da64 <recv_tcp+0xf0>
 800da58:	69bb      	ldr	r3, [r7, #24]
 800da5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da5c:	8bfa      	ldrh	r2, [r7, #30]
 800da5e:	2100      	movs	r1, #0
 800da60:	69b8      	ldr	r0, [r7, #24]
 800da62:	4798      	blx	r3
  }

  return ERR_OK;
 800da64:	2300      	movs	r3, #0
}
 800da66:	4618      	mov	r0, r3
 800da68:	3720      	adds	r7, #32
 800da6a:	46bd      	mov	sp, r7
 800da6c:	bd80      	pop	{r7, pc}
 800da6e:	bf00      	nop
 800da70:	0801a864 	.word	0x0801a864
 800da74:	0801a948 	.word	0x0801a948
 800da78:	0801a8e0 	.word	0x0801a8e0
 800da7c:	0801a96c 	.word	0x0801a96c
 800da80:	0801a98c 	.word	0x0801a98c

0800da84 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b084      	sub	sp, #16
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
 800da8c:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d106      	bne.n	800daa6 <poll_tcp+0x22>
 800da98:	4b29      	ldr	r3, [pc, #164]	; (800db40 <poll_tcp+0xbc>)
 800da9a:	f44f 729c 	mov.w	r2, #312	; 0x138
 800da9e:	4929      	ldr	r1, [pc, #164]	; (800db44 <poll_tcp+0xc0>)
 800daa0:	4829      	ldr	r0, [pc, #164]	; (800db48 <poll_tcp+0xc4>)
 800daa2:	f00b fc1d 	bl	80192e0 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	785b      	ldrb	r3, [r3, #1]
 800daaa:	2b01      	cmp	r3, #1
 800daac:	d104      	bne.n	800dab8 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800daae:	2101      	movs	r1, #1
 800dab0:	68f8      	ldr	r0, [r7, #12]
 800dab2:	f001 f813 	bl	800eadc <lwip_netconn_do_writemore>
 800dab6:	e016      	b.n	800dae6 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	785b      	ldrb	r3, [r3, #1]
 800dabc:	2b04      	cmp	r3, #4
 800dabe:	d112      	bne.n	800dae6 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d00a      	beq.n	800dade <poll_tcp+0x5a>
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dacc:	7a5b      	ldrb	r3, [r3, #9]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d005      	beq.n	800dade <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dad6:	7a5a      	ldrb	r2, [r3, #9]
 800dad8:	3a01      	subs	r2, #1
 800dada:	b2d2      	uxtb	r2, r2
 800dadc:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800dade:	2101      	movs	r1, #1
 800dae0:	68f8      	ldr	r0, [r7, #12]
 800dae2:	f000 fc13 	bl	800e30c <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	7f1b      	ldrb	r3, [r3, #28]
 800daea:	f003 0310 	and.w	r3, r3, #16
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d021      	beq.n	800db36 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	685b      	ldr	r3, [r3, #4]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d01d      	beq.n	800db36 <poll_tcp+0xb2>
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	685b      	ldr	r3, [r3, #4]
 800dafe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800db02:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800db06:	d316      	bcc.n	800db36 <poll_tcp+0xb2>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	685b      	ldr	r3, [r3, #4]
 800db0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800db10:	2b04      	cmp	r3, #4
 800db12:	d810      	bhi.n	800db36 <poll_tcp+0xb2>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	7f1b      	ldrb	r3, [r3, #28]
 800db18:	f023 0310 	bic.w	r3, r3, #16
 800db1c:	b2da      	uxtb	r2, r3
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db26:	2b00      	cmp	r3, #0
 800db28:	d005      	beq.n	800db36 <poll_tcp+0xb2>
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db2e:	2200      	movs	r2, #0
 800db30:	2102      	movs	r1, #2
 800db32:	68f8      	ldr	r0, [r7, #12]
 800db34:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800db36:	2300      	movs	r3, #0
}
 800db38:	4618      	mov	r0, r3
 800db3a:	3710      	adds	r7, #16
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bd80      	pop	{r7, pc}
 800db40:	0801a864 	.word	0x0801a864
 800db44:	0801a9ac 	.word	0x0801a9ac
 800db48:	0801a8e0 	.word	0x0801a8e0

0800db4c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b086      	sub	sp, #24
 800db50:	af00      	add	r7, sp, #0
 800db52:	60f8      	str	r0, [r7, #12]
 800db54:	60b9      	str	r1, [r7, #8]
 800db56:	4613      	mov	r3, r2
 800db58:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800db5e:	697b      	ldr	r3, [r7, #20]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d106      	bne.n	800db72 <sent_tcp+0x26>
 800db64:	4b20      	ldr	r3, [pc, #128]	; (800dbe8 <sent_tcp+0x9c>)
 800db66:	f240 1261 	movw	r2, #353	; 0x161
 800db6a:	4920      	ldr	r1, [pc, #128]	; (800dbec <sent_tcp+0xa0>)
 800db6c:	4820      	ldr	r0, [pc, #128]	; (800dbf0 <sent_tcp+0xa4>)
 800db6e:	f00b fbb7 	bl	80192e0 <iprintf>

  if (conn) {
 800db72:	697b      	ldr	r3, [r7, #20]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d032      	beq.n	800dbde <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800db78:	697b      	ldr	r3, [r7, #20]
 800db7a:	785b      	ldrb	r3, [r3, #1]
 800db7c:	2b01      	cmp	r3, #1
 800db7e:	d104      	bne.n	800db8a <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800db80:	2101      	movs	r1, #1
 800db82:	6978      	ldr	r0, [r7, #20]
 800db84:	f000 ffaa 	bl	800eadc <lwip_netconn_do_writemore>
 800db88:	e007      	b.n	800db9a <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800db8a:	697b      	ldr	r3, [r7, #20]
 800db8c:	785b      	ldrb	r3, [r3, #1]
 800db8e:	2b04      	cmp	r3, #4
 800db90:	d103      	bne.n	800db9a <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800db92:	2101      	movs	r1, #1
 800db94:	6978      	ldr	r0, [r7, #20]
 800db96:	f000 fbb9 	bl	800e30c <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	685b      	ldr	r3, [r3, #4]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d01d      	beq.n	800dbde <sent_tcp+0x92>
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	685b      	ldr	r3, [r3, #4]
 800dba6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800dbaa:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800dbae:	d316      	bcc.n	800dbde <sent_tcp+0x92>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800dbb0:	697b      	ldr	r3, [r7, #20]
 800dbb2:	685b      	ldr	r3, [r3, #4]
 800dbb4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800dbb8:	2b04      	cmp	r3, #4
 800dbba:	d810      	bhi.n	800dbde <sent_tcp+0x92>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 800dbbc:	697b      	ldr	r3, [r7, #20]
 800dbbe:	7f1b      	ldrb	r3, [r3, #28]
 800dbc0:	f023 0310 	bic.w	r3, r3, #16
 800dbc4:	b2da      	uxtb	r2, r3
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d005      	beq.n	800dbde <sent_tcp+0x92>
 800dbd2:	697b      	ldr	r3, [r7, #20]
 800dbd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbd6:	88fa      	ldrh	r2, [r7, #6]
 800dbd8:	2102      	movs	r1, #2
 800dbda:	6978      	ldr	r0, [r7, #20]
 800dbdc:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800dbde:	2300      	movs	r3, #0
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3718      	adds	r7, #24
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	bd80      	pop	{r7, pc}
 800dbe8:	0801a864 	.word	0x0801a864
 800dbec:	0801a9ac 	.word	0x0801a9ac
 800dbf0:	0801a8e0 	.word	0x0801a8e0

0800dbf4 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b08a      	sub	sp, #40	; 0x28
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
 800dbfc:	460b      	mov	r3, r1
 800dbfe:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;

  conn = (struct netconn *)arg;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	627b      	str	r3, [r7, #36]	; 0x24
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800dc04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d106      	bne.n	800dc18 <err_tcp+0x24>
 800dc0a:	4b6c      	ldr	r3, [pc, #432]	; (800ddbc <err_tcp+0x1c8>)
 800dc0c:	f44f 72c2 	mov.w	r2, #388	; 0x184
 800dc10:	496b      	ldr	r1, [pc, #428]	; (800ddc0 <err_tcp+0x1cc>)
 800dc12:	486c      	ldr	r0, [pc, #432]	; (800ddc4 <err_tcp+0x1d0>)
 800dc14:	f00b fb64 	bl	80192e0 <iprintf>

  conn->pcb.tcp = NULL;
 800dc18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	605a      	str	r2, [r3, #4]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800dc1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc20:	785b      	ldrb	r3, [r3, #1]
 800dc22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  conn->state = NETCONN_NONE;
 800dc26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc28:	2200      	movs	r2, #0
 800dc2a:	705a      	strb	r2, [r3, #1]

  if (old_state == NETCONN_CLOSE) {
 800dc2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dc30:	2b04      	cmp	r3, #4
 800dc32:	d114      	bne.n	800dc5e <err_tcp+0x6a>
    /* RST during close: let close return success & dealloc the netconn */
    err = ERR_OK;
 800dc34:	2300      	movs	r3, #0
 800dc36:	70fb      	strb	r3, [r7, #3]
    NETCONN_SET_SAFE_ERR(conn, ERR_OK);
 800dc38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d018      	beq.n	800dc70 <err_tcp+0x7c>
 800dc3e:	f00b faeb 	bl	8019218 <sys_arch_protect>
 800dc42:	61b8      	str	r0, [r7, #24]
 800dc44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc46:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800dc4a:	f113 0f0c 	cmn.w	r3, #12
 800dc4e:	db02      	blt.n	800dc56 <err_tcp+0x62>
 800dc50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc52:	2200      	movs	r2, #0
 800dc54:	721a      	strb	r2, [r3, #8]
 800dc56:	69b8      	ldr	r0, [r7, #24]
 800dc58:	f00b faec 	bl	8019234 <sys_arch_unprotect>
 800dc5c:	e008      	b.n	800dc70 <err_tcp+0x7c>
  } else {
    /* no check since this is always fatal! */
    SYS_ARCH_SET(conn->last_err, err);
 800dc5e:	f00b fadb 	bl	8019218 <sys_arch_protect>
 800dc62:	61f8      	str	r0, [r7, #28]
 800dc64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc66:	78fa      	ldrb	r2, [r7, #3]
 800dc68:	721a      	strb	r2, [r3, #8]
 800dc6a:	69f8      	ldr	r0, [r7, #28]
 800dc6c:	f00b fae2 	bl	8019234 <sys_arch_unprotect>
  }

  /* @todo: the type of NETCONN_EVT created should depend on 'old_state' */

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800dc70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d005      	beq.n	800dc84 <err_tcp+0x90>
 800dc78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	2104      	movs	r1, #4
 800dc80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dc82:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dc84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d005      	beq.n	800dc98 <err_tcp+0xa4>
 800dc8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc90:	2200      	movs	r2, #0
 800dc92:	2100      	movs	r1, #0
 800dc94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dc96:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800dc98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d005      	beq.n	800dcac <err_tcp+0xb8>
 800dca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dca4:	2200      	movs	r2, #0
 800dca6:	2102      	movs	r1, #2
 800dca8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dcaa:	4798      	blx	r3

  /* pass NULL-message to recvmbox to wake up pending recv */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800dcac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcae:	3310      	adds	r3, #16
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f00b f995 	bl	8018fe0 <sys_mbox_valid>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d005      	beq.n	800dcc8 <err_tcp+0xd4>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, NULL);
 800dcbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcbe:	3310      	adds	r3, #16
 800dcc0:	2100      	movs	r1, #0
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f00b f917 	bl	8018ef6 <sys_mbox_trypost>
  }
  /* pass NULL-message to acceptmbox to wake up pending accept */
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800dcc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcca:	3314      	adds	r3, #20
 800dccc:	4618      	mov	r0, r3
 800dcce:	f00b f987 	bl	8018fe0 <sys_mbox_valid>
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d005      	beq.n	800dce4 <err_tcp+0xf0>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, NULL);
 800dcd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcda:	3314      	adds	r3, #20
 800dcdc:	2100      	movs	r1, #0
 800dcde:	4618      	mov	r0, r3
 800dce0:	f00b f909 	bl	8018ef6 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800dce4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dce8:	2b01      	cmp	r3, #1
 800dcea:	d007      	beq.n	800dcfc <err_tcp+0x108>
 800dcec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dcf0:	2b04      	cmp	r3, #4
 800dcf2:	d003      	beq.n	800dcfc <err_tcp+0x108>
 800dcf4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dcf8:	2b03      	cmp	r3, #3
 800dcfa:	d14d      	bne.n	800dd98 <err_tcp+0x1a4>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800dcfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcfe:	7f1b      	ldrb	r3, [r3, #28]
 800dd00:	f003 0304 	and.w	r3, r3, #4
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	bf14      	ite	ne
 800dd08:	2301      	movne	r3, #1
 800dd0a:	2300      	moveq	r3, #0
 800dd0c:	b2db      	uxtb	r3, r3
 800dd0e:	617b      	str	r3, [r7, #20]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800dd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd12:	7f1b      	ldrb	r3, [r3, #28]
 800dd14:	f023 0304 	bic.w	r3, r3, #4
 800dd18:	b2da      	uxtb	r2, r3
 800dd1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd1c:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800dd1e:	697b      	ldr	r3, [r7, #20]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d145      	bne.n	800ddb0 <err_tcp+0x1bc>
      sys_sem_t* op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800dd24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d106      	bne.n	800dd3a <err_tcp+0x146>
 800dd2c:	4b23      	ldr	r3, [pc, #140]	; (800ddbc <err_tcp+0x1c8>)
 800dd2e:	f240 12b3 	movw	r2, #435	; 0x1b3
 800dd32:	4925      	ldr	r1, [pc, #148]	; (800ddc8 <err_tcp+0x1d4>)
 800dd34:	4823      	ldr	r0, [pc, #140]	; (800ddc4 <err_tcp+0x1d0>)
 800dd36:	f00b fad3 	bl	80192e0 <iprintf>
      conn->current_msg->err = err;
 800dd3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd3e:	78fa      	ldrb	r2, [r7, #3]
 800dd40:	711a      	strb	r2, [r3, #4]
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800dd42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	330c      	adds	r3, #12
 800dd4a:	613b      	str	r3, [r7, #16]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800dd4c:	6938      	ldr	r0, [r7, #16]
 800dd4e:	f00b f9d8 	bl	8019102 <sys_sem_valid>
 800dd52:	4603      	mov	r3, r0
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d106      	bne.n	800dd66 <err_tcp+0x172>
 800dd58:	4b18      	ldr	r3, [pc, #96]	; (800ddbc <err_tcp+0x1c8>)
 800dd5a:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 800dd5e:	491b      	ldr	r1, [pc, #108]	; (800ddcc <err_tcp+0x1d8>)
 800dd60:	4818      	ldr	r0, [pc, #96]	; (800ddc4 <err_tcp+0x1d0>)
 800dd62:	f00b fabd 	bl	80192e0 <iprintf>
      conn->current_msg = NULL;
 800dd66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd68:	2200      	movs	r2, #0
 800dd6a:	625a      	str	r2, [r3, #36]	; 0x24
      /* wake up the waiting task */
      NETCONN_SET_SAFE_ERR(conn, err);
 800dd6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d00e      	beq.n	800dd90 <err_tcp+0x19c>
 800dd72:	f00b fa51 	bl	8019218 <sys_arch_protect>
 800dd76:	60f8      	str	r0, [r7, #12]
 800dd78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd7a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800dd7e:	f113 0f0c 	cmn.w	r3, #12
 800dd82:	db02      	blt.n	800dd8a <err_tcp+0x196>
 800dd84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd86:	78fa      	ldrb	r2, [r7, #3]
 800dd88:	721a      	strb	r2, [r3, #8]
 800dd8a:	68f8      	ldr	r0, [r7, #12]
 800dd8c:	f00b fa52 	bl	8019234 <sys_arch_unprotect>
      sys_sem_signal(op_completed_sem);
 800dd90:	6938      	ldr	r0, [r7, #16]
 800dd92:	f00b f99c 	bl	80190ce <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800dd96:	e00b      	b.n	800ddb0 <err_tcp+0x1bc>
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800dd98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d008      	beq.n	800ddb2 <err_tcp+0x1be>
 800dda0:	4b06      	ldr	r3, [pc, #24]	; (800ddbc <err_tcp+0x1c8>)
 800dda2:	f240 12bd 	movw	r2, #445	; 0x1bd
 800dda6:	490a      	ldr	r1, [pc, #40]	; (800ddd0 <err_tcp+0x1dc>)
 800dda8:	4806      	ldr	r0, [pc, #24]	; (800ddc4 <err_tcp+0x1d0>)
 800ddaa:	f00b fa99 	bl	80192e0 <iprintf>
  }
}
 800ddae:	e000      	b.n	800ddb2 <err_tcp+0x1be>
      (old_state == NETCONN_CONNECT)) {
 800ddb0:	bf00      	nop
}
 800ddb2:	bf00      	nop
 800ddb4:	3728      	adds	r7, #40	; 0x28
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}
 800ddba:	bf00      	nop
 800ddbc:	0801a864 	.word	0x0801a864
 800ddc0:	0801a9ac 	.word	0x0801a9ac
 800ddc4:	0801a8e0 	.word	0x0801a8e0
 800ddc8:	0801a9bc 	.word	0x0801a9bc
 800ddcc:	0801a9d8 	.word	0x0801a9d8
 800ddd0:	0801a9f4 	.word	0x0801a9f4

0800ddd4 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b084      	sub	sp, #16
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	685b      	ldr	r3, [r3, #4]
 800dde0:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800dde2:	6879      	ldr	r1, [r7, #4]
 800dde4:	68f8      	ldr	r0, [r7, #12]
 800dde6:	f004 fa5b 	bl	80122a0 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800ddea:	490a      	ldr	r1, [pc, #40]	; (800de14 <setup_tcp+0x40>)
 800ddec:	68f8      	ldr	r0, [r7, #12]
 800ddee:	f004 fa69 	bl	80122c4 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800ddf2:	4909      	ldr	r1, [pc, #36]	; (800de18 <setup_tcp+0x44>)
 800ddf4:	68f8      	ldr	r0, [r7, #12]
 800ddf6:	f004 fa87 	bl	8012308 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800ddfa:	2202      	movs	r2, #2
 800ddfc:	4907      	ldr	r1, [pc, #28]	; (800de1c <setup_tcp+0x48>)
 800ddfe:	68f8      	ldr	r0, [r7, #12]
 800de00:	f004 fadc 	bl	80123bc <tcp_poll>
  tcp_err(pcb, err_tcp);
 800de04:	4906      	ldr	r1, [pc, #24]	; (800de20 <setup_tcp+0x4c>)
 800de06:	68f8      	ldr	r0, [r7, #12]
 800de08:	f004 fa9e 	bl	8012348 <tcp_err>
}
 800de0c:	bf00      	nop
 800de0e:	3710      	adds	r7, #16
 800de10:	46bd      	mov	sp, r7
 800de12:	bd80      	pop	{r7, pc}
 800de14:	0800d975 	.word	0x0800d975
 800de18:	0800db4d 	.word	0x0800db4d
 800de1c:	0800da85 	.word	0x0800da85
 800de20:	0800dbf5 	.word	0x0800dbf5

0800de24 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b088      	sub	sp, #32
 800de28:	af00      	add	r7, sp, #0
 800de2a:	60f8      	str	r0, [r7, #12]
 800de2c:	60b9      	str	r1, [r7, #8]
 800de2e:	4613      	mov	r3, r2
 800de30:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800de36:	69fb      	ldr	r3, [r7, #28]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d102      	bne.n	800de42 <accept_function+0x1e>
    return ERR_VAL;
 800de3c:	f06f 0305 	mvn.w	r3, #5
 800de40:	e08d      	b.n	800df5e <accept_function+0x13a>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 800de42:	69fb      	ldr	r3, [r7, #28]
 800de44:	3314      	adds	r3, #20
 800de46:	4618      	mov	r0, r3
 800de48:	f00b f8ca 	bl	8018fe0 <sys_mbox_valid>
 800de4c:	4603      	mov	r3, r0
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d102      	bne.n	800de58 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800de52:	f06f 0305 	mvn.w	r3, #5
 800de56:	e082      	b.n	800df5e <accept_function+0x13a>
  }

  if (newpcb == NULL) {
 800de58:	68bb      	ldr	r3, [r7, #8]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d115      	bne.n	800de8a <accept_function+0x66>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 800de5e:	69fb      	ldr	r3, [r7, #28]
 800de60:	3314      	adds	r3, #20
 800de62:	4941      	ldr	r1, [pc, #260]	; (800df68 <accept_function+0x144>)
 800de64:	4618      	mov	r0, r3
 800de66:	f00b f846 	bl	8018ef6 <sys_mbox_trypost>
 800de6a:	4603      	mov	r3, r0
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d109      	bne.n	800de84 <accept_function+0x60>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800de70:	69fb      	ldr	r3, [r7, #28]
 800de72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de74:	2b00      	cmp	r3, #0
 800de76:	d005      	beq.n	800de84 <accept_function+0x60>
 800de78:	69fb      	ldr	r3, [r7, #28]
 800de7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de7c:	2200      	movs	r2, #0
 800de7e:	2100      	movs	r1, #0
 800de80:	69f8      	ldr	r0, [r7, #28]
 800de82:	4798      	blx	r3
    }
    return ERR_VAL;
 800de84:	f06f 0305 	mvn.w	r3, #5
 800de88:	e069      	b.n	800df5e <accept_function+0x13a>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->tate: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800de8a:	69fb      	ldr	r3, [r7, #28]
 800de8c:	781a      	ldrb	r2, [r3, #0]
 800de8e:	69fb      	ldr	r3, [r7, #28]
 800de90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de92:	4619      	mov	r1, r3
 800de94:	4610      	mov	r0, r2
 800de96:	f000 f8ff 	bl	800e098 <netconn_alloc>
 800de9a:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800de9c:	69bb      	ldr	r3, [r7, #24]
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d115      	bne.n	800dece <accept_function+0xaa>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 800dea2:	69fb      	ldr	r3, [r7, #28]
 800dea4:	3314      	adds	r3, #20
 800dea6:	4930      	ldr	r1, [pc, #192]	; (800df68 <accept_function+0x144>)
 800dea8:	4618      	mov	r0, r3
 800deaa:	f00b f824 	bl	8018ef6 <sys_mbox_trypost>
 800deae:	4603      	mov	r3, r0
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d109      	bne.n	800dec8 <accept_function+0xa4>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800deb4:	69fb      	ldr	r3, [r7, #28]
 800deb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d005      	beq.n	800dec8 <accept_function+0xa4>
 800debc:	69fb      	ldr	r3, [r7, #28]
 800debe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dec0:	2200      	movs	r2, #0
 800dec2:	2100      	movs	r1, #0
 800dec4:	69f8      	ldr	r0, [r7, #28]
 800dec6:	4798      	blx	r3
    }
    return ERR_MEM;
 800dec8:	f04f 33ff 	mov.w	r3, #4294967295
 800decc:	e047      	b.n	800df5e <accept_function+0x13a>
  }
  newconn->pcb.tcp = newpcb;
 800dece:	69bb      	ldr	r3, [r7, #24]
 800ded0:	68ba      	ldr	r2, [r7, #8]
 800ded2:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800ded4:	69b8      	ldr	r0, [r7, #24]
 800ded6:	f7ff ff7d 	bl	800ddd4 <setup_tcp>
  /* no protection: when creating the pcb, the netconn is not yet known
     to the application thread */
  newconn->last_err = err;
 800deda:	69bb      	ldr	r3, [r7, #24]
 800dedc:	79fa      	ldrb	r2, [r7, #7]
 800dede:	721a      	strb	r2, [r3, #8]

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800dee0:	69fb      	ldr	r3, [r7, #28]
 800dee2:	3314      	adds	r3, #20
 800dee4:	69b9      	ldr	r1, [r7, #24]
 800dee6:	4618      	mov	r0, r3
 800dee8:	f00b f805 	bl	8018ef6 <sys_mbox_trypost>
 800deec:	4603      	mov	r3, r0
 800deee:	2b00      	cmp	r3, #0
 800def0:	d02a      	beq.n	800df48 <accept_function+0x124>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb* pcb = newconn->pcb.tcp;
 800def2:	69bb      	ldr	r3, [r7, #24]
 800def4:	685b      	ldr	r3, [r3, #4]
 800def6:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800def8:	2100      	movs	r1, #0
 800defa:	6978      	ldr	r0, [r7, #20]
 800defc:	f004 f9d0 	bl	80122a0 <tcp_arg>
    tcp_recv(pcb, NULL);
 800df00:	2100      	movs	r1, #0
 800df02:	6978      	ldr	r0, [r7, #20]
 800df04:	f004 f9de 	bl	80122c4 <tcp_recv>
    tcp_sent(pcb, NULL);
 800df08:	2100      	movs	r1, #0
 800df0a:	6978      	ldr	r0, [r7, #20]
 800df0c:	f004 f9fc 	bl	8012308 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800df10:	2200      	movs	r2, #0
 800df12:	2100      	movs	r1, #0
 800df14:	6978      	ldr	r0, [r7, #20]
 800df16:	f004 fa51 	bl	80123bc <tcp_poll>
    tcp_err(pcb, NULL);
 800df1a:	2100      	movs	r1, #0
 800df1c:	6978      	ldr	r0, [r7, #20]
 800df1e:	f004 fa13 	bl	8012348 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800df22:	69bb      	ldr	r3, [r7, #24]
 800df24:	2200      	movs	r2, #0
 800df26:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800df28:	69bb      	ldr	r3, [r7, #24]
 800df2a:	3310      	adds	r3, #16
 800df2c:	4618      	mov	r0, r3
 800df2e:	f00a ffbb 	bl	8018ea8 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800df32:	69bb      	ldr	r3, [r7, #24]
 800df34:	3310      	adds	r3, #16
 800df36:	4618      	mov	r0, r3
 800df38:	f00b f863 	bl	8019002 <sys_mbox_set_invalid>
    netconn_free(newconn);
 800df3c:	69b8      	ldr	r0, [r7, #24]
 800df3e:	f000 f91b 	bl	800e178 <netconn_free>
    return ERR_MEM;
 800df42:	f04f 33ff 	mov.w	r3, #4294967295
 800df46:	e00a      	b.n	800df5e <accept_function+0x13a>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800df48:	69fb      	ldr	r3, [r7, #28]
 800df4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d005      	beq.n	800df5c <accept_function+0x138>
 800df50:	69fb      	ldr	r3, [r7, #28]
 800df52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df54:	2200      	movs	r2, #0
 800df56:	2100      	movs	r1, #0
 800df58:	69f8      	ldr	r0, [r7, #28]
 800df5a:	4798      	blx	r3
  }

  return ERR_OK;
 800df5c:	2300      	movs	r3, #0
}
 800df5e:	4618      	mov	r0, r3
 800df60:	3720      	adds	r7, #32
 800df62:	46bd      	mov	sp, r7
 800df64:	bd80      	pop	{r7, pc}
 800df66:	bf00      	nop
 800df68:	2000d108 	.word	0x2000d108

0800df6c <pcb_new>:
 *
 * @param msg the api_msg_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800df6c:	b590      	push	{r4, r7, lr}
 800df6e:	b085      	sub	sp, #20
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800df74:	2300      	movs	r3, #0
 800df76:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	685b      	ldr	r3, [r3, #4]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d006      	beq.n	800df90 <pcb_new+0x24>
 800df82:	4b2b      	ldr	r3, [pc, #172]	; (800e030 <pcb_new+0xc4>)
 800df84:	f44f 720b 	mov.w	r2, #556	; 0x22c
 800df88:	492a      	ldr	r1, [pc, #168]	; (800e034 <pcb_new+0xc8>)
 800df8a:	482b      	ldr	r0, [pc, #172]	; (800e038 <pcb_new+0xcc>)
 800df8c:	f00b f9a8 	bl	80192e0 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif
  
  /* Allocate a PCB for this connection */
  switch(NETCONNTYPE_GROUP(msg->conn->type)) {
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	781b      	ldrb	r3, [r3, #0]
 800df96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800df9a:	2b10      	cmp	r3, #16
 800df9c:	d022      	beq.n	800dfe4 <pcb_new+0x78>
 800df9e:	2b20      	cmp	r3, #32
 800dfa0:	d133      	bne.n	800e00a <pcb_new+0x9e>
    }
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681c      	ldr	r4, [r3, #0]
 800dfa6:	7bfb      	ldrb	r3, [r7, #15]
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	f008 fd16 	bl	80169da <udp_new_ip_type>
 800dfae:	4603      	mov	r3, r0
 800dfb0:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.udp != NULL) {
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	685b      	ldr	r3, [r3, #4]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d02a      	beq.n	800e012 <pcb_new+0xa6>
#if LWIP_UDPLITE
      if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
      }
#endif /* LWIP_UDPLITE */
      if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	781b      	ldrb	r3, [r3, #0]
 800dfc2:	2b22      	cmp	r3, #34	; 0x22
 800dfc4:	d104      	bne.n	800dfd0 <pcb_new+0x64>
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	685b      	ldr	r3, [r3, #4]
 800dfcc:	2201      	movs	r2, #1
 800dfce:	741a      	strb	r2, [r3, #16]
      }
      udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	6858      	ldr	r0, [r3, #4]
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	461a      	mov	r2, r3
 800dfdc:	4917      	ldr	r1, [pc, #92]	; (800e03c <pcb_new+0xd0>)
 800dfde:	f008 fca1 	bl	8016924 <udp_recv>
    }
    break;
 800dfe2:	e016      	b.n	800e012 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681c      	ldr	r4, [r3, #0]
 800dfe8:	7bfb      	ldrb	r3, [r7, #15]
 800dfea:	4618      	mov	r0, r3
 800dfec:	f004 f94a 	bl	8012284 <tcp_new_ip_type>
 800dff0:	4603      	mov	r3, r0
 800dff2:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.tcp != NULL) {
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	685b      	ldr	r3, [r3, #4]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d00b      	beq.n	800e016 <pcb_new+0xaa>
      setup_tcp(msg->conn);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	4618      	mov	r0, r3
 800e004:	f7ff fee6 	bl	800ddd4 <setup_tcp>
    }
    break;
 800e008:	e005      	b.n	800e016 <pcb_new+0xaa>
#endif /* LWIP_TCP */
  default:
    /* Unsupported netconn type, e.g. protocol disabled */
    msg->err = ERR_VAL;
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	22fa      	movs	r2, #250	; 0xfa
 800e00e:	711a      	strb	r2, [r3, #4]
    return;
 800e010:	e00a      	b.n	800e028 <pcb_new+0xbc>
    break;
 800e012:	bf00      	nop
 800e014:	e000      	b.n	800e018 <pcb_new+0xac>
    break;
 800e016:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	685b      	ldr	r3, [r3, #4]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d102      	bne.n	800e028 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	22ff      	movs	r2, #255	; 0xff
 800e026:	711a      	strb	r2, [r3, #4]
  }
}
 800e028:	3714      	adds	r7, #20
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bd90      	pop	{r4, r7, pc}
 800e02e:	bf00      	nop
 800e030:	0801a864 	.word	0x0801a864
 800e034:	0801aa10 	.word	0x0801aa10
 800e038:	0801a8e0 	.word	0x0801a8e0
 800e03c:	0800d879 	.word	0x0800d879

0800e040 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800e040:	b580      	push	{r7, lr}
 800e042:	b084      	sub	sp, #16
 800e044:	af00      	add	r7, sp, #0
 800e046:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	2200      	movs	r2, #0
 800e050:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	685b      	ldr	r3, [r3, #4]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d102      	bne.n	800e062 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800e05c:	68f8      	ldr	r0, [r7, #12]
 800e05e:	f7ff ff85 	bl	800df6c <pcb_new>
  }
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d012      	beq.n	800e090 <lwip_netconn_do_newconn+0x50>
 800e06a:	f00b f8d5 	bl	8019218 <sys_arch_protect>
 800e06e:	60b8      	str	r0, [r7, #8]
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e078:	f113 0f0c 	cmn.w	r3, #12
 800e07c:	db05      	blt.n	800e08a <lwip_netconn_do_newconn+0x4a>
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	68fa      	ldr	r2, [r7, #12]
 800e084:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e088:	721a      	strb	r2, [r3, #8]
 800e08a:	68b8      	ldr	r0, [r7, #8]
 800e08c:	f00b f8d2 	bl	8019234 <sys_arch_unprotect>
}
 800e090:	bf00      	nop
 800e092:	3710      	adds	r7, #16
 800e094:	46bd      	mov	sp, r7
 800e096:	bd80      	pop	{r7, pc}

0800e098 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b084      	sub	sp, #16
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	4603      	mov	r3, r0
 800e0a0:	6039      	str	r1, [r7, #0]
 800e0a2:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800e0a4:	2007      	movs	r0, #7
 800e0a6:	f001 fe31 	bl	800fd0c <memp_malloc>
 800e0aa:	60b8      	str	r0, [r7, #8]
  if (conn == NULL) {
 800e0ac:	68bb      	ldr	r3, [r7, #8]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d101      	bne.n	800e0b6 <netconn_alloc+0x1e>
    return NULL;
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	e055      	b.n	800e162 <netconn_alloc+0xca>
  }

  conn->last_err = ERR_OK;
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	79fa      	ldrb	r2, [r7, #7]
 800e0c0:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800e0c2:	68bb      	ldr	r3, [r7, #8]
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch(NETCONNTYPE_GROUP(t)) {
 800e0c8:	79fb      	ldrb	r3, [r7, #7]
 800e0ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e0ce:	2b10      	cmp	r3, #16
 800e0d0:	d004      	beq.n	800e0dc <netconn_alloc+0x44>
 800e0d2:	2b20      	cmp	r3, #32
 800e0d4:	d105      	bne.n	800e0e2 <netconn_alloc+0x4a>
    size = DEFAULT_RAW_RECVMBOX_SIZE;
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    size = DEFAULT_UDP_RECVMBOX_SIZE;
 800e0d6:	2306      	movs	r3, #6
 800e0d8:	60fb      	str	r3, [r7, #12]
    break;
 800e0da:	e00a      	b.n	800e0f2 <netconn_alloc+0x5a>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    size = DEFAULT_TCP_RECVMBOX_SIZE;
 800e0dc:	2306      	movs	r3, #6
 800e0de:	60fb      	str	r3, [r7, #12]
    break;
 800e0e0:	e007      	b.n	800e0f2 <netconn_alloc+0x5a>
#endif /* LWIP_TCP */
  default:
    LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800e0e2:	4b22      	ldr	r3, [pc, #136]	; (800e16c <netconn_alloc+0xd4>)
 800e0e4:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 800e0e8:	4921      	ldr	r1, [pc, #132]	; (800e170 <netconn_alloc+0xd8>)
 800e0ea:	4822      	ldr	r0, [pc, #136]	; (800e174 <netconn_alloc+0xdc>)
 800e0ec:	f00b f8f8 	bl	80192e0 <iprintf>
    goto free_and_return;
 800e0f0:	e032      	b.n	800e158 <netconn_alloc+0xc0>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800e0f2:	68bb      	ldr	r3, [r7, #8]
 800e0f4:	3310      	adds	r3, #16
 800e0f6:	68f9      	ldr	r1, [r7, #12]
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	f00a feb3 	bl	8018e64 <sys_mbox_new>
 800e0fe:	4603      	mov	r3, r0
 800e100:	2b00      	cmp	r3, #0
 800e102:	d128      	bne.n	800e156 <netconn_alloc+0xbe>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800e104:	68bb      	ldr	r3, [r7, #8]
 800e106:	330c      	adds	r3, #12
 800e108:	2100      	movs	r1, #0
 800e10a:	4618      	mov	r0, r3
 800e10c:	f00a ff86 	bl	801901c <sys_sem_new>
 800e110:	4603      	mov	r3, r0
 800e112:	2b00      	cmp	r3, #0
 800e114:	d005      	beq.n	800e122 <netconn_alloc+0x8a>
    sys_mbox_free(&conn->recvmbox);
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	3310      	adds	r3, #16
 800e11a:	4618      	mov	r0, r3
 800e11c:	f00a fec4 	bl	8018ea8 <sys_mbox_free>
    goto free_and_return;
 800e120:	e01a      	b.n	800e158 <netconn_alloc+0xc0>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800e122:	68bb      	ldr	r3, [r7, #8]
 800e124:	3314      	adds	r3, #20
 800e126:	4618      	mov	r0, r3
 800e128:	f00a ff6b 	bl	8019002 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800e12c:	68bb      	ldr	r3, [r7, #8]
 800e12e:	2200      	movs	r2, #0
 800e130:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800e132:	68bb      	ldr	r3, [r7, #8]
 800e134:	f04f 32ff 	mov.w	r2, #4294967295
 800e138:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800e13a:	68bb      	ldr	r3, [r7, #8]
 800e13c:	683a      	ldr	r2, [r7, #0]
 800e13e:	629a      	str	r2, [r3, #40]	; 0x28
#if LWIP_TCP
  conn->current_msg  = NULL;
 800e140:	68bb      	ldr	r3, [r7, #8]
 800e142:	2200      	movs	r2, #0
 800e144:	625a      	str	r2, [r3, #36]	; 0x24
  conn->write_offset = 0;
 800e146:	68bb      	ldr	r3, [r7, #8]
 800e148:	2200      	movs	r2, #0
 800e14a:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = 0;
 800e14c:	68bb      	ldr	r3, [r7, #8]
 800e14e:	2200      	movs	r2, #0
 800e150:	771a      	strb	r2, [r3, #28]
  return conn;
 800e152:	68bb      	ldr	r3, [r7, #8]
 800e154:	e005      	b.n	800e162 <netconn_alloc+0xca>
    goto free_and_return;
 800e156:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800e158:	68b9      	ldr	r1, [r7, #8]
 800e15a:	2007      	movs	r0, #7
 800e15c:	f001 fe4c 	bl	800fdf8 <memp_free>
  return NULL;
 800e160:	2300      	movs	r3, #0
}
 800e162:	4618      	mov	r0, r3
 800e164:	3710      	adds	r7, #16
 800e166:	46bd      	mov	sp, r7
 800e168:	bd80      	pop	{r7, pc}
 800e16a:	bf00      	nop
 800e16c:	0801a864 	.word	0x0801a864
 800e170:	0801aa30 	.word	0x0801aa30
 800e174:	0801a8e0 	.word	0x0801a8e0

0800e178 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b082      	sub	sp, #8
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	685b      	ldr	r3, [r3, #4]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d006      	beq.n	800e196 <netconn_free+0x1e>
 800e188:	4b1b      	ldr	r3, [pc, #108]	; (800e1f8 <netconn_free+0x80>)
 800e18a:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 800e18e:	491b      	ldr	r1, [pc, #108]	; (800e1fc <netconn_free+0x84>)
 800e190:	481b      	ldr	r0, [pc, #108]	; (800e200 <netconn_free+0x88>)
 800e192:	f00b f8a5 	bl	80192e0 <iprintf>
  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	3310      	adds	r3, #16
 800e19a:	4618      	mov	r0, r3
 800e19c:	f00a ff20 	bl	8018fe0 <sys_mbox_valid>
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d006      	beq.n	800e1b4 <netconn_free+0x3c>
 800e1a6:	4b14      	ldr	r3, [pc, #80]	; (800e1f8 <netconn_free+0x80>)
 800e1a8:	f240 22e2 	movw	r2, #738	; 0x2e2
 800e1ac:	4915      	ldr	r1, [pc, #84]	; (800e204 <netconn_free+0x8c>)
 800e1ae:	4814      	ldr	r0, [pc, #80]	; (800e200 <netconn_free+0x88>)
 800e1b0:	f00b f896 	bl	80192e0 <iprintf>
    !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	3314      	adds	r3, #20
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	f00a ff11 	bl	8018fe0 <sys_mbox_valid>
 800e1be:	4603      	mov	r3, r0
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d006      	beq.n	800e1d2 <netconn_free+0x5a>
 800e1c4:	4b0c      	ldr	r3, [pc, #48]	; (800e1f8 <netconn_free+0x80>)
 800e1c6:	f240 22e5 	movw	r2, #741	; 0x2e5
 800e1ca:	490f      	ldr	r1, [pc, #60]	; (800e208 <netconn_free+0x90>)
 800e1cc:	480c      	ldr	r0, [pc, #48]	; (800e200 <netconn_free+0x88>)
 800e1ce:	f00b f887 	bl	80192e0 <iprintf>
    !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	330c      	adds	r3, #12
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f00a ff86 	bl	80190e8 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	330c      	adds	r3, #12
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	f00a ff9f 	bl	8019124 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800e1e6:	6879      	ldr	r1, [r7, #4]
 800e1e8:	2007      	movs	r0, #7
 800e1ea:	f001 fe05 	bl	800fdf8 <memp_free>
}
 800e1ee:	bf00      	nop
 800e1f0:	3708      	adds	r7, #8
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	bd80      	pop	{r7, pc}
 800e1f6:	bf00      	nop
 800e1f8:	0801a864 	.word	0x0801a864
 800e1fc:	0801aa58 	.word	0x0801aa58
 800e200:	0801a8e0 	.word	0x0801a8e0
 800e204:	0801aa88 	.word	0x0801aa88
 800e208:	0801aac4 	.word	0x0801aac4

0800e20c <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b086      	sub	sp, #24
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
#endif /* LWIP_TCP */

  /* This runs in tcpip_thread, so we don't need to lock against rx packets */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	3310      	adds	r3, #16
 800e218:	4618      	mov	r0, r3
 800e21a:	f00a fee1 	bl	8018fe0 <sys_mbox_valid>
 800e21e:	4603      	mov	r3, r0
 800e220:	2b00      	cmp	r3, #0
 800e222:	d035      	beq.n	800e290 <netconn_drain+0x84>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e224:	e01e      	b.n	800e264 <netconn_drain+0x58>
#if LWIP_TCP
      if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	781b      	ldrb	r3, [r3, #0]
 800e22a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e22e:	2b10      	cmp	r3, #16
 800e230:	d114      	bne.n	800e25c <netconn_drain+0x50>
        if (mem != NULL) {
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	2b00      	cmp	r3, #0
 800e236:	d015      	beq.n	800e264 <netconn_drain+0x58>
          p = (struct pbuf*)mem;
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	617b      	str	r3, [r7, #20]
          /* pcb might be set to NULL already by err_tcp() */
          if (conn->pcb.tcp != NULL) {
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	685b      	ldr	r3, [r3, #4]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d007      	beq.n	800e254 <netconn_drain+0x48>
            tcp_recved(conn->pcb.tcp, p->tot_len);
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	685a      	ldr	r2, [r3, #4]
 800e248:	697b      	ldr	r3, [r7, #20]
 800e24a:	891b      	ldrh	r3, [r3, #8]
 800e24c:	4619      	mov	r1, r3
 800e24e:	4610      	mov	r0, r2
 800e250:	f003 fa44 	bl	80116dc <tcp_recved>
          }
          pbuf_free(p);
 800e254:	6978      	ldr	r0, [r7, #20]
 800e256:	f002 fb67 	bl	8010928 <pbuf_free>
 800e25a:	e003      	b.n	800e264 <netconn_drain+0x58>
        }
      } else
#endif /* LWIP_TCP */
      {
        netbuf_delete((struct netbuf *)mem);
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	4618      	mov	r0, r3
 800e260:	f000 ff38 	bl	800f0d4 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	3310      	adds	r3, #16
 800e268:	f107 020c 	add.w	r2, r7, #12
 800e26c:	4611      	mov	r1, r2
 800e26e:	4618      	mov	r0, r3
 800e270:	f00a fe9a 	bl	8018fa8 <sys_arch_mbox_tryfetch>
 800e274:	4603      	mov	r3, r0
 800e276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e27a:	d1d4      	bne.n	800e226 <netconn_drain+0x1a>
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	3310      	adds	r3, #16
 800e280:	4618      	mov	r0, r3
 800e282:	f00a fe11 	bl	8018ea8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	3310      	adds	r3, #16
 800e28a:	4618      	mov	r0, r3
 800e28c:	f00a feb9 	bl	8019002 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	3314      	adds	r3, #20
 800e294:	4618      	mov	r0, r3
 800e296:	f00a fea3 	bl	8018fe0 <sys_mbox_valid>
 800e29a:	4603      	mov	r3, r0
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d02e      	beq.n	800e2fe <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e2a0:	e017      	b.n	800e2d2 <netconn_drain+0xc6>
      if (mem != &netconn_aborted) {
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	4a18      	ldr	r2, [pc, #96]	; (800e308 <netconn_drain+0xfc>)
 800e2a6:	4293      	cmp	r3, r2
 800e2a8:	d013      	beq.n	800e2d2 <netconn_drain+0xc6>
        struct netconn *newconn = (struct netconn *)mem;
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	613b      	str	r3, [r7, #16]
        /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
        /* pcb might be set to NULL already by err_tcp() */
        /* drain recvmbox */
        netconn_drain(newconn);
 800e2ae:	6938      	ldr	r0, [r7, #16]
 800e2b0:	f7ff ffac 	bl	800e20c <netconn_drain>
        if (newconn->pcb.tcp != NULL) {
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	685b      	ldr	r3, [r3, #4]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d007      	beq.n	800e2cc <netconn_drain+0xc0>
          tcp_abort(newconn->pcb.tcp);
 800e2bc:	693b      	ldr	r3, [r7, #16]
 800e2be:	685b      	ldr	r3, [r3, #4]
 800e2c0:	4618      	mov	r0, r3
 800e2c2:	f003 f877 	bl	80113b4 <tcp_abort>
          newconn->pcb.tcp = NULL;
 800e2c6:	693b      	ldr	r3, [r7, #16]
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	605a      	str	r2, [r3, #4]
        }
        netconn_free(newconn);
 800e2cc:	6938      	ldr	r0, [r7, #16]
 800e2ce:	f7ff ff53 	bl	800e178 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	3314      	adds	r3, #20
 800e2d6:	f107 020c 	add.w	r2, r7, #12
 800e2da:	4611      	mov	r1, r2
 800e2dc:	4618      	mov	r0, r3
 800e2de:	f00a fe63 	bl	8018fa8 <sys_arch_mbox_tryfetch>
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2e8:	d1db      	bne.n	800e2a2 <netconn_drain+0x96>
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	3314      	adds	r3, #20
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f00a fdda 	bl	8018ea8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	3314      	adds	r3, #20
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	f00a fe82 	bl	8019002 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800e2fe:	bf00      	nop
 800e300:	3718      	adds	r7, #24
 800e302:	46bd      	mov	sp, r7
 800e304:	bd80      	pop	{r7, pc}
 800e306:	bf00      	nop
 800e308:	2000d108 	.word	0x2000d108

0800e30c <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b088      	sub	sp, #32
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	460b      	mov	r3, r1
 800e316:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, close;
  u8_t close_finished = 0;
 800e318:	2300      	movs	r3, #0
 800e31a:	777b      	strb	r3, [r7, #29]
  struct tcp_pcb* tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d106      	bne.n	800e330 <lwip_netconn_do_close_internal+0x24>
 800e322:	4baa      	ldr	r3, [pc, #680]	; (800e5cc <lwip_netconn_do_close_internal+0x2c0>)
 800e324:	f240 3243 	movw	r2, #835	; 0x343
 800e328:	49a9      	ldr	r1, [pc, #676]	; (800e5d0 <lwip_netconn_do_close_internal+0x2c4>)
 800e32a:	48aa      	ldr	r0, [pc, #680]	; (800e5d4 <lwip_netconn_do_close_internal+0x2c8>)
 800e32c:	f00a ffd8 	bl	80192e0 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	781b      	ldrb	r3, [r3, #0]
 800e334:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e338:	2b10      	cmp	r3, #16
 800e33a:	d006      	beq.n	800e34a <lwip_netconn_do_close_internal+0x3e>
 800e33c:	4ba3      	ldr	r3, [pc, #652]	; (800e5cc <lwip_netconn_do_close_internal+0x2c0>)
 800e33e:	f44f 7251 	mov.w	r2, #836	; 0x344
 800e342:	49a5      	ldr	r1, [pc, #660]	; (800e5d8 <lwip_netconn_do_close_internal+0x2cc>)
 800e344:	48a3      	ldr	r0, [pc, #652]	; (800e5d4 <lwip_netconn_do_close_internal+0x2c8>)
 800e346:	f00a ffcb 	bl	80192e0 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	785b      	ldrb	r3, [r3, #1]
 800e34e:	2b04      	cmp	r3, #4
 800e350:	d006      	beq.n	800e360 <lwip_netconn_do_close_internal+0x54>
 800e352:	4b9e      	ldr	r3, [pc, #632]	; (800e5cc <lwip_netconn_do_close_internal+0x2c0>)
 800e354:	f240 3245 	movw	r2, #837	; 0x345
 800e358:	49a0      	ldr	r1, [pc, #640]	; (800e5dc <lwip_netconn_do_close_internal+0x2d0>)
 800e35a:	489e      	ldr	r0, [pc, #632]	; (800e5d4 <lwip_netconn_do_close_internal+0x2c8>)
 800e35c:	f00a ffc0 	bl	80192e0 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	685b      	ldr	r3, [r3, #4]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d106      	bne.n	800e376 <lwip_netconn_do_close_internal+0x6a>
 800e368:	4b98      	ldr	r3, [pc, #608]	; (800e5cc <lwip_netconn_do_close_internal+0x2c0>)
 800e36a:	f240 3246 	movw	r2, #838	; 0x346
 800e36e:	499c      	ldr	r1, [pc, #624]	; (800e5e0 <lwip_netconn_do_close_internal+0x2d4>)
 800e370:	4898      	ldr	r0, [pc, #608]	; (800e5d4 <lwip_netconn_do_close_internal+0x2c8>)
 800e372:	f00a ffb5 	bl	80192e0 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d106      	bne.n	800e38c <lwip_netconn_do_close_internal+0x80>
 800e37e:	4b93      	ldr	r3, [pc, #588]	; (800e5cc <lwip_netconn_do_close_internal+0x2c0>)
 800e380:	f240 3247 	movw	r2, #839	; 0x347
 800e384:	4997      	ldr	r1, [pc, #604]	; (800e5e4 <lwip_netconn_do_close_internal+0x2d8>)
 800e386:	4893      	ldr	r0, [pc, #588]	; (800e5d4 <lwip_netconn_do_close_internal+0x2c8>)
 800e388:	f00a ffaa 	bl	80192e0 <iprintf>

  tpcb = conn->pcb.tcp;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	685b      	ldr	r3, [r3, #4]
 800e390:	61bb      	str	r3, [r7, #24]
  shut = conn->current_msg->msg.sd.shut;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e396:	7a1b      	ldrb	r3, [r3, #8]
 800e398:	75fb      	strb	r3, [r7, #23]
  shut_rx = shut & NETCONN_SHUT_RD;
 800e39a:	7dfb      	ldrb	r3, [r7, #23]
 800e39c:	f003 0301 	and.w	r3, r3, #1
 800e3a0:	75bb      	strb	r3, [r7, #22]
  shut_tx = shut & NETCONN_SHUT_WR;
 800e3a2:	7dfb      	ldrb	r3, [r7, #23]
 800e3a4:	f003 0302 	and.w	r3, r3, #2
 800e3a8:	757b      	strb	r3, [r7, #21]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800e3aa:	7dfb      	ldrb	r3, [r7, #23]
 800e3ac:	2b03      	cmp	r3, #3
 800e3ae:	d102      	bne.n	800e3b6 <lwip_netconn_do_close_internal+0xaa>
    close = 1;
 800e3b0:	2301      	movs	r3, #1
 800e3b2:	77bb      	strb	r3, [r7, #30]
 800e3b4:	e01f      	b.n	800e3f6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800e3b6:	7dbb      	ldrb	r3, [r7, #22]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d00e      	beq.n	800e3da <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800e3bc:	69bb      	ldr	r3, [r7, #24]
 800e3be:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800e3c0:	2b05      	cmp	r3, #5
 800e3c2:	d007      	beq.n	800e3d4 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800e3c4:	69bb      	ldr	r3, [r7, #24]
 800e3c6:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800e3c8:	2b06      	cmp	r3, #6
 800e3ca:	d003      	beq.n	800e3d4 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800e3cc:	69bb      	ldr	r3, [r7, #24]
 800e3ce:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800e3d0:	2b08      	cmp	r3, #8
 800e3d2:	d102      	bne.n	800e3da <lwip_netconn_do_close_internal+0xce>
    close = 1;
 800e3d4:	2301      	movs	r3, #1
 800e3d6:	77bb      	strb	r3, [r7, #30]
 800e3d8:	e00d      	b.n	800e3f6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800e3da:	7d7b      	ldrb	r3, [r7, #21]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d008      	beq.n	800e3f2 <lwip_netconn_do_close_internal+0xe6>
 800e3e0:	69bb      	ldr	r3, [r7, #24]
 800e3e2:	7e9b      	ldrb	r3, [r3, #26]
 800e3e4:	f003 0310 	and.w	r3, r3, #16
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d002      	beq.n	800e3f2 <lwip_netconn_do_close_internal+0xe6>
    close = 1;
 800e3ec:	2301      	movs	r3, #1
 800e3ee:	77bb      	strb	r3, [r7, #30]
 800e3f0:	e001      	b.n	800e3f6 <lwip_netconn_do_close_internal+0xea>
  } else {
    close = 0;
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	77bb      	strb	r3, [r7, #30]
  }

  /* Set back some callback pointers */
  if (close) {
 800e3f6:	7fbb      	ldrb	r3, [r7, #30]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d003      	beq.n	800e404 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800e3fc:	2100      	movs	r1, #0
 800e3fe:	69b8      	ldr	r0, [r7, #24]
 800e400:	f003 ff4e 	bl	80122a0 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800e404:	69bb      	ldr	r3, [r7, #24]
 800e406:	7d1b      	ldrb	r3, [r3, #20]
 800e408:	2b01      	cmp	r3, #1
 800e40a:	d104      	bne.n	800e416 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800e40c:	2100      	movs	r1, #0
 800e40e:	69b8      	ldr	r0, [r7, #24]
 800e410:	f003 ffbc 	bl	801238c <tcp_accept>
 800e414:	e01d      	b.n	800e452 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800e416:	7dbb      	ldrb	r3, [r7, #22]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d007      	beq.n	800e42c <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800e41c:	2100      	movs	r1, #0
 800e41e:	69b8      	ldr	r0, [r7, #24]
 800e420:	f003 ff50 	bl	80122c4 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800e424:	2100      	movs	r1, #0
 800e426:	69b8      	ldr	r0, [r7, #24]
 800e428:	f003 ffb0 	bl	801238c <tcp_accept>
    }
    if (shut_tx) {
 800e42c:	7d7b      	ldrb	r3, [r7, #21]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d003      	beq.n	800e43a <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800e432:	2100      	movs	r1, #0
 800e434:	69b8      	ldr	r0, [r7, #24]
 800e436:	f003 ff67 	bl	8012308 <tcp_sent>
    }
    if (close) {
 800e43a:	7fbb      	ldrb	r3, [r7, #30]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d008      	beq.n	800e452 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800e440:	2200      	movs	r2, #0
 800e442:	2100      	movs	r1, #0
 800e444:	69b8      	ldr	r0, [r7, #24]
 800e446:	f003 ffb9 	bl	80123bc <tcp_poll>
      tcp_err(tpcb, NULL);
 800e44a:	2100      	movs	r1, #0
 800e44c:	69b8      	ldr	r0, [r7, #24]
 800e44e:	f003 ff7b 	bl	8012348 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (close) {
 800e452:	7fbb      	ldrb	r3, [r7, #30]
 800e454:	2b00      	cmp	r3, #0
 800e456:	d005      	beq.n	800e464 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800e458:	69b8      	ldr	r0, [r7, #24]
 800e45a:	f002 fe99 	bl	8011190 <tcp_close>
 800e45e:	4603      	mov	r3, r0
 800e460:	77fb      	strb	r3, [r7, #31]
 800e462:	e007      	b.n	800e474 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800e464:	7dbb      	ldrb	r3, [r7, #22]
 800e466:	7d7a      	ldrb	r2, [r7, #21]
 800e468:	4619      	mov	r1, r3
 800e46a:	69b8      	ldr	r0, [r7, #24]
 800e46c:	f002 fea8 	bl	80111c0 <tcp_shutdown>
 800e470:	4603      	mov	r3, r0
 800e472:	77fb      	strb	r3, [r7, #31]
  }
  if (err == ERR_OK) {
 800e474:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d102      	bne.n	800e482 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800e47c:	2301      	movs	r3, #1
 800e47e:	777b      	strb	r3, [r7, #29]
 800e480:	e016      	b.n	800e4b0 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800e482:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e48a:	d10f      	bne.n	800e4ac <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e490:	7a5b      	ldrb	r3, [r3, #9]
 800e492:	2b00      	cmp	r3, #0
 800e494:	d10c      	bne.n	800e4b0 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800e496:	2301      	movs	r3, #1
 800e498:	777b      	strb	r3, [r7, #29]
        if (close) {
 800e49a:	7fbb      	ldrb	r3, [r7, #30]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d007      	beq.n	800e4b0 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800e4a0:	69b8      	ldr	r0, [r7, #24]
 800e4a2:	f002 ff87 	bl	80113b4 <tcp_abort>
          err = ERR_OK;
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	77fb      	strb	r3, [r7, #31]
 800e4aa:	e001      	b.n	800e4b0 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800e4ac:	2301      	movs	r3, #1
 800e4ae:	777b      	strb	r3, [r7, #29]
    }
  }
  if (close_finished) {
 800e4b0:	7f7b      	ldrb	r3, [r7, #29]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d056      	beq.n	800e564 <lwip_netconn_do_close_internal+0x258>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	330c      	adds	r3, #12
 800e4be:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4c4:	7ffa      	ldrb	r2, [r7, #31]
 800e4c6:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	625a      	str	r2, [r3, #36]	; 0x24
    conn->state = NETCONN_NONE;
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800e4d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d129      	bne.n	800e530 <lwip_netconn_do_close_internal+0x224>
      if (close) {
 800e4dc:	7fbb      	ldrb	r3, [r7, #30]
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d00c      	beq.n	800e4fc <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d005      	beq.n	800e4fc <lwip_netconn_do_close_internal+0x1f0>
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	2104      	movs	r1, #4
 800e4f8:	6878      	ldr	r0, [r7, #4]
 800e4fa:	4798      	blx	r3
      }
      if (shut_rx) {
 800e4fc:	7dbb      	ldrb	r3, [r7, #22]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d009      	beq.n	800e516 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e506:	2b00      	cmp	r3, #0
 800e508:	d005      	beq.n	800e516 <lwip_netconn_do_close_internal+0x20a>
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e50e:	2200      	movs	r2, #0
 800e510:	2100      	movs	r1, #0
 800e512:	6878      	ldr	r0, [r7, #4]
 800e514:	4798      	blx	r3
      }
      if (shut_tx) {
 800e516:	7d7b      	ldrb	r3, [r7, #21]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d009      	beq.n	800e530 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e520:	2b00      	cmp	r3, #0
 800e522:	d005      	beq.n	800e530 <lwip_netconn_do_close_internal+0x224>
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e528:	2200      	movs	r2, #0
 800e52a:	2102      	movs	r1, #2
 800e52c:	6878      	ldr	r0, [r7, #4]
 800e52e:	4798      	blx	r3
      }
    }
    NETCONN_SET_SAFE_ERR(conn, err);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d00e      	beq.n	800e554 <lwip_netconn_do_close_internal+0x248>
 800e536:	f00a fe6f 	bl	8019218 <sys_arch_protect>
 800e53a:	60f8      	str	r0, [r7, #12]
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e542:	f113 0f0c 	cmn.w	r3, #12
 800e546:	db02      	blt.n	800e54e <lwip_netconn_do_close_internal+0x242>
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	7ffa      	ldrb	r2, [r7, #31]
 800e54c:	721a      	strb	r2, [r3, #8]
 800e54e:	68f8      	ldr	r0, [r7, #12]
 800e550:	f00a fe70 	bl	8019234 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e554:	78fb      	ldrb	r3, [r7, #3]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d002      	beq.n	800e560 <lwip_netconn_do_close_internal+0x254>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800e55a:	6938      	ldr	r0, [r7, #16]
 800e55c:	f00a fdb7 	bl	80190ce <sys_sem_signal>
    }
    return ERR_OK;
 800e560:	2300      	movs	r3, #0
 800e562:	e02e      	b.n	800e5c2 <lwip_netconn_do_close_internal+0x2b6>
  }
  if (!close_finished) {
 800e564:	7f7b      	ldrb	r3, [r7, #29]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d11e      	bne.n	800e5a8 <lwip_netconn_do_close_internal+0x29c>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800e56a:	69bb      	ldr	r3, [r7, #24]
 800e56c:	7d1b      	ldrb	r3, [r3, #20]
 800e56e:	2b01      	cmp	r3, #1
 800e570:	d106      	bne.n	800e580 <lwip_netconn_do_close_internal+0x274>
 800e572:	4b16      	ldr	r3, [pc, #88]	; (800e5cc <lwip_netconn_do_close_internal+0x2c0>)
 800e574:	f240 32e3 	movw	r2, #995	; 0x3e3
 800e578:	491b      	ldr	r1, [pc, #108]	; (800e5e8 <lwip_netconn_do_close_internal+0x2dc>)
 800e57a:	4816      	ldr	r0, [pc, #88]	; (800e5d4 <lwip_netconn_do_close_internal+0x2c8>)
 800e57c:	f00a feb0 	bl	80192e0 <iprintf>
    if (shut_tx) {
 800e580:	7d7b      	ldrb	r3, [r7, #21]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d003      	beq.n	800e58e <lwip_netconn_do_close_internal+0x282>
      tcp_sent(tpcb, sent_tcp);
 800e586:	4919      	ldr	r1, [pc, #100]	; (800e5ec <lwip_netconn_do_close_internal+0x2e0>)
 800e588:	69b8      	ldr	r0, [r7, #24]
 800e58a:	f003 febd 	bl	8012308 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800e58e:	2201      	movs	r2, #1
 800e590:	4917      	ldr	r1, [pc, #92]	; (800e5f0 <lwip_netconn_do_close_internal+0x2e4>)
 800e592:	69b8      	ldr	r0, [r7, #24]
 800e594:	f003 ff12 	bl	80123bc <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800e598:	4916      	ldr	r1, [pc, #88]	; (800e5f4 <lwip_netconn_do_close_internal+0x2e8>)
 800e59a:	69b8      	ldr	r0, [r7, #24]
 800e59c:	f003 fed4 	bl	8012348 <tcp_err>
    tcp_arg(tpcb, conn);
 800e5a0:	6879      	ldr	r1, [r7, #4]
 800e5a2:	69b8      	ldr	r0, [r7, #24]
 800e5a4:	f003 fe7c 	bl	80122a0 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800e5a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d106      	bne.n	800e5be <lwip_netconn_do_close_internal+0x2b2>
 800e5b0:	4b06      	ldr	r3, [pc, #24]	; (800e5cc <lwip_netconn_do_close_internal+0x2c0>)
 800e5b2:	f240 32ef 	movw	r2, #1007	; 0x3ef
 800e5b6:	4910      	ldr	r1, [pc, #64]	; (800e5f8 <lwip_netconn_do_close_internal+0x2ec>)
 800e5b8:	4806      	ldr	r0, [pc, #24]	; (800e5d4 <lwip_netconn_do_close_internal+0x2c8>)
 800e5ba:	f00a fe91 	bl	80192e0 <iprintf>
  return err;
 800e5be:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	3720      	adds	r7, #32
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}
 800e5ca:	bf00      	nop
 800e5cc:	0801a864 	.word	0x0801a864
 800e5d0:	0801ab00 	.word	0x0801ab00
 800e5d4:	0801a8e0 	.word	0x0801a8e0
 800e5d8:	0801ab10 	.word	0x0801ab10
 800e5dc:	0801ab30 	.word	0x0801ab30
 800e5e0:	0801ab54 	.word	0x0801ab54
 800e5e4:	0801a9bc 	.word	0x0801a9bc
 800e5e8:	0801ab68 	.word	0x0801ab68
 800e5ec:	0800db4d 	.word	0x0800db4d
 800e5f0:	0800da85 	.word	0x0800da85
 800e5f4:	0800dbf5 	.word	0x0800dbf5
 800e5f8:	0801ab8c 	.word	0x0801ab8c

0800e5fc <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b086      	sub	sp, #24
 800e600:	af00      	add	r7, sp, #0
 800e602:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	617b      	str	r3, [r7, #20]

  enum netconn_state state = msg->conn->state;
 800e608:	697b      	ldr	r3, [r7, #20]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	785b      	ldrb	r3, [r3, #1]
 800e60e:	74fb      	strb	r3, [r7, #19]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800e610:	7cfb      	ldrb	r3, [r7, #19]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d00d      	beq.n	800e632 <lwip_netconn_do_delconn+0x36>
 800e616:	697b      	ldr	r3, [r7, #20]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	781b      	ldrb	r3, [r3, #0]
 800e61c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e620:	2b10      	cmp	r3, #16
 800e622:	d006      	beq.n	800e632 <lwip_netconn_do_delconn+0x36>
 800e624:	4b6f      	ldr	r3, [pc, #444]	; (800e7e4 <lwip_netconn_do_delconn+0x1e8>)
 800e626:	f240 4201 	movw	r2, #1025	; 0x401
 800e62a:	496f      	ldr	r1, [pc, #444]	; (800e7e8 <lwip_netconn_do_delconn+0x1ec>)
 800e62c:	486f      	ldr	r0, [pc, #444]	; (800e7ec <lwip_netconn_do_delconn+0x1f0>)
 800e62e:	f00a fe57 	bl	80192e0 <iprintf>
      NETCONN_SET_SAFE_ERR(msg->conn, ERR_CLSD);
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800e632:	7cfb      	ldrb	r3, [r7, #19]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d005      	beq.n	800e644 <lwip_netconn_do_delconn+0x48>
 800e638:	7cfb      	ldrb	r3, [r7, #19]
 800e63a:	2b02      	cmp	r3, #2
 800e63c:	d002      	beq.n	800e644 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800e63e:	7cfb      	ldrb	r3, [r7, #19]
 800e640:	2b03      	cmp	r3, #3
 800e642:	d109      	bne.n	800e658 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800e644:	7cfb      	ldrb	r3, [r7, #19]
 800e646:	2b03      	cmp	r3, #3
 800e648:	d10a      	bne.n	800e660 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800e64a:	697b      	ldr	r3, [r7, #20]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	7f1b      	ldrb	r3, [r3, #28]
 800e650:	f003 0304 	and.w	r3, r3, #4
 800e654:	2b00      	cmp	r3, #0
 800e656:	d103      	bne.n	800e660 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800e658:	697b      	ldr	r3, [r7, #20]
 800e65a:	22fb      	movs	r2, #251	; 0xfb
 800e65c:	711a      	strb	r2, [r3, #4]
 800e65e:	e09c      	b.n	800e79a <lwip_netconn_do_delconn+0x19e>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800e660:	7cfb      	ldrb	r3, [r7, #19]
 800e662:	2b03      	cmp	r3, #3
 800e664:	d10d      	bne.n	800e682 <lwip_netconn_do_delconn+0x86>
 800e666:	697b      	ldr	r3, [r7, #20]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	7f1b      	ldrb	r3, [r3, #28]
 800e66c:	f003 0304 	and.w	r3, r3, #4
 800e670:	2b00      	cmp	r3, #0
 800e672:	d106      	bne.n	800e682 <lwip_netconn_do_delconn+0x86>
 800e674:	4b5b      	ldr	r3, [pc, #364]	; (800e7e4 <lwip_netconn_do_delconn+0x1e8>)
 800e676:	f240 421f 	movw	r2, #1055	; 0x41f
 800e67a:	495d      	ldr	r1, [pc, #372]	; (800e7f0 <lwip_netconn_do_delconn+0x1f4>)
 800e67c:	485b      	ldr	r0, [pc, #364]	; (800e7ec <lwip_netconn_do_delconn+0x1f0>)
 800e67e:	f00a fe2f 	bl	80192e0 <iprintf>
      (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800e682:	697b      	ldr	r3, [r7, #20]
 800e684:	2200      	movs	r2, #0
 800e686:	711a      	strb	r2, [r3, #4]
    /* Drain and delete mboxes */
    netconn_drain(msg->conn);
 800e688:	697b      	ldr	r3, [r7, #20]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	4618      	mov	r0, r3
 800e68e:	f7ff fdbd 	bl	800e20c <netconn_drain>

    if (msg->conn->pcb.tcp != NULL) {
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	685b      	ldr	r3, [r3, #4]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d064      	beq.n	800e766 <lwip_netconn_do_delconn+0x16a>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	781b      	ldrb	r3, [r3, #0]
 800e6a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e6a6:	2b10      	cmp	r3, #16
 800e6a8:	d00e      	beq.n	800e6c8 <lwip_netconn_do_delconn+0xcc>
 800e6aa:	2b20      	cmp	r3, #32
 800e6ac:	d000      	beq.n	800e6b0 <lwip_netconn_do_delconn+0xb4>
        /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
           the application thread, so we can return at this point! */
        return;
#endif /* LWIP_TCP */
      default:
        break;
 800e6ae:	e056      	b.n	800e75e <lwip_netconn_do_delconn+0x162>
        msg->conn->pcb.udp->recv_arg = NULL;
 800e6b0:	697b      	ldr	r3, [r7, #20]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	685b      	ldr	r3, [r3, #4]
 800e6b6:	2200      	movs	r2, #0
 800e6b8:	61da      	str	r2, [r3, #28]
        udp_remove(msg->conn->pcb.udp);
 800e6ba:	697b      	ldr	r3, [r7, #20]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	685b      	ldr	r3, [r3, #4]
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f008 f941 	bl	8016948 <udp_remove>
        break;
 800e6c6:	e04a      	b.n	800e75e <lwip_netconn_do_delconn+0x162>
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 800e6c8:	697b      	ldr	r3, [r7, #20]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d104      	bne.n	800e6dc <lwip_netconn_do_delconn+0xe0>
 800e6d2:	697b      	ldr	r3, [r7, #20]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	6a1b      	ldr	r3, [r3, #32]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d006      	beq.n	800e6ea <lwip_netconn_do_delconn+0xee>
 800e6dc:	4b41      	ldr	r3, [pc, #260]	; (800e7e4 <lwip_netconn_do_delconn+0x1e8>)
 800e6de:	f240 4235 	movw	r2, #1077	; 0x435
 800e6e2:	4944      	ldr	r1, [pc, #272]	; (800e7f4 <lwip_netconn_do_delconn+0x1f8>)
 800e6e4:	4841      	ldr	r0, [pc, #260]	; (800e7ec <lwip_netconn_do_delconn+0x1f0>)
 800e6e6:	f00a fdfb 	bl	80192e0 <iprintf>
        msg->conn->state = NETCONN_CLOSE;
 800e6ea:	697b      	ldr	r3, [r7, #20]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	2204      	movs	r2, #4
 800e6f0:	705a      	strb	r2, [r3, #1]
        msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800e6f2:	697b      	ldr	r3, [r7, #20]
 800e6f4:	2203      	movs	r2, #3
 800e6f6:	721a      	strb	r2, [r3, #8]
        msg->conn->current_msg = msg;
 800e6f8:	697b      	ldr	r3, [r7, #20]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	697a      	ldr	r2, [r7, #20]
 800e6fe:	625a      	str	r2, [r3, #36]	; 0x24
        if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e700:	697b      	ldr	r3, [r7, #20]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	2100      	movs	r1, #0
 800e706:	4618      	mov	r0, r3
 800e708:	f7ff fe00 	bl	800e30c <lwip_netconn_do_close_internal>
 800e70c:	4603      	mov	r3, r0
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d064      	beq.n	800e7dc <lwip_netconn_do_delconn+0x1e0>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e712:	697b      	ldr	r3, [r7, #20]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	785b      	ldrb	r3, [r3, #1]
 800e718:	2b04      	cmp	r3, #4
 800e71a:	d006      	beq.n	800e72a <lwip_netconn_do_delconn+0x12e>
 800e71c:	4b31      	ldr	r3, [pc, #196]	; (800e7e4 <lwip_netconn_do_delconn+0x1e8>)
 800e71e:	f240 423b 	movw	r2, #1083	; 0x43b
 800e722:	4935      	ldr	r1, [pc, #212]	; (800e7f8 <lwip_netconn_do_delconn+0x1fc>)
 800e724:	4831      	ldr	r0, [pc, #196]	; (800e7ec <lwip_netconn_do_delconn+0x1f0>)
 800e726:	f00a fddb 	bl	80192e0 <iprintf>
          UNLOCK_TCPIP_CORE();
 800e72a:	4834      	ldr	r0, [pc, #208]	; (800e7fc <lwip_netconn_do_delconn+0x200>)
 800e72c:	f00a fd41 	bl	80191b2 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e730:	697b      	ldr	r3, [r7, #20]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	330c      	adds	r3, #12
 800e736:	2100      	movs	r1, #0
 800e738:	4618      	mov	r0, r3
 800e73a:	f00a fc97 	bl	801906c <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800e73e:	482f      	ldr	r0, [pc, #188]	; (800e7fc <lwip_netconn_do_delconn+0x200>)
 800e740:	f00a fd28 	bl	8019194 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e744:	697b      	ldr	r3, [r7, #20]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	785b      	ldrb	r3, [r3, #1]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d046      	beq.n	800e7dc <lwip_netconn_do_delconn+0x1e0>
 800e74e:	4b25      	ldr	r3, [pc, #148]	; (800e7e4 <lwip_netconn_do_delconn+0x1e8>)
 800e750:	f240 423f 	movw	r2, #1087	; 0x43f
 800e754:	4928      	ldr	r1, [pc, #160]	; (800e7f8 <lwip_netconn_do_delconn+0x1fc>)
 800e756:	4825      	ldr	r0, [pc, #148]	; (800e7ec <lwip_netconn_do_delconn+0x1f0>)
 800e758:	f00a fdc2 	bl	80192e0 <iprintf>
        return;
 800e75c:	e03e      	b.n	800e7dc <lwip_netconn_do_delconn+0x1e0>
      }
      msg->conn->pcb.tcp = NULL;
 800e75e:	697b      	ldr	r3, [r7, #20]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	2200      	movs	r2, #0
 800e764:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800e766:	697b      	ldr	r3, [r7, #20]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d007      	beq.n	800e780 <lwip_netconn_do_delconn+0x184>
 800e770:	697b      	ldr	r3, [r7, #20]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e776:	697a      	ldr	r2, [r7, #20]
 800e778:	6810      	ldr	r0, [r2, #0]
 800e77a:	2200      	movs	r2, #0
 800e77c:	2100      	movs	r1, #0
 800e77e:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800e780:	697b      	ldr	r3, [r7, #20]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e786:	2b00      	cmp	r3, #0
 800e788:	d007      	beq.n	800e79a <lwip_netconn_do_delconn+0x19e>
 800e78a:	697b      	ldr	r3, [r7, #20]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e790:	697a      	ldr	r2, [r7, #20]
 800e792:	6810      	ldr	r0, [r2, #0]
 800e794:	2200      	movs	r2, #0
 800e796:	2102      	movs	r1, #2
 800e798:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800e79a:	697b      	ldr	r3, [r7, #20]
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	330c      	adds	r3, #12
 800e7a0:	4618      	mov	r0, r3
 800e7a2:	f00a fcae 	bl	8019102 <sys_sem_valid>
 800e7a6:	4603      	mov	r3, r0
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d018      	beq.n	800e7de <lwip_netconn_do_delconn+0x1e2>
    TCPIP_APIMSG_ACK(msg);
 800e7ac:	697b      	ldr	r3, [r7, #20]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d014      	beq.n	800e7de <lwip_netconn_do_delconn+0x1e2>
 800e7b4:	f00a fd30 	bl	8019218 <sys_arch_protect>
 800e7b8:	60f8      	str	r0, [r7, #12]
 800e7ba:	697b      	ldr	r3, [r7, #20]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e7c2:	f113 0f0c 	cmn.w	r3, #12
 800e7c6:	db05      	blt.n	800e7d4 <lwip_netconn_do_delconn+0x1d8>
 800e7c8:	697b      	ldr	r3, [r7, #20]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	697a      	ldr	r2, [r7, #20]
 800e7ce:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e7d2:	721a      	strb	r2, [r3, #8]
 800e7d4:	68f8      	ldr	r0, [r7, #12]
 800e7d6:	f00a fd2d 	bl	8019234 <sys_arch_unprotect>
 800e7da:	e000      	b.n	800e7de <lwip_netconn_do_delconn+0x1e2>
        return;
 800e7dc:	bf00      	nop
  }
}
 800e7de:	3718      	adds	r7, #24
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	bd80      	pop	{r7, pc}
 800e7e4:	0801a864 	.word	0x0801a864
 800e7e8:	0801ab9c 	.word	0x0801ab9c
 800e7ec:	0801a8e0 	.word	0x0801a8e0
 800e7f0:	0801abb0 	.word	0x0801abb0
 800e7f4:	0801abd0 	.word	0x0801abd0
 800e7f8:	0801abec 	.word	0x0801abec
 800e7fc:	2000d10c 	.word	0x2000d10c

0800e800 <lwip_netconn_do_bind>:
 * @param m the api_msg_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800e800:	b580      	push	{r7, lr}
 800e802:	b084      	sub	sp, #16
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e814:	f113 0f0c 	cmn.w	r3, #12
 800e818:	da06      	bge.n	800e828 <lwip_netconn_do_bind+0x28>
    msg->err = msg->conn->last_err;
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	711a      	strb	r2, [r3, #4]
 800e826:	e030      	b.n	800e88a <lwip_netconn_do_bind+0x8a>
  } else {
    msg->err = ERR_VAL;
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	22fa      	movs	r2, #250	; 0xfa
 800e82c:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	685b      	ldr	r3, [r3, #4]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d027      	beq.n	800e888 <lwip_netconn_do_bind+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	781b      	ldrb	r3, [r3, #0]
 800e83e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e842:	2b10      	cmp	r3, #16
 800e844:	d011      	beq.n	800e86a <lwip_netconn_do_bind+0x6a>
 800e846:	2b20      	cmp	r3, #32
 800e848:	d000      	beq.n	800e84c <lwip_netconn_do_bind+0x4c>
      case NETCONN_TCP:
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        break;
 800e84a:	e01e      	b.n	800e88a <lwip_netconn_do_bind+0x8a>
        msg->err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	6858      	ldr	r0, [r3, #4]
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	6899      	ldr	r1, [r3, #8]
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	899b      	ldrh	r3, [r3, #12]
 800e85a:	461a      	mov	r2, r3
 800e85c:	f007 fff2 	bl	8016844 <udp_bind>
 800e860:	4603      	mov	r3, r0
 800e862:	461a      	mov	r2, r3
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	711a      	strb	r2, [r3, #4]
        break;
 800e868:	e00f      	b.n	800e88a <lwip_netconn_do_bind+0x8a>
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	6858      	ldr	r0, [r3, #4]
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	6899      	ldr	r1, [r3, #8]
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	899b      	ldrh	r3, [r3, #12]
 800e878:	461a      	mov	r2, r3
 800e87a:	f002 fda7 	bl	80113cc <tcp_bind>
 800e87e:	4603      	mov	r3, r0
 800e880:	461a      	mov	r2, r3
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	711a      	strb	r2, [r3, #4]
        break;
 800e886:	e000      	b.n	800e88a <lwip_netconn_do_bind+0x8a>
      }
    }
 800e888:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d012      	beq.n	800e8b8 <lwip_netconn_do_bind+0xb8>
 800e892:	f00a fcc1 	bl	8019218 <sys_arch_protect>
 800e896:	60b8      	str	r0, [r7, #8]
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e8a0:	f113 0f0c 	cmn.w	r3, #12
 800e8a4:	db05      	blt.n	800e8b2 <lwip_netconn_do_bind+0xb2>
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	68fa      	ldr	r2, [r7, #12]
 800e8ac:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e8b0:	721a      	strb	r2, [r3, #8]
 800e8b2:	68b8      	ldr	r0, [r7, #8]
 800e8b4:	f00a fcbe 	bl	8019234 <sys_arch_unprotect>
}
 800e8b8:	bf00      	nop
 800e8ba:	3710      	adds	r7, #16
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	bd80      	pop	{r7, pc}

0800e8c0 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b088      	sub	sp, #32
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	61fb      	str	r3, [r7, #28]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 800e8cc:	69fb      	ldr	r3, [r7, #28]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e8d4:	f113 0f0c 	cmn.w	r3, #12
 800e8d8:	da06      	bge.n	800e8e8 <lwip_netconn_do_listen+0x28>
    msg->err = msg->conn->last_err;
 800e8da:	69fb      	ldr	r3, [r7, #28]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	f993 2008 	ldrsb.w	r2, [r3, #8]
 800e8e2:	69fb      	ldr	r3, [r7, #28]
 800e8e4:	711a      	strb	r2, [r3, #4]
 800e8e6:	e090      	b.n	800ea0a <lwip_netconn_do_listen+0x14a>
  } else {
    msg->err = ERR_CONN;
 800e8e8:	69fb      	ldr	r3, [r7, #28]
 800e8ea:	22f5      	movs	r2, #245	; 0xf5
 800e8ec:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 800e8ee:	69fb      	ldr	r3, [r7, #28]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	685b      	ldr	r3, [r3, #4]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	f000 8088 	beq.w	800ea0a <lwip_netconn_do_listen+0x14a>
      if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e8fa:	69fb      	ldr	r3, [r7, #28]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	781b      	ldrb	r3, [r3, #0]
 800e900:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e904:	2b10      	cmp	r3, #16
 800e906:	d17d      	bne.n	800ea04 <lwip_netconn_do_listen+0x144>
        if (msg->conn->state == NETCONN_NONE) {
 800e908:	69fb      	ldr	r3, [r7, #28]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	785b      	ldrb	r3, [r3, #1]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d16f      	bne.n	800e9f2 <lwip_netconn_do_listen+0x132>
          struct tcp_pcb* lpcb;
          if (msg->conn->pcb.tcp->state != CLOSED) {
 800e912:	69fb      	ldr	r3, [r7, #28]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	685b      	ldr	r3, [r3, #4]
 800e918:	7d1b      	ldrb	r3, [r3, #20]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d003      	beq.n	800e926 <lwip_netconn_do_listen+0x66>
            /* connection is not closed, cannot listen */
            msg->err = ERR_VAL;
 800e91e:	69fb      	ldr	r3, [r7, #28]
 800e920:	22fa      	movs	r2, #250	; 0xfa
 800e922:	711a      	strb	r2, [r3, #4]
 800e924:	e071      	b.n	800ea0a <lwip_netconn_do_listen+0x14a>
            err_t err;
            u8_t backlog;
#if TCP_LISTEN_BACKLOG
            backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
            backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 800e926:	23ff      	movs	r3, #255	; 0xff
 800e928:	76fb      	strb	r3, [r7, #27]
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
            }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

            lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 800e92a:	69fb      	ldr	r3, [r7, #28]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	685b      	ldr	r3, [r3, #4]
 800e930:	f107 020f 	add.w	r2, r7, #15
 800e934:	7ef9      	ldrb	r1, [r7, #27]
 800e936:	4618      	mov	r0, r3
 800e938:	f002 fdea 	bl	8011510 <tcp_listen_with_backlog_and_err>
 800e93c:	6178      	str	r0, [r7, #20]

            if (lpcb == NULL) {
 800e93e:	697b      	ldr	r3, [r7, #20]
 800e940:	2b00      	cmp	r3, #0
 800e942:	d104      	bne.n	800e94e <lwip_netconn_do_listen+0x8e>
              /* in this case, the old pcb is still allocated */
              msg->err = err;
 800e944:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800e948:	69fb      	ldr	r3, [r7, #28]
 800e94a:	711a      	strb	r2, [r3, #4]
 800e94c:	e05d      	b.n	800ea0a <lwip_netconn_do_listen+0x14a>
            } else {
              /* delete the recvmbox and allocate the acceptmbox */
              if (sys_mbox_valid(&msg->conn->recvmbox)) {
 800e94e:	69fb      	ldr	r3, [r7, #28]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	3310      	adds	r3, #16
 800e954:	4618      	mov	r0, r3
 800e956:	f00a fb43 	bl	8018fe0 <sys_mbox_valid>
 800e95a:	4603      	mov	r3, r0
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d00b      	beq.n	800e978 <lwip_netconn_do_listen+0xb8>
                /** @todo: should we drain the recvmbox here? */
                sys_mbox_free(&msg->conn->recvmbox);
 800e960:	69fb      	ldr	r3, [r7, #28]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	3310      	adds	r3, #16
 800e966:	4618      	mov	r0, r3
 800e968:	f00a fa9e 	bl	8018ea8 <sys_mbox_free>
                sys_mbox_set_invalid(&msg->conn->recvmbox);
 800e96c:	69fb      	ldr	r3, [r7, #28]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	3310      	adds	r3, #16
 800e972:	4618      	mov	r0, r3
 800e974:	f00a fb45 	bl	8019002 <sys_mbox_set_invalid>
              }
              msg->err = ERR_OK;
 800e978:	69fb      	ldr	r3, [r7, #28]
 800e97a:	2200      	movs	r2, #0
 800e97c:	711a      	strb	r2, [r3, #4]
              if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 800e97e:	69fb      	ldr	r3, [r7, #28]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	3314      	adds	r3, #20
 800e984:	4618      	mov	r0, r3
 800e986:	f00a fb2b 	bl	8018fe0 <sys_mbox_valid>
 800e98a:	4603      	mov	r3, r0
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d10a      	bne.n	800e9a6 <lwip_netconn_do_listen+0xe6>
                msg->err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 800e990:	69fb      	ldr	r3, [r7, #28]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	3314      	adds	r3, #20
 800e996:	2106      	movs	r1, #6
 800e998:	4618      	mov	r0, r3
 800e99a:	f00a fa63 	bl	8018e64 <sys_mbox_new>
 800e99e:	4603      	mov	r3, r0
 800e9a0:	461a      	mov	r2, r3
 800e9a2:	69fb      	ldr	r3, [r7, #28]
 800e9a4:	711a      	strb	r2, [r3, #4]
              }
              if (msg->err == ERR_OK) {
 800e9a6:	69fb      	ldr	r3, [r7, #28]
 800e9a8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d118      	bne.n	800e9e2 <lwip_netconn_do_listen+0x122>
                msg->conn->state = NETCONN_LISTEN;
 800e9b0:	69fb      	ldr	r3, [r7, #28]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	2202      	movs	r2, #2
 800e9b6:	705a      	strb	r2, [r3, #1]
                msg->conn->pcb.tcp = lpcb;
 800e9b8:	69fb      	ldr	r3, [r7, #28]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	697a      	ldr	r2, [r7, #20]
 800e9be:	605a      	str	r2, [r3, #4]
                tcp_arg(msg->conn->pcb.tcp, msg->conn);
 800e9c0:	69fb      	ldr	r3, [r7, #28]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	685a      	ldr	r2, [r3, #4]
 800e9c6:	69fb      	ldr	r3, [r7, #28]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	4619      	mov	r1, r3
 800e9cc:	4610      	mov	r0, r2
 800e9ce:	f003 fc67 	bl	80122a0 <tcp_arg>
                tcp_accept(msg->conn->pcb.tcp, accept_function);
 800e9d2:	69fb      	ldr	r3, [r7, #28]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	685b      	ldr	r3, [r3, #4]
 800e9d8:	4919      	ldr	r1, [pc, #100]	; (800ea40 <lwip_netconn_do_listen+0x180>)
 800e9da:	4618      	mov	r0, r3
 800e9dc:	f003 fcd6 	bl	801238c <tcp_accept>
 800e9e0:	e013      	b.n	800ea0a <lwip_netconn_do_listen+0x14a>
              } else {
                /* since the old pcb is already deallocated, free lpcb now */
                tcp_close(lpcb);
 800e9e2:	6978      	ldr	r0, [r7, #20]
 800e9e4:	f002 fbd4 	bl	8011190 <tcp_close>
                msg->conn->pcb.tcp = NULL;
 800e9e8:	69fb      	ldr	r3, [r7, #28]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	605a      	str	r2, [r3, #4]
 800e9f0:	e00b      	b.n	800ea0a <lwip_netconn_do_listen+0x14a>
              }
            }
          }
        } else if (msg->conn->state == NETCONN_LISTEN) {
 800e9f2:	69fb      	ldr	r3, [r7, #28]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	785b      	ldrb	r3, [r3, #1]
 800e9f8:	2b02      	cmp	r3, #2
 800e9fa:	d106      	bne.n	800ea0a <lwip_netconn_do_listen+0x14a>
          /* already listening, allow updating of the backlog */
          msg->err = ERR_OK;
 800e9fc:	69fb      	ldr	r3, [r7, #28]
 800e9fe:	2200      	movs	r2, #0
 800ea00:	711a      	strb	r2, [r3, #4]
 800ea02:	e002      	b.n	800ea0a <lwip_netconn_do_listen+0x14a>
          tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
        }
      } else {
        msg->err = ERR_ARG;
 800ea04:	69fb      	ldr	r3, [r7, #28]
 800ea06:	22f0      	movs	r2, #240	; 0xf0
 800ea08:	711a      	strb	r2, [r3, #4]
      }
    }
  }
  TCPIP_APIMSG_ACK(msg);
 800ea0a:	69fb      	ldr	r3, [r7, #28]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d012      	beq.n	800ea38 <lwip_netconn_do_listen+0x178>
 800ea12:	f00a fc01 	bl	8019218 <sys_arch_protect>
 800ea16:	6138      	str	r0, [r7, #16]
 800ea18:	69fb      	ldr	r3, [r7, #28]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ea20:	f113 0f0c 	cmn.w	r3, #12
 800ea24:	db05      	blt.n	800ea32 <lwip_netconn_do_listen+0x172>
 800ea26:	69fb      	ldr	r3, [r7, #28]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	69fa      	ldr	r2, [r7, #28]
 800ea2c:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800ea30:	721a      	strb	r2, [r3, #8]
 800ea32:	6938      	ldr	r0, [r7, #16]
 800ea34:	f00a fbfe 	bl	8019234 <sys_arch_unprotect>
}
 800ea38:	bf00      	nop
 800ea3a:	3720      	adds	r7, #32
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	bd80      	pop	{r7, pc}
 800ea40:	0800de25 	.word	0x0800de25

0800ea44 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b086      	sub	sp, #24
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800ea50:	693b      	ldr	r3, [r7, #16]
 800ea52:	2200      	movs	r2, #0
 800ea54:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800ea56:	693b      	ldr	r3, [r7, #16]
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	685b      	ldr	r3, [r3, #4]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d022      	beq.n	800eaa6 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ea60:	693b      	ldr	r3, [r7, #16]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	781b      	ldrb	r3, [r3, #0]
 800ea66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ea6a:	2b10      	cmp	r3, #16
 800ea6c:	d11b      	bne.n	800eaa6 <lwip_netconn_do_recv+0x62>
      u32_t remaining = msg->msg.r.len;
 800ea6e:	693b      	ldr	r3, [r7, #16]
 800ea70:	689b      	ldr	r3, [r3, #8]
 800ea72:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (remaining > 0xffff) ? 0xffff : (u16_t)remaining;
 800ea74:	697b      	ldr	r3, [r7, #20]
 800ea76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ea7a:	d202      	bcs.n	800ea82 <lwip_netconn_do_recv+0x3e>
 800ea7c:	697b      	ldr	r3, [r7, #20]
 800ea7e:	b29b      	uxth	r3, r3
 800ea80:	e001      	b.n	800ea86 <lwip_netconn_do_recv+0x42>
 800ea82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ea86:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800ea88:	693b      	ldr	r3, [r7, #16]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	685b      	ldr	r3, [r3, #4]
 800ea8e:	89fa      	ldrh	r2, [r7, #14]
 800ea90:	4611      	mov	r1, r2
 800ea92:	4618      	mov	r0, r3
 800ea94:	f002 fe22 	bl	80116dc <tcp_recved>
        remaining -= recved;
 800ea98:	89fb      	ldrh	r3, [r7, #14]
 800ea9a:	697a      	ldr	r2, [r7, #20]
 800ea9c:	1ad3      	subs	r3, r2, r3
 800ea9e:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800eaa0:	697b      	ldr	r3, [r7, #20]
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d1e6      	bne.n	800ea74 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
 800eaa6:	693b      	ldr	r3, [r7, #16]
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d012      	beq.n	800ead4 <lwip_netconn_do_recv+0x90>
 800eaae:	f00a fbb3 	bl	8019218 <sys_arch_protect>
 800eab2:	60b8      	str	r0, [r7, #8]
 800eab4:	693b      	ldr	r3, [r7, #16]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800eabc:	f113 0f0c 	cmn.w	r3, #12
 800eac0:	db05      	blt.n	800eace <lwip_netconn_do_recv+0x8a>
 800eac2:	693b      	ldr	r3, [r7, #16]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	693a      	ldr	r2, [r7, #16]
 800eac8:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800eacc:	721a      	strb	r2, [r3, #8]
 800eace:	68b8      	ldr	r0, [r7, #8]
 800ead0:	f00a fbb0 	bl	8019234 <sys_arch_unprotect>
}
 800ead4:	bf00      	nop
 800ead6:	3718      	adds	r7, #24
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd80      	pop	{r7, pc}

0800eadc <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800eadc:	b580      	push	{r7, lr}
 800eade:	b08a      	sub	sp, #40	; 0x28
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
 800eae4:	460b      	mov	r3, r1
 800eae6:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800eae8:	2300      	movs	r3, #0
 800eaea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d106      	bne.n	800eb02 <lwip_netconn_do_writemore+0x26>
 800eaf4:	4ba3      	ldr	r3, [pc, #652]	; (800ed84 <lwip_netconn_do_writemore+0x2a8>)
 800eaf6:	f240 52e3 	movw	r2, #1507	; 0x5e3
 800eafa:	49a3      	ldr	r1, [pc, #652]	; (800ed88 <lwip_netconn_do_writemore+0x2ac>)
 800eafc:	48a3      	ldr	r0, [pc, #652]	; (800ed8c <lwip_netconn_do_writemore+0x2b0>)
 800eafe:	f00a fbef 	bl	80192e0 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	785b      	ldrb	r3, [r3, #1]
 800eb06:	2b01      	cmp	r3, #1
 800eb08:	d006      	beq.n	800eb18 <lwip_netconn_do_writemore+0x3c>
 800eb0a:	4b9e      	ldr	r3, [pc, #632]	; (800ed84 <lwip_netconn_do_writemore+0x2a8>)
 800eb0c:	f240 52e4 	movw	r2, #1508	; 0x5e4
 800eb10:	499f      	ldr	r1, [pc, #636]	; (800ed90 <lwip_netconn_do_writemore+0x2b4>)
 800eb12:	489e      	ldr	r0, [pc, #632]	; (800ed8c <lwip_netconn_do_writemore+0x2b0>)
 800eb14:	f00a fbe4 	bl	80192e0 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d106      	bne.n	800eb2e <lwip_netconn_do_writemore+0x52>
 800eb20:	4b98      	ldr	r3, [pc, #608]	; (800ed84 <lwip_netconn_do_writemore+0x2a8>)
 800eb22:	f240 52e5 	movw	r2, #1509	; 0x5e5
 800eb26:	499b      	ldr	r1, [pc, #620]	; (800ed94 <lwip_netconn_do_writemore+0x2b8>)
 800eb28:	4898      	ldr	r0, [pc, #608]	; (800ed8c <lwip_netconn_do_writemore+0x2b0>)
 800eb2a:	f00a fbd9 	bl	80192e0 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	685b      	ldr	r3, [r3, #4]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d106      	bne.n	800eb44 <lwip_netconn_do_writemore+0x68>
 800eb36:	4b93      	ldr	r3, [pc, #588]	; (800ed84 <lwip_netconn_do_writemore+0x2a8>)
 800eb38:	f240 52e6 	movw	r2, #1510	; 0x5e6
 800eb3c:	4996      	ldr	r1, [pc, #600]	; (800ed98 <lwip_netconn_do_writemore+0x2bc>)
 800eb3e:	4893      	ldr	r0, [pc, #588]	; (800ed8c <lwip_netconn_do_writemore+0x2b0>)
 800eb40:	f00a fbce 	bl	80192e0 <iprintf>
  LWIP_ASSERT("conn->write_offset < conn->current_msg->msg.w.len",
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	6a1a      	ldr	r2, [r3, #32]
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb4c:	68db      	ldr	r3, [r3, #12]
 800eb4e:	429a      	cmp	r2, r3
 800eb50:	d306      	bcc.n	800eb60 <lwip_netconn_do_writemore+0x84>
 800eb52:	4b8c      	ldr	r3, [pc, #560]	; (800ed84 <lwip_netconn_do_writemore+0x2a8>)
 800eb54:	f44f 62bd 	mov.w	r2, #1512	; 0x5e8
 800eb58:	4990      	ldr	r1, [pc, #576]	; (800ed9c <lwip_netconn_do_writemore+0x2c0>)
 800eb5a:	488c      	ldr	r0, [pc, #560]	; (800ed8c <lwip_netconn_do_writemore+0x2b0>)
 800eb5c:	f00a fbc0 	bl	80192e0 <iprintf>
    conn->write_offset < conn->current_msg->msg.w.len);

  apiflags = conn->current_msg->msg.w.apiflags;
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb64:	7c1b      	ldrb	r3, [r3, #16]
 800eb66:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	7f1b      	ldrb	r3, [r3, #28]
 800eb6e:	f003 0302 	and.w	r3, r3, #2
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d105      	bne.n	800eb82 <lwip_netconn_do_writemore+0xa6>
 800eb76:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800eb7a:	f003 0304 	and.w	r3, r3, #4
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d001      	beq.n	800eb86 <lwip_netconn_do_writemore+0xaa>
 800eb82:	2301      	movs	r3, #1
 800eb84:	e000      	b.n	800eb88 <lwip_netconn_do_writemore+0xac>
 800eb86:	2300      	movs	r3, #0
 800eb88:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      conn->write_offset = 0;
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    dataptr = (const u8_t*)conn->current_msg->msg.w.dataptr + conn->write_offset;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb90:	689a      	ldr	r2, [r3, #8]
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	6a1b      	ldr	r3, [r3, #32]
 800eb96:	4413      	add	r3, r2
 800eb98:	61fb      	str	r3, [r7, #28]
    diff = conn->current_msg->msg.w.len - conn->write_offset;
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb9e:	68da      	ldr	r2, [r3, #12]
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	6a1b      	ldr	r3, [r3, #32]
 800eba4:	1ad3      	subs	r3, r2, r3
 800eba6:	61bb      	str	r3, [r7, #24]
    if (diff > 0xffffUL) { /* max_u16_t */
 800eba8:	69bb      	ldr	r3, [r7, #24]
 800ebaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ebae:	d309      	bcc.n	800ebc4 <lwip_netconn_do_writemore+0xe8>
      len = 0xffff;
 800ebb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ebb4:	84bb      	strh	r3, [r7, #36]	; 0x24
      apiflags |= TCP_WRITE_FLAG_MORE;
 800ebb6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800ebba:	f043 0302 	orr.w	r3, r3, #2
 800ebbe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ebc2:	e001      	b.n	800ebc8 <lwip_netconn_do_writemore+0xec>
    } else {
      len = (u16_t)diff;
 800ebc4:	69bb      	ldr	r3, [r7, #24]
 800ebc6:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    available = tcp_sndbuf(conn->pcb.tcp);
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	685b      	ldr	r3, [r3, #4]
 800ebcc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ebd0:	82fb      	strh	r3, [r7, #22]
    if (available < len) {
 800ebd2:	8afa      	ldrh	r2, [r7, #22]
 800ebd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ebd6:	429a      	cmp	r2, r3
 800ebd8:	d212      	bcs.n	800ec00 <lwip_netconn_do_writemore+0x124>
      /* don't try to write more than sendbuf */
      len = available;
 800ebda:	8afb      	ldrh	r3, [r7, #22]
 800ebdc:	84bb      	strh	r3, [r7, #36]	; 0x24
      if (dontblock) {
 800ebde:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d006      	beq.n	800ebf4 <lwip_netconn_do_writemore+0x118>
        if (!len) {
 800ebe6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d109      	bne.n	800ec00 <lwip_netconn_do_writemore+0x124>
          err = ERR_WOULDBLOCK;
 800ebec:	23f9      	movs	r3, #249	; 0xf9
 800ebee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto err_mem;
 800ebf2:	e02a      	b.n	800ec4a <lwip_netconn_do_writemore+0x16e>
        }
      } else {
        apiflags |= TCP_WRITE_FLAG_MORE;
 800ebf4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800ebf8:	f043 0302 	orr.w	r3, r3, #2
 800ebfc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      }
    }
    LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!", ((conn->write_offset + len) <= conn->current_msg->msg.w.len));
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	6a1a      	ldr	r2, [r3, #32]
 800ec04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec06:	441a      	add	r2, r3
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec0c:	68db      	ldr	r3, [r3, #12]
 800ec0e:	429a      	cmp	r2, r3
 800ec10:	d906      	bls.n	800ec20 <lwip_netconn_do_writemore+0x144>
 800ec12:	4b5c      	ldr	r3, [pc, #368]	; (800ed84 <lwip_netconn_do_writemore+0x2a8>)
 800ec14:	f240 6213 	movw	r2, #1555	; 0x613
 800ec18:	4961      	ldr	r1, [pc, #388]	; (800eda0 <lwip_netconn_do_writemore+0x2c4>)
 800ec1a:	485c      	ldr	r0, [pc, #368]	; (800ed8c <lwip_netconn_do_writemore+0x2b0>)
 800ec1c:	f00a fb60 	bl	80192e0 <iprintf>
    err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	6858      	ldr	r0, [r3, #4]
 800ec24:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800ec28:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ec2a:	69f9      	ldr	r1, [r7, #28]
 800ec2c:	f006 f97a 	bl	8014f24 <tcp_write>
 800ec30:	4603      	mov	r3, r0
 800ec32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800ec36:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d004      	beq.n	800ec48 <lwip_netconn_do_writemore+0x16c>
 800ec3e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ec42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec46:	d133      	bne.n	800ecb0 <lwip_netconn_do_writemore+0x1d4>
err_mem:
 800ec48:	bf00      	nop
      if (dontblock && (len < conn->current_msg->msg.w.len)) {
 800ec4a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d017      	beq.n	800ec82 <lwip_netconn_do_writemore+0x1a6>
 800ec52:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec58:	68db      	ldr	r3, [r3, #12]
 800ec5a:	429a      	cmp	r2, r3
 800ec5c:	d211      	bcs.n	800ec82 <lwip_netconn_do_writemore+0x1a6>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d005      	beq.n	800ec72 <lwip_netconn_do_writemore+0x196>
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec6a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ec6c:	2103      	movs	r1, #3
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	7f1b      	ldrb	r3, [r3, #28]
 800ec76:	f043 0310 	orr.w	r3, r3, #16
 800ec7a:	b2da      	uxtb	r2, r3
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	771a      	strb	r2, [r3, #28]
 800ec80:	e016      	b.n	800ecb0 <lwip_netconn_do_writemore+0x1d4>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	685b      	ldr	r3, [r3, #4]
 800ec86:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ec8a:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800ec8e:	d305      	bcc.n	800ec9c <lwip_netconn_do_writemore+0x1c0>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	685b      	ldr	r3, [r3, #4]
 800ec94:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ec98:	2b04      	cmp	r3, #4
 800ec9a:	d909      	bls.n	800ecb0 <lwip_netconn_do_writemore+0x1d4>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d005      	beq.n	800ecb0 <lwip_netconn_do_writemore+0x1d4>
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eca8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ecaa:	2103      	movs	r1, #3
 800ecac:	6878      	ldr	r0, [r7, #4]
 800ecae:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800ecb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d134      	bne.n	800ed22 <lwip_netconn_do_writemore+0x246>
      err_t out_err;
      conn->write_offset += len;
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	6a1a      	ldr	r2, [r3, #32]
 800ecbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ecbe:	441a      	add	r2, r3
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	621a      	str	r2, [r3, #32]
      if ((conn->write_offset == conn->current_msg->msg.w.len) || dontblock) {
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	6a1a      	ldr	r2, [r3, #32]
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eccc:	68db      	ldr	r3, [r3, #12]
 800ecce:	429a      	cmp	r2, r3
 800ecd0:	d003      	beq.n	800ecda <lwip_netconn_do_writemore+0x1fe>
 800ecd2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d007      	beq.n	800ecea <lwip_netconn_do_writemore+0x20e>
        /* return sent length */
        conn->current_msg->msg.w.len = conn->write_offset;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecde:	687a      	ldr	r2, [r7, #4]
 800ece0:	6a12      	ldr	r2, [r2, #32]
 800ece2:	60da      	str	r2, [r3, #12]
        /* everything was written */
        write_finished = 1;
 800ece4:	2301      	movs	r3, #1
 800ece6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
      out_err = tcp_output(conn->pcb.tcp);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	685b      	ldr	r3, [r3, #4]
 800ecee:	4618      	mov	r0, r3
 800ecf0:	f006 fdca 	bl	8015888 <tcp_output>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	753b      	strb	r3, [r7, #20]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 800ecf8:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800ecfc:	f113 0f0c 	cmn.w	r3, #12
 800ed00:	db04      	blt.n	800ed0c <lwip_netconn_do_writemore+0x230>
 800ed02:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800ed06:	f113 0f04 	cmn.w	r3, #4
 800ed0a:	d152      	bne.n	800edb2 <lwip_netconn_do_writemore+0x2d6>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800ed0c:	7d3b      	ldrb	r3, [r7, #20]
 800ed0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 800ed12:	2301      	movs	r3, #1
 800ed14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	60da      	str	r2, [r3, #12]
 800ed20:	e047      	b.n	800edb2 <lwip_netconn_do_writemore+0x2d6>
      }
    } else if (err == ERR_MEM) {
 800ed22:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ed26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed2a:	d13b      	bne.n	800eda4 <lwip_netconn_do_writemore+0x2c8>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	685b      	ldr	r3, [r3, #4]
 800ed30:	4618      	mov	r0, r3
 800ed32:	f006 fda9 	bl	8015888 <tcp_output>
 800ed36:	4603      	mov	r3, r0
 800ed38:	757b      	strb	r3, [r7, #21]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 800ed3a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800ed3e:	f113 0f0c 	cmn.w	r3, #12
 800ed42:	db04      	blt.n	800ed4e <lwip_netconn_do_writemore+0x272>
 800ed44:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800ed48:	f113 0f04 	cmn.w	r3, #4
 800ed4c:	d10a      	bne.n	800ed64 <lwip_netconn_do_writemore+0x288>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800ed4e:	7d7b      	ldrb	r3, [r7, #21]
 800ed50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 800ed54:	2301      	movs	r3, #1
 800ed56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed5e:	2200      	movs	r2, #0
 800ed60:	60da      	str	r2, [r3, #12]
 800ed62:	e026      	b.n	800edb2 <lwip_netconn_do_writemore+0x2d6>
      } else if (dontblock) {
 800ed64:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d022      	beq.n	800edb2 <lwip_netconn_do_writemore+0x2d6>
        /* non-blocking write is done on ERR_MEM */
        err = ERR_WOULDBLOCK;
 800ed6c:	23f9      	movs	r3, #249	; 0xf9
 800ed6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 800ed72:	2301      	movs	r3, #1
 800ed74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed7c:	2200      	movs	r2, #0
 800ed7e:	60da      	str	r2, [r3, #12]
 800ed80:	e017      	b.n	800edb2 <lwip_netconn_do_writemore+0x2d6>
 800ed82:	bf00      	nop
 800ed84:	0801a864 	.word	0x0801a864
 800ed88:	0801a9ac 	.word	0x0801a9ac
 800ed8c:	0801a8e0 	.word	0x0801a8e0
 800ed90:	0801ac8c 	.word	0x0801ac8c
 800ed94:	0801a9bc 	.word	0x0801a9bc
 800ed98:	0801acac 	.word	0x0801acac
 800ed9c:	0801acc4 	.word	0x0801acc4
 800eda0:	0801acf8 	.word	0x0801acf8
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800eda4:	2301      	movs	r3, #1
 800eda6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      conn->current_msg->msg.w.len = 0;
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edae:	2200      	movs	r2, #0
 800edb0:	60da      	str	r2, [r3, #12]
    }
  }
  if (write_finished) {
 800edb2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d02c      	beq.n	800ee14 <lwip_netconn_do_writemore+0x338>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	330c      	adds	r3, #12
 800edc2:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edc8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800edcc:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	2200      	movs	r2, #0
 800edd2:	625a      	str	r2, [r3, #36]	; 0x24
    conn->write_offset = 0;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	2200      	movs	r2, #0
 800edd8:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	2200      	movs	r2, #0
 800edde:	705a      	strb	r2, [r3, #1]
    NETCONN_SET_SAFE_ERR(conn, err);
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d00f      	beq.n	800ee06 <lwip_netconn_do_writemore+0x32a>
 800ede6:	f00a fa17 	bl	8019218 <sys_arch_protect>
 800edea:	60f8      	str	r0, [r7, #12]
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800edf2:	f113 0f0c 	cmn.w	r3, #12
 800edf6:	db03      	blt.n	800ee00 <lwip_netconn_do_writemore+0x324>
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800edfe:	721a      	strb	r2, [r3, #8]
 800ee00:	68f8      	ldr	r0, [r7, #12]
 800ee02:	f00a fa17 	bl	8019234 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800ee06:	78fb      	ldrb	r3, [r7, #3]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d006      	beq.n	800ee1a <lwip_netconn_do_writemore+0x33e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800ee0c:	6938      	ldr	r0, [r7, #16]
 800ee0e:	f00a f95e 	bl	80190ce <sys_sem_signal>
 800ee12:	e002      	b.n	800ee1a <lwip_netconn_do_writemore+0x33e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800ee14:	f04f 33ff 	mov.w	r3, #4294967295
 800ee18:	e000      	b.n	800ee1c <lwip_netconn_do_writemore+0x340>
  }
#endif
  return ERR_OK;
 800ee1a:	2300      	movs	r3, #0
}
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	3728      	adds	r7, #40	; 0x28
 800ee20:	46bd      	mov	sp, r7
 800ee22:	bd80      	pop	{r7, pc}

0800ee24 <lwip_netconn_do_write>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 800ee24:	b580      	push	{r7, lr}
 800ee26:	b084      	sub	sp, #16
 800ee28:	af00      	add	r7, sp, #0
 800ee2a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ee38:	f113 0f0c 	cmn.w	r3, #12
 800ee3c:	da06      	bge.n	800ee4c <lwip_netconn_do_write+0x28>
    msg->err = msg->conn->last_err;
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	f993 2008 	ldrsb.w	r2, [r3, #8]
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	711a      	strb	r2, [r3, #4]
 800ee4a:	e072      	b.n	800ef32 <lwip_netconn_do_write+0x10e>
  } else {
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	781b      	ldrb	r3, [r3, #0]
 800ee52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ee56:	2b10      	cmp	r3, #16
 800ee58:	d168      	bne.n	800ef2c <lwip_netconn_do_write+0x108>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	785b      	ldrb	r3, [r3, #1]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d003      	beq.n	800ee6c <lwip_netconn_do_write+0x48>
        /* netconn is connecting, closing or in blocking write */
        msg->err = ERR_INPROGRESS;
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	22fb      	movs	r2, #251	; 0xfb
 800ee68:	711a      	strb	r2, [r3, #4]
 800ee6a:	e062      	b.n	800ef32 <lwip_netconn_do_write+0x10e>
      } else if (msg->conn->pcb.tcp != NULL) {
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	685b      	ldr	r3, [r3, #4]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d056      	beq.n	800ef24 <lwip_netconn_do_write+0x100>
        msg->conn->state = NETCONN_WRITE;
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	2201      	movs	r2, #1
 800ee7c:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d104      	bne.n	800ee92 <lwip_netconn_do_write+0x6e>
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	6a1b      	ldr	r3, [r3, #32]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d006      	beq.n	800eea0 <lwip_netconn_do_write+0x7c>
 800ee92:	4b36      	ldr	r3, [pc, #216]	; (800ef6c <lwip_netconn_do_write+0x148>)
 800ee94:	f240 6283 	movw	r2, #1667	; 0x683
 800ee98:	4935      	ldr	r1, [pc, #212]	; (800ef70 <lwip_netconn_do_write+0x14c>)
 800ee9a:	4836      	ldr	r0, [pc, #216]	; (800ef74 <lwip_netconn_do_write+0x150>)
 800ee9c:	f00a fa20 	bl	80192e0 <iprintf>
          msg->conn->write_offset == 0);
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	68db      	ldr	r3, [r3, #12]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d106      	bne.n	800eeb6 <lwip_netconn_do_write+0x92>
 800eea8:	4b30      	ldr	r3, [pc, #192]	; (800ef6c <lwip_netconn_do_write+0x148>)
 800eeaa:	f240 6284 	movw	r2, #1668	; 0x684
 800eeae:	4932      	ldr	r1, [pc, #200]	; (800ef78 <lwip_netconn_do_write+0x154>)
 800eeb0:	4830      	ldr	r0, [pc, #192]	; (800ef74 <lwip_netconn_do_write+0x150>)
 800eeb2:	f00a fa15 	bl	80192e0 <iprintf>
        msg->conn->current_msg = msg;
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	68fa      	ldr	r2, [r7, #12]
 800eebc:	625a      	str	r2, [r3, #36]	; 0x24
        msg->conn->write_offset = 0;
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	2200      	movs	r2, #0
 800eec4:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	2100      	movs	r1, #0
 800eecc:	4618      	mov	r0, r3
 800eece:	f7ff fe05 	bl	800eadc <lwip_netconn_do_writemore>
 800eed2:	4603      	mov	r3, r0
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d044      	beq.n	800ef62 <lwip_netconn_do_write+0x13e>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	785b      	ldrb	r3, [r3, #1]
 800eede:	2b01      	cmp	r3, #1
 800eee0:	d006      	beq.n	800eef0 <lwip_netconn_do_write+0xcc>
 800eee2:	4b22      	ldr	r3, [pc, #136]	; (800ef6c <lwip_netconn_do_write+0x148>)
 800eee4:	f240 6289 	movw	r2, #1673	; 0x689
 800eee8:	4924      	ldr	r1, [pc, #144]	; (800ef7c <lwip_netconn_do_write+0x158>)
 800eeea:	4822      	ldr	r0, [pc, #136]	; (800ef74 <lwip_netconn_do_write+0x150>)
 800eeec:	f00a f9f8 	bl	80192e0 <iprintf>
          UNLOCK_TCPIP_CORE();
 800eef0:	4823      	ldr	r0, [pc, #140]	; (800ef80 <lwip_netconn_do_write+0x15c>)
 800eef2:	f00a f95e 	bl	80191b2 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	330c      	adds	r3, #12
 800eefc:	2100      	movs	r1, #0
 800eefe:	4618      	mov	r0, r3
 800ef00:	f00a f8b4 	bl	801906c <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800ef04:	481e      	ldr	r0, [pc, #120]	; (800ef80 <lwip_netconn_do_write+0x15c>)
 800ef06:	f00a f945 	bl	8019194 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	785b      	ldrb	r3, [r3, #1]
 800ef10:	2b01      	cmp	r3, #1
 800ef12:	d126      	bne.n	800ef62 <lwip_netconn_do_write+0x13e>
 800ef14:	4b15      	ldr	r3, [pc, #84]	; (800ef6c <lwip_netconn_do_write+0x148>)
 800ef16:	f240 628d 	movw	r2, #1677	; 0x68d
 800ef1a:	4918      	ldr	r1, [pc, #96]	; (800ef7c <lwip_netconn_do_write+0x158>)
 800ef1c:	4815      	ldr	r0, [pc, #84]	; (800ef74 <lwip_netconn_do_write+0x150>)
 800ef1e:	f00a f9df 	bl	80192e0 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 800ef22:	e01e      	b.n	800ef62 <lwip_netconn_do_write+0x13e>
      } else {
        msg->err = ERR_CONN;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	22f5      	movs	r2, #245	; 0xf5
 800ef28:	711a      	strb	r2, [r3, #4]
 800ef2a:	e002      	b.n	800ef32 <lwip_netconn_do_write+0x10e>
#else /* LWIP_TCP */
      msg->err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      msg->err = ERR_VAL;
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	22fa      	movs	r2, #250	; 0xfa
 800ef30:	711a      	strb	r2, [r3, #4]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  TCPIP_APIMSG_ACK(msg);
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d014      	beq.n	800ef64 <lwip_netconn_do_write+0x140>
 800ef3a:	f00a f96d 	bl	8019218 <sys_arch_protect>
 800ef3e:	60b8      	str	r0, [r7, #8]
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ef48:	f113 0f0c 	cmn.w	r3, #12
 800ef4c:	db05      	blt.n	800ef5a <lwip_netconn_do_write+0x136>
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	68fa      	ldr	r2, [r7, #12]
 800ef54:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800ef58:	721a      	strb	r2, [r3, #8]
 800ef5a:	68b8      	ldr	r0, [r7, #8]
 800ef5c:	f00a f96a 	bl	8019234 <sys_arch_unprotect>
 800ef60:	e000      	b.n	800ef64 <lwip_netconn_do_write+0x140>
        return;
 800ef62:	bf00      	nop
}
 800ef64:	3710      	adds	r7, #16
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}
 800ef6a:	bf00      	nop
 800ef6c:	0801a864 	.word	0x0801a864
 800ef70:	0801abd0 	.word	0x0801abd0
 800ef74:	0801a8e0 	.word	0x0801a8e0
 800ef78:	0801ad24 	.word	0x0801ad24
 800ef7c:	0801abec 	.word	0x0801abec
 800ef80:	2000d10c 	.word	0x2000d10c

0800ef84 <lwip_netconn_do_close>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b086      	sub	sp, #24
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	617b      	str	r3, [r7, #20]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800ef90:	697b      	ldr	r3, [r7, #20]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	785b      	ldrb	r3, [r3, #1]
 800ef96:	74fb      	strb	r3, [r7, #19]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800ef98:	697b      	ldr	r3, [r7, #20]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	685b      	ldr	r3, [r3, #4]
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d06e      	beq.n	800f080 <lwip_netconn_do_close+0xfc>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	781b      	ldrb	r3, [r3, #0]
 800efa8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800efac:	2b10      	cmp	r3, #16
 800efae:	d167      	bne.n	800f080 <lwip_netconn_do_close+0xfc>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800efb0:	697b      	ldr	r3, [r7, #20]
 800efb2:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800efb4:	2b03      	cmp	r3, #3
 800efb6:	d002      	beq.n	800efbe <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800efb8:	7cfb      	ldrb	r3, [r7, #19]
 800efba:	2b02      	cmp	r3, #2
 800efbc:	d060      	beq.n	800f080 <lwip_netconn_do_close+0xfc>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800efbe:	7cfb      	ldrb	r3, [r7, #19]
 800efc0:	2b03      	cmp	r3, #3
 800efc2:	d103      	bne.n	800efcc <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800efc4:	697b      	ldr	r3, [r7, #20]
 800efc6:	22f5      	movs	r2, #245	; 0xf5
 800efc8:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800efca:	e05c      	b.n	800f086 <lwip_netconn_do_close+0x102>
    } else if (state == NETCONN_WRITE) {
 800efcc:	7cfb      	ldrb	r3, [r7, #19]
 800efce:	2b01      	cmp	r3, #1
 800efd0:	d103      	bne.n	800efda <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800efd2:	697b      	ldr	r3, [r7, #20]
 800efd4:	22fb      	movs	r2, #251	; 0xfb
 800efd6:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800efd8:	e055      	b.n	800f086 <lwip_netconn_do_close+0x102>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800efda:	697b      	ldr	r3, [r7, #20]
 800efdc:	7a1b      	ldrb	r3, [r3, #8]
 800efde:	f003 0301 	and.w	r3, r3, #1
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d004      	beq.n	800eff0 <lwip_netconn_do_close+0x6c>
        /* Drain and delete mboxes */
        netconn_drain(msg->conn);
 800efe6:	697b      	ldr	r3, [r7, #20]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	4618      	mov	r0, r3
 800efec:	f7ff f90e 	bl	800e20c <netconn_drain>
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 800eff0:	697b      	ldr	r3, [r7, #20]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d104      	bne.n	800f004 <lwip_netconn_do_close+0x80>
 800effa:	697b      	ldr	r3, [r7, #20]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	6a1b      	ldr	r3, [r3, #32]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d006      	beq.n	800f012 <lwip_netconn_do_close+0x8e>
 800f004:	4b2e      	ldr	r3, [pc, #184]	; (800f0c0 <lwip_netconn_do_close+0x13c>)
 800f006:	f240 721c 	movw	r2, #1820	; 0x71c
 800f00a:	492e      	ldr	r1, [pc, #184]	; (800f0c4 <lwip_netconn_do_close+0x140>)
 800f00c:	482e      	ldr	r0, [pc, #184]	; (800f0c8 <lwip_netconn_do_close+0x144>)
 800f00e:	f00a f967 	bl	80192e0 <iprintf>
        msg->conn->write_offset == 0);
      msg->conn->state = NETCONN_CLOSE;
 800f012:	697b      	ldr	r3, [r7, #20]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	2204      	movs	r2, #4
 800f018:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800f01a:	697b      	ldr	r3, [r7, #20]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	697a      	ldr	r2, [r7, #20]
 800f020:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800f022:	697b      	ldr	r3, [r7, #20]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	2100      	movs	r1, #0
 800f028:	4618      	mov	r0, r3
 800f02a:	f7ff f96f 	bl	800e30c <lwip_netconn_do_close_internal>
 800f02e:	4603      	mov	r3, r0
 800f030:	2b00      	cmp	r3, #0
 800f032:	d040      	beq.n	800f0b6 <lwip_netconn_do_close+0x132>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800f034:	697b      	ldr	r3, [r7, #20]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	785b      	ldrb	r3, [r3, #1]
 800f03a:	2b04      	cmp	r3, #4
 800f03c:	d006      	beq.n	800f04c <lwip_netconn_do_close+0xc8>
 800f03e:	4b20      	ldr	r3, [pc, #128]	; (800f0c0 <lwip_netconn_do_close+0x13c>)
 800f040:	f240 7221 	movw	r2, #1825	; 0x721
 800f044:	4921      	ldr	r1, [pc, #132]	; (800f0cc <lwip_netconn_do_close+0x148>)
 800f046:	4820      	ldr	r0, [pc, #128]	; (800f0c8 <lwip_netconn_do_close+0x144>)
 800f048:	f00a f94a 	bl	80192e0 <iprintf>
        UNLOCK_TCPIP_CORE();
 800f04c:	4820      	ldr	r0, [pc, #128]	; (800f0d0 <lwip_netconn_do_close+0x14c>)
 800f04e:	f00a f8b0 	bl	80191b2 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800f052:	697b      	ldr	r3, [r7, #20]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	330c      	adds	r3, #12
 800f058:	2100      	movs	r1, #0
 800f05a:	4618      	mov	r0, r3
 800f05c:	f00a f806 	bl	801906c <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800f060:	481b      	ldr	r0, [pc, #108]	; (800f0d0 <lwip_netconn_do_close+0x14c>)
 800f062:	f00a f897 	bl	8019194 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800f066:	697b      	ldr	r3, [r7, #20]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	785b      	ldrb	r3, [r3, #1]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d022      	beq.n	800f0b6 <lwip_netconn_do_close+0x132>
 800f070:	4b13      	ldr	r3, [pc, #76]	; (800f0c0 <lwip_netconn_do_close+0x13c>)
 800f072:	f240 7225 	movw	r2, #1829	; 0x725
 800f076:	4915      	ldr	r1, [pc, #84]	; (800f0cc <lwip_netconn_do_close+0x148>)
 800f078:	4813      	ldr	r0, [pc, #76]	; (800f0c8 <lwip_netconn_do_close+0x144>)
 800f07a:	f00a f931 	bl	80192e0 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800f07e:	e01a      	b.n	800f0b6 <lwip_netconn_do_close+0x132>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800f080:	697b      	ldr	r3, [r7, #20]
 800f082:	22f5      	movs	r2, #245	; 0xf5
 800f084:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
 800f086:	697b      	ldr	r3, [r7, #20]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d014      	beq.n	800f0b8 <lwip_netconn_do_close+0x134>
 800f08e:	f00a f8c3 	bl	8019218 <sys_arch_protect>
 800f092:	60f8      	str	r0, [r7, #12]
 800f094:	697b      	ldr	r3, [r7, #20]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800f09c:	f113 0f0c 	cmn.w	r3, #12
 800f0a0:	db05      	blt.n	800f0ae <lwip_netconn_do_close+0x12a>
 800f0a2:	697b      	ldr	r3, [r7, #20]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	697a      	ldr	r2, [r7, #20]
 800f0a8:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800f0ac:	721a      	strb	r2, [r3, #8]
 800f0ae:	68f8      	ldr	r0, [r7, #12]
 800f0b0:	f00a f8c0 	bl	8019234 <sys_arch_unprotect>
 800f0b4:	e000      	b.n	800f0b8 <lwip_netconn_do_close+0x134>
      return;
 800f0b6:	bf00      	nop
}
 800f0b8:	3718      	adds	r7, #24
 800f0ba:	46bd      	mov	sp, r7
 800f0bc:	bd80      	pop	{r7, pc}
 800f0be:	bf00      	nop
 800f0c0:	0801a864 	.word	0x0801a864
 800f0c4:	0801abd0 	.word	0x0801abd0
 800f0c8:	0801a8e0 	.word	0x0801a8e0
 800f0cc:	0801abec 	.word	0x0801abec
 800f0d0:	2000d10c 	.word	0x2000d10c

0800f0d4 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b082      	sub	sp, #8
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d013      	beq.n	800f10a <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d00b      	beq.n	800f102 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	f001 fc1a 	bl	8010928 <pbuf_free>
      buf->p = buf->ptr = NULL;
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	605a      	str	r2, [r3, #4]
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	685a      	ldr	r2, [r3, #4]
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800f102:	6879      	ldr	r1, [r7, #4]
 800f104:	2006      	movs	r0, #6
 800f106:	f000 fe77 	bl	800fdf8 <memp_free>
  }
}
 800f10a:	bf00      	nop
 800f10c:	3708      	adds	r7, #8
 800f10e:	46bd      	mov	sp, r7
 800f110:	bd80      	pop	{r7, pc}
	...

0800f114 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 800f114:	b580      	push	{r7, lr}
 800f116:	b084      	sub	sp, #16
 800f118:	af00      	add	r7, sp, #0
 800f11a:	60f8      	str	r0, [r7, #12]
 800f11c:	60b9      	str	r1, [r7, #8]
 800f11e:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d108      	bne.n	800f138 <netbuf_data+0x24>
 800f126:	4b1b      	ldr	r3, [pc, #108]	; (800f194 <netbuf_data+0x80>)
 800f128:	22c2      	movs	r2, #194	; 0xc2
 800f12a:	491b      	ldr	r1, [pc, #108]	; (800f198 <netbuf_data+0x84>)
 800f12c:	481b      	ldr	r0, [pc, #108]	; (800f19c <netbuf_data+0x88>)
 800f12e:	f00a f8d7 	bl	80192e0 <iprintf>
 800f132:	f06f 030f 	mvn.w	r3, #15
 800f136:	e029      	b.n	800f18c <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800f138:	68bb      	ldr	r3, [r7, #8]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d108      	bne.n	800f150 <netbuf_data+0x3c>
 800f13e:	4b15      	ldr	r3, [pc, #84]	; (800f194 <netbuf_data+0x80>)
 800f140:	22c3      	movs	r2, #195	; 0xc3
 800f142:	4917      	ldr	r1, [pc, #92]	; (800f1a0 <netbuf_data+0x8c>)
 800f144:	4815      	ldr	r0, [pc, #84]	; (800f19c <netbuf_data+0x88>)
 800f146:	f00a f8cb 	bl	80192e0 <iprintf>
 800f14a:	f06f 030f 	mvn.w	r3, #15
 800f14e:	e01d      	b.n	800f18c <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	2b00      	cmp	r3, #0
 800f154:	d108      	bne.n	800f168 <netbuf_data+0x54>
 800f156:	4b0f      	ldr	r3, [pc, #60]	; (800f194 <netbuf_data+0x80>)
 800f158:	22c4      	movs	r2, #196	; 0xc4
 800f15a:	4912      	ldr	r1, [pc, #72]	; (800f1a4 <netbuf_data+0x90>)
 800f15c:	480f      	ldr	r0, [pc, #60]	; (800f19c <netbuf_data+0x88>)
 800f15e:	f00a f8bf 	bl	80192e0 <iprintf>
 800f162:	f06f 030f 	mvn.w	r3, #15
 800f166:	e011      	b.n	800f18c <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	685b      	ldr	r3, [r3, #4]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d102      	bne.n	800f176 <netbuf_data+0x62>
    return ERR_BUF;
 800f170:	f06f 0301 	mvn.w	r3, #1
 800f174:	e00a      	b.n	800f18c <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	685b      	ldr	r3, [r3, #4]
 800f17a:	685a      	ldr	r2, [r3, #4]
 800f17c:	68bb      	ldr	r3, [r7, #8]
 800f17e:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	685b      	ldr	r3, [r3, #4]
 800f184:	895a      	ldrh	r2, [r3, #10]
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 800f18a:	2300      	movs	r3, #0
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	3710      	adds	r7, #16
 800f190:	46bd      	mov	sp, r7
 800f192:	bd80      	pop	{r7, pc}
 800f194:	0801ad50 	.word	0x0801ad50
 800f198:	0801ae78 	.word	0x0801ae78
 800f19c:	0801adc0 	.word	0x0801adc0
 800f1a0:	0801ae94 	.word	0x0801ae94
 800f1a4:	0801aeb4 	.word	0x0801aeb4

0800f1a8 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 800f1a8:	b580      	push	{r7, lr}
 800f1aa:	b082      	sub	sp, #8
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d108      	bne.n	800f1c8 <netbuf_next+0x20>
 800f1b6:	4b11      	ldr	r3, [pc, #68]	; (800f1fc <netbuf_next+0x54>)
 800f1b8:	22dc      	movs	r2, #220	; 0xdc
 800f1ba:	4911      	ldr	r1, [pc, #68]	; (800f200 <netbuf_next+0x58>)
 800f1bc:	4811      	ldr	r0, [pc, #68]	; (800f204 <netbuf_next+0x5c>)
 800f1be:	f00a f88f 	bl	80192e0 <iprintf>
 800f1c2:	f04f 33ff 	mov.w	r3, #4294967295
 800f1c6:	e014      	b.n	800f1f2 <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	685b      	ldr	r3, [r3, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d102      	bne.n	800f1d8 <netbuf_next+0x30>
    return -1;
 800f1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800f1d6:	e00c      	b.n	800f1f2 <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	685b      	ldr	r3, [r3, #4]
 800f1dc:	681a      	ldr	r2, [r3, #0]
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	685b      	ldr	r3, [r3, #4]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d101      	bne.n	800f1f0 <netbuf_next+0x48>
    return 1;
 800f1ec:	2301      	movs	r3, #1
 800f1ee:	e000      	b.n	800f1f2 <netbuf_next+0x4a>
  }
  return 0;
 800f1f0:	2300      	movs	r3, #0
}
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	3708      	adds	r7, #8
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bd80      	pop	{r7, pc}
 800f1fa:	bf00      	nop
 800f1fc:	0801ad50 	.word	0x0801ad50
 800f200:	0801aed0 	.word	0x0801aed0
 800f204:	0801adc0 	.word	0x0801adc0

0800f208 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b084      	sub	sp, #16
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  if (tcpip_init_done != NULL) {
 800f210:	4b29      	ldr	r3, [pc, #164]	; (800f2b8 <tcpip_thread+0xb0>)
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	2b00      	cmp	r3, #0
 800f216:	d005      	beq.n	800f224 <tcpip_thread+0x1c>
    tcpip_init_done(tcpip_init_done_arg);
 800f218:	4b27      	ldr	r3, [pc, #156]	; (800f2b8 <tcpip_thread+0xb0>)
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	4a27      	ldr	r2, [pc, #156]	; (800f2bc <tcpip_thread+0xb4>)
 800f21e:	6812      	ldr	r2, [r2, #0]
 800f220:	4610      	mov	r0, r2
 800f222:	4798      	blx	r3
  }

  LOCK_TCPIP_CORE();
 800f224:	4826      	ldr	r0, [pc, #152]	; (800f2c0 <tcpip_thread+0xb8>)
 800f226:	f009 ffb5 	bl	8019194 <sys_mutex_lock>
  while (1) {                          /* MAIN Loop */
    UNLOCK_TCPIP_CORE();
 800f22a:	4825      	ldr	r0, [pc, #148]	; (800f2c0 <tcpip_thread+0xb8>)
 800f22c:	f009 ffc1 	bl	80191b2 <sys_mutex_unlock>
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 800f230:	f107 030c 	add.w	r3, r7, #12
 800f234:	4619      	mov	r1, r3
 800f236:	4823      	ldr	r0, [pc, #140]	; (800f2c4 <tcpip_thread+0xbc>)
 800f238:	f007 f97c 	bl	8016534 <sys_timeouts_mbox_fetch>
    LOCK_TCPIP_CORE();
 800f23c:	4820      	ldr	r0, [pc, #128]	; (800f2c0 <tcpip_thread+0xb8>)
 800f23e:	f009 ffa9 	bl	8019194 <sys_mutex_lock>
    if (msg == NULL) {
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d106      	bne.n	800f256 <tcpip_thread+0x4e>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800f248:	4b1f      	ldr	r3, [pc, #124]	; (800f2c8 <tcpip_thread+0xc0>)
 800f24a:	2269      	movs	r2, #105	; 0x69
 800f24c:	491f      	ldr	r1, [pc, #124]	; (800f2cc <tcpip_thread+0xc4>)
 800f24e:	4820      	ldr	r0, [pc, #128]	; (800f2d0 <tcpip_thread+0xc8>)
 800f250:	f00a f846 	bl	80192e0 <iprintf>
      continue;
 800f254:	e02f      	b.n	800f2b6 <tcpip_thread+0xae>
    }
    switch (msg->type) {
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	781b      	ldrb	r3, [r3, #0]
 800f25a:	2b03      	cmp	r3, #3
 800f25c:	d011      	beq.n	800f282 <tcpip_thread+0x7a>
 800f25e:	2b04      	cmp	r3, #4
 800f260:	d01b      	beq.n	800f29a <tcpip_thread+0x92>
 800f262:	2b02      	cmp	r3, #2
 800f264:	d120      	bne.n	800f2a8 <tcpip_thread+0xa0>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif);
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	68db      	ldr	r3, [r3, #12]
 800f26a:	68fa      	ldr	r2, [r7, #12]
 800f26c:	6850      	ldr	r0, [r2, #4]
 800f26e:	68fa      	ldr	r2, [r7, #12]
 800f270:	6892      	ldr	r2, [r2, #8]
 800f272:	4611      	mov	r1, r2
 800f274:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	4619      	mov	r1, r3
 800f27a:	2009      	movs	r0, #9
 800f27c:	f000 fdbc 	bl	800fdf8 <memp_free>
      break;
 800f280:	e019      	b.n	800f2b6 <tcpip_thread+0xae>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	685b      	ldr	r3, [r3, #4]
 800f286:	68fa      	ldr	r2, [r7, #12]
 800f288:	6892      	ldr	r2, [r2, #8]
 800f28a:	4610      	mov	r0, r2
 800f28c:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	4619      	mov	r1, r3
 800f292:	2008      	movs	r0, #8
 800f294:	f000 fdb0 	bl	800fdf8 <memp_free>
      break;
 800f298:	e00d      	b.n	800f2b6 <tcpip_thread+0xae>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	685b      	ldr	r3, [r3, #4]
 800f29e:	68fa      	ldr	r2, [r7, #12]
 800f2a0:	6892      	ldr	r2, [r2, #8]
 800f2a2:	4610      	mov	r0, r2
 800f2a4:	4798      	blx	r3
      break;
 800f2a6:	e006      	b.n	800f2b6 <tcpip_thread+0xae>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800f2a8:	4b07      	ldr	r3, [pc, #28]	; (800f2c8 <tcpip_thread+0xc0>)
 800f2aa:	229b      	movs	r2, #155	; 0x9b
 800f2ac:	4907      	ldr	r1, [pc, #28]	; (800f2cc <tcpip_thread+0xc4>)
 800f2ae:	4808      	ldr	r0, [pc, #32]	; (800f2d0 <tcpip_thread+0xc8>)
 800f2b0:	f00a f816 	bl	80192e0 <iprintf>
      break;
 800f2b4:	bf00      	nop
    UNLOCK_TCPIP_CORE();
 800f2b6:	e7b8      	b.n	800f22a <tcpip_thread+0x22>
 800f2b8:	2000c7b0 	.word	0x2000c7b0
 800f2bc:	2000c7b4 	.word	0x2000c7b4
 800f2c0:	2000d10c 	.word	0x2000d10c
 800f2c4:	2000c7b8 	.word	0x2000c7b8
 800f2c8:	0801af08 	.word	0x0801af08
 800f2cc:	0801af5c 	.word	0x0801af5c
 800f2d0:	0801af7c 	.word	0x0801af7c

0800f2d4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800f2d4:	b580      	push	{r7, lr}
 800f2d6:	b086      	sub	sp, #24
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	60f8      	str	r0, [r7, #12]
 800f2dc:	60b9      	str	r1, [r7, #8]
 800f2de:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 800f2e0:	481a      	ldr	r0, [pc, #104]	; (800f34c <tcpip_inpkt+0x78>)
 800f2e2:	f009 fe7d 	bl	8018fe0 <sys_mbox_valid>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d105      	bne.n	800f2f8 <tcpip_inpkt+0x24>
 800f2ec:	4b18      	ldr	r3, [pc, #96]	; (800f350 <tcpip_inpkt+0x7c>)
 800f2ee:	22b5      	movs	r2, #181	; 0xb5
 800f2f0:	4918      	ldr	r1, [pc, #96]	; (800f354 <tcpip_inpkt+0x80>)
 800f2f2:	4819      	ldr	r0, [pc, #100]	; (800f358 <tcpip_inpkt+0x84>)
 800f2f4:	f009 fff4 	bl	80192e0 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800f2f8:	2009      	movs	r0, #9
 800f2fa:	f000 fd07 	bl	800fd0c <memp_malloc>
 800f2fe:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800f300:	697b      	ldr	r3, [r7, #20]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d102      	bne.n	800f30c <tcpip_inpkt+0x38>
    return ERR_MEM;
 800f306:	f04f 33ff 	mov.w	r3, #4294967295
 800f30a:	e01a      	b.n	800f342 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800f30c:	697b      	ldr	r3, [r7, #20]
 800f30e:	2202      	movs	r2, #2
 800f310:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800f312:	697b      	ldr	r3, [r7, #20]
 800f314:	68fa      	ldr	r2, [r7, #12]
 800f316:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800f318:	697b      	ldr	r3, [r7, #20]
 800f31a:	68ba      	ldr	r2, [r7, #8]
 800f31c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800f31e:	697b      	ldr	r3, [r7, #20]
 800f320:	687a      	ldr	r2, [r7, #4]
 800f322:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 800f324:	6979      	ldr	r1, [r7, #20]
 800f326:	4809      	ldr	r0, [pc, #36]	; (800f34c <tcpip_inpkt+0x78>)
 800f328:	f009 fde5 	bl	8018ef6 <sys_mbox_trypost>
 800f32c:	4603      	mov	r3, r0
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d006      	beq.n	800f340 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f332:	6979      	ldr	r1, [r7, #20]
 800f334:	2009      	movs	r0, #9
 800f336:	f000 fd5f 	bl	800fdf8 <memp_free>
    return ERR_MEM;
 800f33a:	f04f 33ff 	mov.w	r3, #4294967295
 800f33e:	e000      	b.n	800f342 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800f340:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800f342:	4618      	mov	r0, r3
 800f344:	3718      	adds	r7, #24
 800f346:	46bd      	mov	sp, r7
 800f348:	bd80      	pop	{r7, pc}
 800f34a:	bf00      	nop
 800f34c:	2000c7b8 	.word	0x2000c7b8
 800f350:	0801af08 	.word	0x0801af08
 800f354:	0801afa4 	.word	0x0801afa4
 800f358:	0801af7c 	.word	0x0801af7c

0800f35c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b082      	sub	sp, #8
 800f360:	af00      	add	r7, sp, #0
 800f362:	6078      	str	r0, [r7, #4]
 800f364:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800f366:	683b      	ldr	r3, [r7, #0]
 800f368:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800f36c:	f003 0318 	and.w	r3, r3, #24
 800f370:	2b00      	cmp	r3, #0
 800f372:	d006      	beq.n	800f382 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800f374:	4a08      	ldr	r2, [pc, #32]	; (800f398 <tcpip_input+0x3c>)
 800f376:	6839      	ldr	r1, [r7, #0]
 800f378:	6878      	ldr	r0, [r7, #4]
 800f37a:	f7ff ffab 	bl	800f2d4 <tcpip_inpkt>
 800f37e:	4603      	mov	r3, r0
 800f380:	e005      	b.n	800f38e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
  return tcpip_inpkt(p, inp, ip_input);
 800f382:	4a06      	ldr	r2, [pc, #24]	; (800f39c <tcpip_input+0x40>)
 800f384:	6839      	ldr	r1, [r7, #0]
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f7ff ffa4 	bl	800f2d4 <tcpip_inpkt>
 800f38c:	4603      	mov	r3, r0
}
 800f38e:	4618      	mov	r0, r3
 800f390:	3708      	adds	r7, #8
 800f392:	46bd      	mov	sp, r7
 800f394:	bd80      	pop	{r7, pc}
 800f396:	bf00      	nop
 800f398:	08018cad 	.word	0x08018cad
 800f39c:	08017c71 	.word	0x08017c71

0800f3a0 <tcpip_callback_with_block>:
 * @param block 1 to block until the request is posted, 0 to non-blocking mode
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_callback_with_block(tcpip_callback_fn function, void *ctx, u8_t block)
{
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	b086      	sub	sp, #24
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	60f8      	str	r0, [r7, #12]
 800f3a8:	60b9      	str	r1, [r7, #8]
 800f3aa:	4613      	mov	r3, r2
 800f3ac:	71fb      	strb	r3, [r7, #7]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 800f3ae:	481d      	ldr	r0, [pc, #116]	; (800f424 <tcpip_callback_with_block+0x84>)
 800f3b0:	f009 fe16 	bl	8018fe0 <sys_mbox_valid>
 800f3b4:	4603      	mov	r3, r0
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d105      	bne.n	800f3c6 <tcpip_callback_with_block+0x26>
 800f3ba:	4b1b      	ldr	r3, [pc, #108]	; (800f428 <tcpip_callback_with_block+0x88>)
 800f3bc:	22ee      	movs	r2, #238	; 0xee
 800f3be:	491b      	ldr	r1, [pc, #108]	; (800f42c <tcpip_callback_with_block+0x8c>)
 800f3c0:	481b      	ldr	r0, [pc, #108]	; (800f430 <tcpip_callback_with_block+0x90>)
 800f3c2:	f009 ff8d 	bl	80192e0 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800f3c6:	2008      	movs	r0, #8
 800f3c8:	f000 fca0 	bl	800fd0c <memp_malloc>
 800f3cc:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800f3ce:	697b      	ldr	r3, [r7, #20]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d102      	bne.n	800f3da <tcpip_callback_with_block+0x3a>
    return ERR_MEM;
 800f3d4:	f04f 33ff 	mov.w	r3, #4294967295
 800f3d8:	e01f      	b.n	800f41a <tcpip_callback_with_block+0x7a>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800f3da:	697b      	ldr	r3, [r7, #20]
 800f3dc:	2203      	movs	r2, #3
 800f3de:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800f3e0:	697b      	ldr	r3, [r7, #20]
 800f3e2:	68fa      	ldr	r2, [r7, #12]
 800f3e4:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800f3e6:	697b      	ldr	r3, [r7, #20]
 800f3e8:	68ba      	ldr	r2, [r7, #8]
 800f3ea:	609a      	str	r2, [r3, #8]
  if (block) {
 800f3ec:	79fb      	ldrb	r3, [r7, #7]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d004      	beq.n	800f3fc <tcpip_callback_with_block+0x5c>
    sys_mbox_post(&mbox, msg);
 800f3f2:	6979      	ldr	r1, [r7, #20]
 800f3f4:	480b      	ldr	r0, [pc, #44]	; (800f424 <tcpip_callback_with_block+0x84>)
 800f3f6:	f009 fd69 	bl	8018ecc <sys_mbox_post>
 800f3fa:	e00d      	b.n	800f418 <tcpip_callback_with_block+0x78>
  } else {
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 800f3fc:	6979      	ldr	r1, [r7, #20]
 800f3fe:	4809      	ldr	r0, [pc, #36]	; (800f424 <tcpip_callback_with_block+0x84>)
 800f400:	f009 fd79 	bl	8018ef6 <sys_mbox_trypost>
 800f404:	4603      	mov	r3, r0
 800f406:	2b00      	cmp	r3, #0
 800f408:	d006      	beq.n	800f418 <tcpip_callback_with_block+0x78>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800f40a:	6979      	ldr	r1, [r7, #20]
 800f40c:	2008      	movs	r0, #8
 800f40e:	f000 fcf3 	bl	800fdf8 <memp_free>
      return ERR_MEM;
 800f412:	f04f 33ff 	mov.w	r3, #4294967295
 800f416:	e000      	b.n	800f41a <tcpip_callback_with_block+0x7a>
    }
  }
  return ERR_OK;
 800f418:	2300      	movs	r3, #0
}
 800f41a:	4618      	mov	r0, r3
 800f41c:	3718      	adds	r7, #24
 800f41e:	46bd      	mov	sp, r7
 800f420:	bd80      	pop	{r7, pc}
 800f422:	bf00      	nop
 800f424:	2000c7b8 	.word	0x2000c7b8
 800f428:	0801af08 	.word	0x0801af08
 800f42c:	0801afa4 	.word	0x0801afa4
 800f430:	0801af7c 	.word	0x0801af7c

0800f434 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t* sem)
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b084      	sub	sp, #16
 800f438:	af00      	add	r7, sp, #0
 800f43a:	60f8      	str	r0, [r7, #12]
 800f43c:	60b9      	str	r1, [r7, #8]
 800f43e:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800f440:	4806      	ldr	r0, [pc, #24]	; (800f45c <tcpip_send_msg_wait_sem+0x28>)
 800f442:	f009 fea7 	bl	8019194 <sys_mutex_lock>
  fn(apimsg);
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	68b8      	ldr	r0, [r7, #8]
 800f44a:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800f44c:	4803      	ldr	r0, [pc, #12]	; (800f45c <tcpip_send_msg_wait_sem+0x28>)
 800f44e:	f009 feb0 	bl	80191b2 <sys_mutex_unlock>
  return ERR_OK;
 800f452:	2300      	movs	r3, #0
  sys_mbox_post(&mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800f454:	4618      	mov	r0, r3
 800f456:	3710      	adds	r7, #16
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}
 800f45c:	2000d10c 	.word	0x2000d10c

0800f460 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b084      	sub	sp, #16
 800f464:	af02      	add	r7, sp, #8
 800f466:	6078      	str	r0, [r7, #4]
 800f468:	6039      	str	r1, [r7, #0]
  lwip_init();
 800f46a:	f000 f86a 	bl	800f542 <lwip_init>

  tcpip_init_done = initfunc;
 800f46e:	4a17      	ldr	r2, [pc, #92]	; (800f4cc <tcpip_init+0x6c>)
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800f474:	4a16      	ldr	r2, [pc, #88]	; (800f4d0 <tcpip_init+0x70>)
 800f476:	683b      	ldr	r3, [r7, #0]
 800f478:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800f47a:	2106      	movs	r1, #6
 800f47c:	4815      	ldr	r0, [pc, #84]	; (800f4d4 <tcpip_init+0x74>)
 800f47e:	f009 fcf1 	bl	8018e64 <sys_mbox_new>
 800f482:	4603      	mov	r3, r0
 800f484:	2b00      	cmp	r3, #0
 800f486:	d006      	beq.n	800f496 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800f488:	4b13      	ldr	r3, [pc, #76]	; (800f4d8 <tcpip_init+0x78>)
 800f48a:	f240 12d5 	movw	r2, #469	; 0x1d5
 800f48e:	4913      	ldr	r1, [pc, #76]	; (800f4dc <tcpip_init+0x7c>)
 800f490:	4813      	ldr	r0, [pc, #76]	; (800f4e0 <tcpip_init+0x80>)
 800f492:	f009 ff25 	bl	80192e0 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800f496:	4813      	ldr	r0, [pc, #76]	; (800f4e4 <tcpip_init+0x84>)
 800f498:	f009 fe60 	bl	801915c <sys_mutex_new>
 800f49c:	4603      	mov	r3, r0
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d006      	beq.n	800f4b0 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800f4a2:	4b0d      	ldr	r3, [pc, #52]	; (800f4d8 <tcpip_init+0x78>)
 800f4a4:	f240 12d9 	movw	r2, #473	; 0x1d9
 800f4a8:	490f      	ldr	r1, [pc, #60]	; (800f4e8 <tcpip_init+0x88>)
 800f4aa:	480d      	ldr	r0, [pc, #52]	; (800f4e0 <tcpip_init+0x80>)
 800f4ac:	f009 ff18 	bl	80192e0 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	9300      	str	r3, [sp, #0]
 800f4b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f4b8:	2200      	movs	r2, #0
 800f4ba:	490c      	ldr	r1, [pc, #48]	; (800f4ec <tcpip_init+0x8c>)
 800f4bc:	480c      	ldr	r0, [pc, #48]	; (800f4f0 <tcpip_init+0x90>)
 800f4be:	f009 fe85 	bl	80191cc <sys_thread_new>
}
 800f4c2:	bf00      	nop
 800f4c4:	3708      	adds	r7, #8
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	bd80      	pop	{r7, pc}
 800f4ca:	bf00      	nop
 800f4cc:	2000c7b0 	.word	0x2000c7b0
 800f4d0:	2000c7b4 	.word	0x2000c7b4
 800f4d4:	2000c7b8 	.word	0x2000c7b8
 800f4d8:	0801af08 	.word	0x0801af08
 800f4dc:	0801afb4 	.word	0x0801afb4
 800f4e0:	0801af7c 	.word	0x0801af7c
 800f4e4:	2000d10c 	.word	0x2000d10c
 800f4e8:	0801afd8 	.word	0x0801afd8
 800f4ec:	0800f209 	.word	0x0800f209
 800f4f0:	0801affc 	.word	0x0801affc

0800f4f4 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f4f4:	b480      	push	{r7}
 800f4f6:	b083      	sub	sp, #12
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800f4fe:	88fb      	ldrh	r3, [r7, #6]
 800f500:	ba5b      	rev16	r3, r3
 800f502:	b29b      	uxth	r3, r3
}
 800f504:	4618      	mov	r0, r3
 800f506:	370c      	adds	r7, #12
 800f508:	46bd      	mov	sp, r7
 800f50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f50e:	4770      	bx	lr

0800f510 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f510:	b480      	push	{r7}
 800f512:	b083      	sub	sp, #12
 800f514:	af00      	add	r7, sp, #0
 800f516:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	061a      	lsls	r2, r3, #24
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	021b      	lsls	r3, r3, #8
 800f520:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f524:	431a      	orrs	r2, r3
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	0a1b      	lsrs	r3, r3, #8
 800f52a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f52e:	431a      	orrs	r2, r3
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	0e1b      	lsrs	r3, r3, #24
 800f534:	4313      	orrs	r3, r2
}
 800f536:	4618      	mov	r0, r3
 800f538:	370c      	adds	r7, #12
 800f53a:	46bd      	mov	sp, r7
 800f53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f540:	4770      	bx	lr

0800f542 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f542:	b580      	push	{r7, lr}
 800f544:	b082      	sub	sp, #8
 800f546:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f548:	2300      	movs	r3, #0
 800f54a:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800f54c:	f009 fdf8 	bl	8019140 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800f550:	f000 f8a6 	bl	800f6a0 <mem_init>
  memp_init();
 800f554:	f000 fb6c 	bl	800fc30 <memp_init>
  pbuf_init();
  netif_init();
 800f558:	f000 fc78 	bl	800fe4c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f55c:	f007 f810 	bl	8016580 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f560:	f001 fc58 	bl	8010e14 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800f564:	f006 fea2 	bl	80162ac <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f568:	bf00      	nop
 800f56a:	3708      	adds	r7, #8
 800f56c:	46bd      	mov	sp, r7
 800f56e:	bd80      	pop	{r7, pc}

0800f570 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f570:	b580      	push	{r7, lr}
 800f572:	b084      	sub	sp, #16
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f578:	4b40      	ldr	r3, [pc, #256]	; (800f67c <plug_holes+0x10c>)
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	687a      	ldr	r2, [r7, #4]
 800f57e:	429a      	cmp	r2, r3
 800f580:	d206      	bcs.n	800f590 <plug_holes+0x20>
 800f582:	4b3f      	ldr	r3, [pc, #252]	; (800f680 <plug_holes+0x110>)
 800f584:	f240 125d 	movw	r2, #349	; 0x15d
 800f588:	493e      	ldr	r1, [pc, #248]	; (800f684 <plug_holes+0x114>)
 800f58a:	483f      	ldr	r0, [pc, #252]	; (800f688 <plug_holes+0x118>)
 800f58c:	f009 fea8 	bl	80192e0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f590:	4b3e      	ldr	r3, [pc, #248]	; (800f68c <plug_holes+0x11c>)
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	687a      	ldr	r2, [r7, #4]
 800f596:	429a      	cmp	r2, r3
 800f598:	d306      	bcc.n	800f5a8 <plug_holes+0x38>
 800f59a:	4b39      	ldr	r3, [pc, #228]	; (800f680 <plug_holes+0x110>)
 800f59c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800f5a0:	493b      	ldr	r1, [pc, #236]	; (800f690 <plug_holes+0x120>)
 800f5a2:	4839      	ldr	r0, [pc, #228]	; (800f688 <plug_holes+0x118>)
 800f5a4:	f009 fe9c 	bl	80192e0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	791b      	ldrb	r3, [r3, #4]
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d006      	beq.n	800f5be <plug_holes+0x4e>
 800f5b0:	4b33      	ldr	r3, [pc, #204]	; (800f680 <plug_holes+0x110>)
 800f5b2:	f240 125f 	movw	r2, #351	; 0x15f
 800f5b6:	4937      	ldr	r1, [pc, #220]	; (800f694 <plug_holes+0x124>)
 800f5b8:	4833      	ldr	r0, [pc, #204]	; (800f688 <plug_holes+0x118>)
 800f5ba:	f009 fe91 	bl	80192e0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	881b      	ldrh	r3, [r3, #0]
 800f5c2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f5c6:	d906      	bls.n	800f5d6 <plug_holes+0x66>
 800f5c8:	4b2d      	ldr	r3, [pc, #180]	; (800f680 <plug_holes+0x110>)
 800f5ca:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800f5ce:	4932      	ldr	r1, [pc, #200]	; (800f698 <plug_holes+0x128>)
 800f5d0:	482d      	ldr	r0, [pc, #180]	; (800f688 <plug_holes+0x118>)
 800f5d2:	f009 fe85 	bl	80192e0 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800f5d6:	4b29      	ldr	r3, [pc, #164]	; (800f67c <plug_holes+0x10c>)
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	687a      	ldr	r2, [r7, #4]
 800f5dc:	8812      	ldrh	r2, [r2, #0]
 800f5de:	4413      	add	r3, r2
 800f5e0:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f5e2:	687a      	ldr	r2, [r7, #4]
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	429a      	cmp	r2, r3
 800f5e8:	d01f      	beq.n	800f62a <plug_holes+0xba>
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	791b      	ldrb	r3, [r3, #4]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d11b      	bne.n	800f62a <plug_holes+0xba>
 800f5f2:	4b26      	ldr	r3, [pc, #152]	; (800f68c <plug_holes+0x11c>)
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	68fa      	ldr	r2, [r7, #12]
 800f5f8:	429a      	cmp	r2, r3
 800f5fa:	d016      	beq.n	800f62a <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f5fc:	4b27      	ldr	r3, [pc, #156]	; (800f69c <plug_holes+0x12c>)
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	68fa      	ldr	r2, [r7, #12]
 800f602:	429a      	cmp	r2, r3
 800f604:	d102      	bne.n	800f60c <plug_holes+0x9c>
      lfree = mem;
 800f606:	4a25      	ldr	r2, [pc, #148]	; (800f69c <plug_holes+0x12c>)
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	881a      	ldrh	r2, [r3, #0]
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	4a19      	ldr	r2, [pc, #100]	; (800f67c <plug_holes+0x10c>)
 800f618:	6812      	ldr	r2, [r2, #0]
 800f61a:	1a99      	subs	r1, r3, r2
 800f61c:	4b17      	ldr	r3, [pc, #92]	; (800f67c <plug_holes+0x10c>)
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	68fa      	ldr	r2, [r7, #12]
 800f622:	8812      	ldrh	r2, [r2, #0]
 800f624:	4413      	add	r3, r2
 800f626:	b28a      	uxth	r2, r1
 800f628:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800f62a:	4b14      	ldr	r3, [pc, #80]	; (800f67c <plug_holes+0x10c>)
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	687a      	ldr	r2, [r7, #4]
 800f630:	8852      	ldrh	r2, [r2, #2]
 800f632:	4413      	add	r3, r2
 800f634:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f636:	68ba      	ldr	r2, [r7, #8]
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	429a      	cmp	r2, r3
 800f63c:	d01a      	beq.n	800f674 <plug_holes+0x104>
 800f63e:	68bb      	ldr	r3, [r7, #8]
 800f640:	791b      	ldrb	r3, [r3, #4]
 800f642:	2b00      	cmp	r3, #0
 800f644:	d116      	bne.n	800f674 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f646:	4b15      	ldr	r3, [pc, #84]	; (800f69c <plug_holes+0x12c>)
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	687a      	ldr	r2, [r7, #4]
 800f64c:	429a      	cmp	r2, r3
 800f64e:	d102      	bne.n	800f656 <plug_holes+0xe6>
      lfree = pmem;
 800f650:	4a12      	ldr	r2, [pc, #72]	; (800f69c <plug_holes+0x12c>)
 800f652:	68bb      	ldr	r3, [r7, #8]
 800f654:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	881a      	ldrh	r2, [r3, #0]
 800f65a:	68bb      	ldr	r3, [r7, #8]
 800f65c:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800f65e:	68bb      	ldr	r3, [r7, #8]
 800f660:	4a06      	ldr	r2, [pc, #24]	; (800f67c <plug_holes+0x10c>)
 800f662:	6812      	ldr	r2, [r2, #0]
 800f664:	1a99      	subs	r1, r3, r2
 800f666:	4b05      	ldr	r3, [pc, #20]	; (800f67c <plug_holes+0x10c>)
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	687a      	ldr	r2, [r7, #4]
 800f66c:	8812      	ldrh	r2, [r2, #0]
 800f66e:	4413      	add	r3, r2
 800f670:	b28a      	uxth	r2, r1
 800f672:	805a      	strh	r2, [r3, #2]
  }
}
 800f674:	bf00      	nop
 800f676:	3710      	adds	r7, #16
 800f678:	46bd      	mov	sp, r7
 800f67a:	bd80      	pop	{r7, pc}
 800f67c:	2000c7bc 	.word	0x2000c7bc
 800f680:	0801b00c 	.word	0x0801b00c
 800f684:	0801b060 	.word	0x0801b060
 800f688:	0801b078 	.word	0x0801b078
 800f68c:	2000c7c0 	.word	0x2000c7c0
 800f690:	0801b0a0 	.word	0x0801b0a0
 800f694:	0801b0bc 	.word	0x0801b0bc
 800f698:	0801b0d8 	.word	0x0801b0d8
 800f69c:	2000c7c4 	.word	0x2000c7c4

0800f6a0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b082      	sub	sp, #8
 800f6a4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f6a6:	4b1c      	ldr	r3, [pc, #112]	; (800f718 <mem_init+0x78>)
 800f6a8:	4a1c      	ldr	r2, [pc, #112]	; (800f71c <mem_init+0x7c>)
 800f6aa:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f6ac:	4b1a      	ldr	r3, [pc, #104]	; (800f718 <mem_init+0x78>)
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f6b8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	2200      	movs	r2, #0
 800f6be:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	2200      	movs	r2, #0
 800f6c4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800f6c6:	4b14      	ldr	r3, [pc, #80]	; (800f718 <mem_init+0x78>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800f6ce:	4a14      	ldr	r2, [pc, #80]	; (800f720 <mem_init+0x80>)
 800f6d0:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f6d2:	4b13      	ldr	r3, [pc, #76]	; (800f720 <mem_init+0x80>)
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	2201      	movs	r2, #1
 800f6d8:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f6da:	4b11      	ldr	r3, [pc, #68]	; (800f720 <mem_init+0x80>)
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f6e2:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f6e4:	4b0e      	ldr	r3, [pc, #56]	; (800f720 <mem_init+0x80>)
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f6ec:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f6ee:	4b0a      	ldr	r3, [pc, #40]	; (800f718 <mem_init+0x78>)
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	4a0c      	ldr	r2, [pc, #48]	; (800f724 <mem_init+0x84>)
 800f6f4:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800f6f6:	480c      	ldr	r0, [pc, #48]	; (800f728 <mem_init+0x88>)
 800f6f8:	f009 fd30 	bl	801915c <sys_mutex_new>
 800f6fc:	4603      	mov	r3, r0
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d006      	beq.n	800f710 <mem_init+0x70>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800f702:	4b0a      	ldr	r3, [pc, #40]	; (800f72c <mem_init+0x8c>)
 800f704:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800f708:	4909      	ldr	r1, [pc, #36]	; (800f730 <mem_init+0x90>)
 800f70a:	480a      	ldr	r0, [pc, #40]	; (800f734 <mem_init+0x94>)
 800f70c:	f009 fde8 	bl	80192e0 <iprintf>
  }
}
 800f710:	bf00      	nop
 800f712:	3708      	adds	r7, #8
 800f714:	46bd      	mov	sp, r7
 800f716:	bd80      	pop	{r7, pc}
 800f718:	2000c7bc 	.word	0x2000c7bc
 800f71c:	30044000 	.word	0x30044000
 800f720:	2000c7c0 	.word	0x2000c7c0
 800f724:	2000c7c4 	.word	0x2000c7c4
 800f728:	2000c7c8 	.word	0x2000c7c8
 800f72c:	0801b00c 	.word	0x0801b00c
 800f730:	0801b104 	.word	0x0801b104
 800f734:	0801b078 	.word	0x0801b078

0800f738 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f738:	b580      	push	{r7, lr}
 800f73a:	b084      	sub	sp, #16
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	2b00      	cmp	r3, #0
 800f744:	d050      	beq.n	800f7e8 <mem_free+0xb0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	f003 0303 	and.w	r3, r3, #3
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d006      	beq.n	800f75e <mem_free+0x26>
 800f750:	4b27      	ldr	r3, [pc, #156]	; (800f7f0 <mem_free+0xb8>)
 800f752:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800f756:	4927      	ldr	r1, [pc, #156]	; (800f7f4 <mem_free+0xbc>)
 800f758:	4827      	ldr	r0, [pc, #156]	; (800f7f8 <mem_free+0xc0>)
 800f75a:	f009 fdc1 	bl	80192e0 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f75e:	4b27      	ldr	r3, [pc, #156]	; (800f7fc <mem_free+0xc4>)
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	687a      	ldr	r2, [r7, #4]
 800f764:	429a      	cmp	r2, r3
 800f766:	d304      	bcc.n	800f772 <mem_free+0x3a>
 800f768:	4b25      	ldr	r3, [pc, #148]	; (800f800 <mem_free+0xc8>)
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	687a      	ldr	r2, [r7, #4]
 800f76e:	429a      	cmp	r2, r3
 800f770:	d306      	bcc.n	800f780 <mem_free+0x48>
 800f772:	4b1f      	ldr	r3, [pc, #124]	; (800f7f0 <mem_free+0xb8>)
 800f774:	f240 12af 	movw	r2, #431	; 0x1af
 800f778:	4922      	ldr	r1, [pc, #136]	; (800f804 <mem_free+0xcc>)
 800f77a:	481f      	ldr	r0, [pc, #124]	; (800f7f8 <mem_free+0xc0>)
 800f77c:	f009 fdb0 	bl	80192e0 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f780:	4b1e      	ldr	r3, [pc, #120]	; (800f7fc <mem_free+0xc4>)
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	687a      	ldr	r2, [r7, #4]
 800f786:	429a      	cmp	r2, r3
 800f788:	d304      	bcc.n	800f794 <mem_free+0x5c>
 800f78a:	4b1d      	ldr	r3, [pc, #116]	; (800f800 <mem_free+0xc8>)
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	687a      	ldr	r2, [r7, #4]
 800f790:	429a      	cmp	r2, r3
 800f792:	d306      	bcc.n	800f7a2 <mem_free+0x6a>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800f794:	f009 fd40 	bl	8019218 <sys_arch_protect>
 800f798:	60b8      	str	r0, [r7, #8]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 800f79a:	68b8      	ldr	r0, [r7, #8]
 800f79c:	f009 fd4a 	bl	8019234 <sys_arch_unprotect>
    return;
 800f7a0:	e023      	b.n	800f7ea <mem_free+0xb2>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800f7a2:	4819      	ldr	r0, [pc, #100]	; (800f808 <mem_free+0xd0>)
 800f7a4:	f009 fcf6 	bl	8019194 <sys_mutex_lock>
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	3b08      	subs	r3, #8
 800f7ac:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	791b      	ldrb	r3, [r3, #4]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d106      	bne.n	800f7c4 <mem_free+0x8c>
 800f7b6:	4b0e      	ldr	r3, [pc, #56]	; (800f7f0 <mem_free+0xb8>)
 800f7b8:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800f7bc:	4913      	ldr	r1, [pc, #76]	; (800f80c <mem_free+0xd4>)
 800f7be:	480e      	ldr	r0, [pc, #56]	; (800f7f8 <mem_free+0xc0>)
 800f7c0:	f009 fd8e 	bl	80192e0 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	2200      	movs	r2, #0
 800f7c8:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f7ca:	4b11      	ldr	r3, [pc, #68]	; (800f810 <mem_free+0xd8>)
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	68fa      	ldr	r2, [r7, #12]
 800f7d0:	429a      	cmp	r2, r3
 800f7d2:	d202      	bcs.n	800f7da <mem_free+0xa2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f7d4:	4a0e      	ldr	r2, [pc, #56]	; (800f810 <mem_free+0xd8>)
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f7da:	68f8      	ldr	r0, [r7, #12]
 800f7dc:	f7ff fec8 	bl	800f570 <plug_holes>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f7e0:	4809      	ldr	r0, [pc, #36]	; (800f808 <mem_free+0xd0>)
 800f7e2:	f009 fce6 	bl	80191b2 <sys_mutex_unlock>
 800f7e6:	e000      	b.n	800f7ea <mem_free+0xb2>
    return;
 800f7e8:	bf00      	nop
}
 800f7ea:	3710      	adds	r7, #16
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	bd80      	pop	{r7, pc}
 800f7f0:	0801b00c 	.word	0x0801b00c
 800f7f4:	0801b120 	.word	0x0801b120
 800f7f8:	0801b078 	.word	0x0801b078
 800f7fc:	2000c7bc 	.word	0x2000c7bc
 800f800:	2000c7c0 	.word	0x2000c7c0
 800f804:	0801b144 	.word	0x0801b144
 800f808:	2000c7c8 	.word	0x2000c7c8
 800f80c:	0801b15c 	.word	0x0801b15c
 800f810:	2000c7c4 	.word	0x2000c7c4

0800f814 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b088      	sub	sp, #32
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
 800f81c:	460b      	mov	r3, r1
 800f81e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800f820:	887b      	ldrh	r3, [r7, #2]
 800f822:	3303      	adds	r3, #3
 800f824:	b29b      	uxth	r3, r3
 800f826:	f023 0303 	bic.w	r3, r3, #3
 800f82a:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800f82c:	887b      	ldrh	r3, [r7, #2]
 800f82e:	2b0b      	cmp	r3, #11
 800f830:	d801      	bhi.n	800f836 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f832:	230c      	movs	r3, #12
 800f834:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800f836:	887b      	ldrh	r3, [r7, #2]
 800f838:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f83c:	d901      	bls.n	800f842 <mem_trim+0x2e>
    return NULL;
 800f83e:	2300      	movs	r3, #0
 800f840:	e0bd      	b.n	800f9be <mem_trim+0x1aa>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f842:	4b61      	ldr	r3, [pc, #388]	; (800f9c8 <mem_trim+0x1b4>)
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	687a      	ldr	r2, [r7, #4]
 800f848:	429a      	cmp	r2, r3
 800f84a:	d304      	bcc.n	800f856 <mem_trim+0x42>
 800f84c:	4b5f      	ldr	r3, [pc, #380]	; (800f9cc <mem_trim+0x1b8>)
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	687a      	ldr	r2, [r7, #4]
 800f852:	429a      	cmp	r2, r3
 800f854:	d306      	bcc.n	800f864 <mem_trim+0x50>
 800f856:	4b5e      	ldr	r3, [pc, #376]	; (800f9d0 <mem_trim+0x1bc>)
 800f858:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800f85c:	495d      	ldr	r1, [pc, #372]	; (800f9d4 <mem_trim+0x1c0>)
 800f85e:	485e      	ldr	r0, [pc, #376]	; (800f9d8 <mem_trim+0x1c4>)
 800f860:	f009 fd3e 	bl	80192e0 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f864:	4b58      	ldr	r3, [pc, #352]	; (800f9c8 <mem_trim+0x1b4>)
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	687a      	ldr	r2, [r7, #4]
 800f86a:	429a      	cmp	r2, r3
 800f86c:	d304      	bcc.n	800f878 <mem_trim+0x64>
 800f86e:	4b57      	ldr	r3, [pc, #348]	; (800f9cc <mem_trim+0x1b8>)
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	687a      	ldr	r2, [r7, #4]
 800f874:	429a      	cmp	r2, r3
 800f876:	d307      	bcc.n	800f888 <mem_trim+0x74>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800f878:	f009 fcce 	bl	8019218 <sys_arch_protect>
 800f87c:	60f8      	str	r0, [r7, #12]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 800f87e:	68f8      	ldr	r0, [r7, #12]
 800f880:	f009 fcd8 	bl	8019234 <sys_arch_unprotect>
    return rmem;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	e09a      	b.n	800f9be <mem_trim+0x1aa>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	3b08      	subs	r3, #8
 800f88c:	61fb      	str	r3, [r7, #28]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800f88e:	69fb      	ldr	r3, [r7, #28]
 800f890:	4a4d      	ldr	r2, [pc, #308]	; (800f9c8 <mem_trim+0x1b4>)
 800f892:	6812      	ldr	r2, [r2, #0]
 800f894:	1a9b      	subs	r3, r3, r2
 800f896:	837b      	strh	r3, [r7, #26]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800f898:	69fb      	ldr	r3, [r7, #28]
 800f89a:	881a      	ldrh	r2, [r3, #0]
 800f89c:	8b7b      	ldrh	r3, [r7, #26]
 800f89e:	1ad3      	subs	r3, r2, r3
 800f8a0:	b29b      	uxth	r3, r3
 800f8a2:	3b08      	subs	r3, #8
 800f8a4:	833b      	strh	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f8a6:	887a      	ldrh	r2, [r7, #2]
 800f8a8:	8b3b      	ldrh	r3, [r7, #24]
 800f8aa:	429a      	cmp	r2, r3
 800f8ac:	d906      	bls.n	800f8bc <mem_trim+0xa8>
 800f8ae:	4b48      	ldr	r3, [pc, #288]	; (800f9d0 <mem_trim+0x1bc>)
 800f8b0:	f240 2206 	movw	r2, #518	; 0x206
 800f8b4:	4949      	ldr	r1, [pc, #292]	; (800f9dc <mem_trim+0x1c8>)
 800f8b6:	4848      	ldr	r0, [pc, #288]	; (800f9d8 <mem_trim+0x1c4>)
 800f8b8:	f009 fd12 	bl	80192e0 <iprintf>
  if (newsize > size) {
 800f8bc:	887a      	ldrh	r2, [r7, #2]
 800f8be:	8b3b      	ldrh	r3, [r7, #24]
 800f8c0:	429a      	cmp	r2, r3
 800f8c2:	d901      	bls.n	800f8c8 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	e07a      	b.n	800f9be <mem_trim+0x1aa>
  }
  if (newsize == size) {
 800f8c8:	887a      	ldrh	r2, [r7, #2]
 800f8ca:	8b3b      	ldrh	r3, [r7, #24]
 800f8cc:	429a      	cmp	r2, r3
 800f8ce:	d101      	bne.n	800f8d4 <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	e074      	b.n	800f9be <mem_trim+0x1aa>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800f8d4:	4842      	ldr	r0, [pc, #264]	; (800f9e0 <mem_trim+0x1cc>)
 800f8d6:	f009 fc5d 	bl	8019194 <sys_mutex_lock>

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800f8da:	4b3b      	ldr	r3, [pc, #236]	; (800f9c8 <mem_trim+0x1b4>)
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	69fa      	ldr	r2, [r7, #28]
 800f8e0:	8812      	ldrh	r2, [r2, #0]
 800f8e2:	4413      	add	r3, r2
 800f8e4:	617b      	str	r3, [r7, #20]
  if (mem2->used == 0) {
 800f8e6:	697b      	ldr	r3, [r7, #20]
 800f8e8:	791b      	ldrb	r3, [r3, #4]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d131      	bne.n	800f952 <mem_trim+0x13e>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800f8ee:	697b      	ldr	r3, [r7, #20]
 800f8f0:	881b      	ldrh	r3, [r3, #0]
 800f8f2:	823b      	strh	r3, [r7, #16]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800f8f4:	8b7a      	ldrh	r2, [r7, #26]
 800f8f6:	887b      	ldrh	r3, [r7, #2]
 800f8f8:	4413      	add	r3, r2
 800f8fa:	b29b      	uxth	r3, r3
 800f8fc:	3308      	adds	r3, #8
 800f8fe:	827b      	strh	r3, [r7, #18]
    if (lfree == mem2) {
 800f900:	4b38      	ldr	r3, [pc, #224]	; (800f9e4 <mem_trim+0x1d0>)
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	697a      	ldr	r2, [r7, #20]
 800f906:	429a      	cmp	r2, r3
 800f908:	d105      	bne.n	800f916 <mem_trim+0x102>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800f90a:	4b2f      	ldr	r3, [pc, #188]	; (800f9c8 <mem_trim+0x1b4>)
 800f90c:	681a      	ldr	r2, [r3, #0]
 800f90e:	8a7b      	ldrh	r3, [r7, #18]
 800f910:	4413      	add	r3, r2
 800f912:	4a34      	ldr	r2, [pc, #208]	; (800f9e4 <mem_trim+0x1d0>)
 800f914:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800f916:	4b2c      	ldr	r3, [pc, #176]	; (800f9c8 <mem_trim+0x1b4>)
 800f918:	681a      	ldr	r2, [r3, #0]
 800f91a:	8a7b      	ldrh	r3, [r7, #18]
 800f91c:	4413      	add	r3, r2
 800f91e:	617b      	str	r3, [r7, #20]
    mem2->used = 0;
 800f920:	697b      	ldr	r3, [r7, #20]
 800f922:	2200      	movs	r2, #0
 800f924:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f926:	697b      	ldr	r3, [r7, #20]
 800f928:	8a3a      	ldrh	r2, [r7, #16]
 800f92a:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f92c:	697b      	ldr	r3, [r7, #20]
 800f92e:	8b7a      	ldrh	r2, [r7, #26]
 800f930:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f932:	69fb      	ldr	r3, [r7, #28]
 800f934:	8a7a      	ldrh	r2, [r7, #18]
 800f936:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f938:	697b      	ldr	r3, [r7, #20]
 800f93a:	881b      	ldrh	r3, [r3, #0]
 800f93c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f940:	d039      	beq.n	800f9b6 <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f942:	4b21      	ldr	r3, [pc, #132]	; (800f9c8 <mem_trim+0x1b4>)
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	697a      	ldr	r2, [r7, #20]
 800f948:	8812      	ldrh	r2, [r2, #0]
 800f94a:	4413      	add	r3, r2
 800f94c:	8a7a      	ldrh	r2, [r7, #18]
 800f94e:	805a      	strh	r2, [r3, #2]
 800f950:	e031      	b.n	800f9b6 <mem_trim+0x1a2>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f952:	887b      	ldrh	r3, [r7, #2]
 800f954:	f103 0214 	add.w	r2, r3, #20
 800f958:	8b3b      	ldrh	r3, [r7, #24]
 800f95a:	429a      	cmp	r2, r3
 800f95c:	d82b      	bhi.n	800f9b6 <mem_trim+0x1a2>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800f95e:	8b7a      	ldrh	r2, [r7, #26]
 800f960:	887b      	ldrh	r3, [r7, #2]
 800f962:	4413      	add	r3, r2
 800f964:	b29b      	uxth	r3, r3
 800f966:	3308      	adds	r3, #8
 800f968:	827b      	strh	r3, [r7, #18]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800f96a:	4b17      	ldr	r3, [pc, #92]	; (800f9c8 <mem_trim+0x1b4>)
 800f96c:	681a      	ldr	r2, [r3, #0]
 800f96e:	8a7b      	ldrh	r3, [r7, #18]
 800f970:	4413      	add	r3, r2
 800f972:	617b      	str	r3, [r7, #20]
    if (mem2 < lfree) {
 800f974:	4b1b      	ldr	r3, [pc, #108]	; (800f9e4 <mem_trim+0x1d0>)
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	697a      	ldr	r2, [r7, #20]
 800f97a:	429a      	cmp	r2, r3
 800f97c:	d202      	bcs.n	800f984 <mem_trim+0x170>
      lfree = mem2;
 800f97e:	4a19      	ldr	r2, [pc, #100]	; (800f9e4 <mem_trim+0x1d0>)
 800f980:	697b      	ldr	r3, [r7, #20]
 800f982:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f984:	697b      	ldr	r3, [r7, #20]
 800f986:	2200      	movs	r2, #0
 800f988:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f98a:	69fb      	ldr	r3, [r7, #28]
 800f98c:	881a      	ldrh	r2, [r3, #0]
 800f98e:	697b      	ldr	r3, [r7, #20]
 800f990:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f992:	697b      	ldr	r3, [r7, #20]
 800f994:	8b7a      	ldrh	r2, [r7, #26]
 800f996:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f998:	69fb      	ldr	r3, [r7, #28]
 800f99a:	8a7a      	ldrh	r2, [r7, #18]
 800f99c:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f99e:	697b      	ldr	r3, [r7, #20]
 800f9a0:	881b      	ldrh	r3, [r3, #0]
 800f9a2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f9a6:	d006      	beq.n	800f9b6 <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f9a8:	4b07      	ldr	r3, [pc, #28]	; (800f9c8 <mem_trim+0x1b4>)
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	697a      	ldr	r2, [r7, #20]
 800f9ae:	8812      	ldrh	r2, [r2, #0]
 800f9b0:	4413      	add	r3, r2
 800f9b2:	8a7a      	ldrh	r2, [r7, #18]
 800f9b4:	805a      	strh	r2, [r3, #2]
    -> the remaining space stays unused since it is too small
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f9b6:	480a      	ldr	r0, [pc, #40]	; (800f9e0 <mem_trim+0x1cc>)
 800f9b8:	f009 fbfb 	bl	80191b2 <sys_mutex_unlock>
  return rmem;
 800f9bc:	687b      	ldr	r3, [r7, #4]
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	3720      	adds	r7, #32
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	bd80      	pop	{r7, pc}
 800f9c6:	bf00      	nop
 800f9c8:	2000c7bc 	.word	0x2000c7bc
 800f9cc:	2000c7c0 	.word	0x2000c7c0
 800f9d0:	0801b00c 	.word	0x0801b00c
 800f9d4:	0801b170 	.word	0x0801b170
 800f9d8:	0801b078 	.word	0x0801b078
 800f9dc:	0801b188 	.word	0x0801b188
 800f9e0:	2000c7c8 	.word	0x2000c7c8
 800f9e4:	2000c7c4 	.word	0x2000c7c4

0800f9e8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	b088      	sub	sp, #32
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800f9f2:	88fb      	ldrh	r3, [r7, #6]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d101      	bne.n	800f9fc <mem_malloc+0x14>
    return NULL;
 800f9f8:	2300      	movs	r3, #0
 800f9fa:	e0d1      	b.n	800fba0 <mem_malloc+0x1b8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800f9fc:	88fb      	ldrh	r3, [r7, #6]
 800f9fe:	3303      	adds	r3, #3
 800fa00:	b29b      	uxth	r3, r3
 800fa02:	f023 0303 	bic.w	r3, r3, #3
 800fa06:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800fa08:	88fb      	ldrh	r3, [r7, #6]
 800fa0a:	2b0b      	cmp	r3, #11
 800fa0c:	d801      	bhi.n	800fa12 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800fa0e:	230c      	movs	r3, #12
 800fa10:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800fa12:	88fb      	ldrh	r3, [r7, #6]
 800fa14:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fa18:	d901      	bls.n	800fa1e <mem_malloc+0x36>
    return NULL;
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	e0c0      	b.n	800fba0 <mem_malloc+0x1b8>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800fa1e:	4862      	ldr	r0, [pc, #392]	; (800fba8 <mem_malloc+0x1c0>)
 800fa20:	f009 fbb8 	bl	8019194 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800fa24:	4b61      	ldr	r3, [pc, #388]	; (800fbac <mem_malloc+0x1c4>)
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	461a      	mov	r2, r3
 800fa2a:	4b61      	ldr	r3, [pc, #388]	; (800fbb0 <mem_malloc+0x1c8>)
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	1ad3      	subs	r3, r2, r3
 800fa30:	83fb      	strh	r3, [r7, #30]
 800fa32:	e0aa      	b.n	800fb8a <mem_malloc+0x1a2>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800fa34:	4b5e      	ldr	r3, [pc, #376]	; (800fbb0 <mem_malloc+0x1c8>)
 800fa36:	681a      	ldr	r2, [r3, #0]
 800fa38:	8bfb      	ldrh	r3, [r7, #30]
 800fa3a:	4413      	add	r3, r2
 800fa3c:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800fa3e:	697b      	ldr	r3, [r7, #20]
 800fa40:	791b      	ldrb	r3, [r3, #4]
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	f040 809b 	bne.w	800fb7e <mem_malloc+0x196>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800fa48:	697b      	ldr	r3, [r7, #20]
 800fa4a:	881b      	ldrh	r3, [r3, #0]
 800fa4c:	461a      	mov	r2, r3
 800fa4e:	8bfb      	ldrh	r3, [r7, #30]
 800fa50:	1ad3      	subs	r3, r2, r3
 800fa52:	f1a3 0208 	sub.w	r2, r3, #8
 800fa56:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800fa58:	429a      	cmp	r2, r3
 800fa5a:	f0c0 8090 	bcc.w	800fb7e <mem_malloc+0x196>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800fa5e:	697b      	ldr	r3, [r7, #20]
 800fa60:	881b      	ldrh	r3, [r3, #0]
 800fa62:	461a      	mov	r2, r3
 800fa64:	8bfb      	ldrh	r3, [r7, #30]
 800fa66:	1ad3      	subs	r3, r2, r3
 800fa68:	f1a3 0208 	sub.w	r2, r3, #8
 800fa6c:	88fb      	ldrh	r3, [r7, #6]
 800fa6e:	3314      	adds	r3, #20
 800fa70:	429a      	cmp	r2, r3
 800fa72:	d327      	bcc.n	800fac4 <mem_malloc+0xdc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800fa74:	8bfa      	ldrh	r2, [r7, #30]
 800fa76:	88fb      	ldrh	r3, [r7, #6]
 800fa78:	4413      	add	r3, r2
 800fa7a:	b29b      	uxth	r3, r3
 800fa7c:	3308      	adds	r3, #8
 800fa7e:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800fa80:	4b4b      	ldr	r3, [pc, #300]	; (800fbb0 <mem_malloc+0x1c8>)
 800fa82:	681a      	ldr	r2, [r3, #0]
 800fa84:	8a7b      	ldrh	r3, [r7, #18]
 800fa86:	4413      	add	r3, r2
 800fa88:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800fa90:	697b      	ldr	r3, [r7, #20]
 800fa92:	881a      	ldrh	r2, [r3, #0]
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	8bfa      	ldrh	r2, [r7, #30]
 800fa9c:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800fa9e:	697b      	ldr	r3, [r7, #20]
 800faa0:	8a7a      	ldrh	r2, [r7, #18]
 800faa2:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800faa4:	697b      	ldr	r3, [r7, #20]
 800faa6:	2201      	movs	r2, #1
 800faa8:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	881b      	ldrh	r3, [r3, #0]
 800faae:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fab2:	d00a      	beq.n	800faca <mem_malloc+0xe2>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800fab4:	4b3e      	ldr	r3, [pc, #248]	; (800fbb0 <mem_malloc+0x1c8>)
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	68fa      	ldr	r2, [r7, #12]
 800faba:	8812      	ldrh	r2, [r2, #0]
 800fabc:	4413      	add	r3, r2
 800fabe:	8a7a      	ldrh	r2, [r7, #18]
 800fac0:	805a      	strh	r2, [r3, #2]
 800fac2:	e002      	b.n	800faca <mem_malloc+0xe2>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800fac4:	697b      	ldr	r3, [r7, #20]
 800fac6:	2201      	movs	r2, #1
 800fac8:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800faca:	4b38      	ldr	r3, [pc, #224]	; (800fbac <mem_malloc+0x1c4>)
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	697a      	ldr	r2, [r7, #20]
 800fad0:	429a      	cmp	r2, r3
 800fad2:	d127      	bne.n	800fb24 <mem_malloc+0x13c>
          struct mem *cur = lfree;
 800fad4:	4b35      	ldr	r3, [pc, #212]	; (800fbac <mem_malloc+0x1c4>)
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800fada:	e005      	b.n	800fae8 <mem_malloc+0x100>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800fadc:	4b34      	ldr	r3, [pc, #208]	; (800fbb0 <mem_malloc+0x1c8>)
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	69ba      	ldr	r2, [r7, #24]
 800fae2:	8812      	ldrh	r2, [r2, #0]
 800fae4:	4413      	add	r3, r2
 800fae6:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800fae8:	69bb      	ldr	r3, [r7, #24]
 800faea:	791b      	ldrb	r3, [r3, #4]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d004      	beq.n	800fafa <mem_malloc+0x112>
 800faf0:	4b30      	ldr	r3, [pc, #192]	; (800fbb4 <mem_malloc+0x1cc>)
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	69ba      	ldr	r2, [r7, #24]
 800faf6:	429a      	cmp	r2, r3
 800faf8:	d1f0      	bne.n	800fadc <mem_malloc+0xf4>
          }
          lfree = cur;
 800fafa:	4a2c      	ldr	r2, [pc, #176]	; (800fbac <mem_malloc+0x1c4>)
 800fafc:	69bb      	ldr	r3, [r7, #24]
 800fafe:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800fb00:	4b2a      	ldr	r3, [pc, #168]	; (800fbac <mem_malloc+0x1c4>)
 800fb02:	681a      	ldr	r2, [r3, #0]
 800fb04:	4b2b      	ldr	r3, [pc, #172]	; (800fbb4 <mem_malloc+0x1cc>)
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	429a      	cmp	r2, r3
 800fb0a:	d00b      	beq.n	800fb24 <mem_malloc+0x13c>
 800fb0c:	4b27      	ldr	r3, [pc, #156]	; (800fbac <mem_malloc+0x1c4>)
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	791b      	ldrb	r3, [r3, #4]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d006      	beq.n	800fb24 <mem_malloc+0x13c>
 800fb16:	4b28      	ldr	r3, [pc, #160]	; (800fbb8 <mem_malloc+0x1d0>)
 800fb18:	f240 22cf 	movw	r2, #719	; 0x2cf
 800fb1c:	4927      	ldr	r1, [pc, #156]	; (800fbbc <mem_malloc+0x1d4>)
 800fb1e:	4828      	ldr	r0, [pc, #160]	; (800fbc0 <mem_malloc+0x1d8>)
 800fb20:	f009 fbde 	bl	80192e0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800fb24:	4820      	ldr	r0, [pc, #128]	; (800fba8 <mem_malloc+0x1c0>)
 800fb26:	f009 fb44 	bl	80191b2 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800fb2a:	88fa      	ldrh	r2, [r7, #6]
 800fb2c:	697b      	ldr	r3, [r7, #20]
 800fb2e:	4413      	add	r3, r2
 800fb30:	3308      	adds	r3, #8
 800fb32:	4a20      	ldr	r2, [pc, #128]	; (800fbb4 <mem_malloc+0x1cc>)
 800fb34:	6812      	ldr	r2, [r2, #0]
 800fb36:	4293      	cmp	r3, r2
 800fb38:	d906      	bls.n	800fb48 <mem_malloc+0x160>
 800fb3a:	4b1f      	ldr	r3, [pc, #124]	; (800fbb8 <mem_malloc+0x1d0>)
 800fb3c:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800fb40:	4920      	ldr	r1, [pc, #128]	; (800fbc4 <mem_malloc+0x1dc>)
 800fb42:	481f      	ldr	r0, [pc, #124]	; (800fbc0 <mem_malloc+0x1d8>)
 800fb44:	f009 fbcc 	bl	80192e0 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800fb48:	697b      	ldr	r3, [r7, #20]
 800fb4a:	f003 0303 	and.w	r3, r3, #3
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d006      	beq.n	800fb60 <mem_malloc+0x178>
 800fb52:	4b19      	ldr	r3, [pc, #100]	; (800fbb8 <mem_malloc+0x1d0>)
 800fb54:	f240 22d6 	movw	r2, #726	; 0x2d6
 800fb58:	491b      	ldr	r1, [pc, #108]	; (800fbc8 <mem_malloc+0x1e0>)
 800fb5a:	4819      	ldr	r0, [pc, #100]	; (800fbc0 <mem_malloc+0x1d8>)
 800fb5c:	f009 fbc0 	bl	80192e0 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800fb60:	697b      	ldr	r3, [r7, #20]
 800fb62:	f003 0303 	and.w	r3, r3, #3
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d006      	beq.n	800fb78 <mem_malloc+0x190>
 800fb6a:	4b13      	ldr	r3, [pc, #76]	; (800fbb8 <mem_malloc+0x1d0>)
 800fb6c:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800fb70:	4916      	ldr	r1, [pc, #88]	; (800fbcc <mem_malloc+0x1e4>)
 800fb72:	4813      	ldr	r0, [pc, #76]	; (800fbc0 <mem_malloc+0x1d8>)
 800fb74:	f009 fbb4 	bl	80192e0 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800fb78:	697b      	ldr	r3, [r7, #20]
 800fb7a:	3308      	adds	r3, #8
 800fb7c:	e010      	b.n	800fba0 <mem_malloc+0x1b8>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800fb7e:	4b0c      	ldr	r3, [pc, #48]	; (800fbb0 <mem_malloc+0x1c8>)
 800fb80:	681a      	ldr	r2, [r3, #0]
 800fb82:	8bfb      	ldrh	r3, [r7, #30]
 800fb84:	4413      	add	r3, r2
 800fb86:	881b      	ldrh	r3, [r3, #0]
 800fb88:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800fb8a:	8bfa      	ldrh	r2, [r7, #30]
 800fb8c:	88fb      	ldrh	r3, [r7, #6]
 800fb8e:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800fb92:	429a      	cmp	r2, r3
 800fb94:	f4ff af4e 	bcc.w	800fa34 <mem_malloc+0x4c>
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800fb98:	4803      	ldr	r0, [pc, #12]	; (800fba8 <mem_malloc+0x1c0>)
 800fb9a:	f009 fb0a 	bl	80191b2 <sys_mutex_unlock>
  return NULL;
 800fb9e:	2300      	movs	r3, #0
}
 800fba0:	4618      	mov	r0, r3
 800fba2:	3720      	adds	r7, #32
 800fba4:	46bd      	mov	sp, r7
 800fba6:	bd80      	pop	{r7, pc}
 800fba8:	2000c7c8 	.word	0x2000c7c8
 800fbac:	2000c7c4 	.word	0x2000c7c4
 800fbb0:	2000c7bc 	.word	0x2000c7bc
 800fbb4:	2000c7c0 	.word	0x2000c7c0
 800fbb8:	0801b00c 	.word	0x0801b00c
 800fbbc:	0801b1a8 	.word	0x0801b1a8
 800fbc0:	0801b078 	.word	0x0801b078
 800fbc4:	0801b1c4 	.word	0x0801b1c4
 800fbc8:	0801b1f4 	.word	0x0801b1f4
 800fbcc:	0801b224 	.word	0x0801b224

0800fbd0 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800fbd0:	b480      	push	{r7}
 800fbd2:	b085      	sub	sp, #20
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	689b      	ldr	r3, [r3, #8]
 800fbdc:	2200      	movs	r2, #0
 800fbde:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	685b      	ldr	r3, [r3, #4]
 800fbe4:	3303      	adds	r3, #3
 800fbe6:	f023 0303 	bic.w	r3, r3, #3
 800fbea:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800fbec:	2300      	movs	r3, #0
 800fbee:	60fb      	str	r3, [r7, #12]
 800fbf0:	e011      	b.n	800fc16 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	689b      	ldr	r3, [r3, #8]
 800fbf6:	681a      	ldr	r2, [r3, #0]
 800fbf8:	68bb      	ldr	r3, [r7, #8]
 800fbfa:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	689b      	ldr	r3, [r3, #8]
 800fc00:	68ba      	ldr	r2, [r7, #8]
 800fc02:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	881b      	ldrh	r3, [r3, #0]
 800fc08:	461a      	mov	r2, r3
 800fc0a:	68bb      	ldr	r3, [r7, #8]
 800fc0c:	4413      	add	r3, r2
 800fc0e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	3301      	adds	r3, #1
 800fc14:	60fb      	str	r3, [r7, #12]
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	885b      	ldrh	r3, [r3, #2]
 800fc1a:	461a      	mov	r2, r3
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	4293      	cmp	r3, r2
 800fc20:	dbe7      	blt.n	800fbf2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800fc22:	bf00      	nop
 800fc24:	3714      	adds	r7, #20
 800fc26:	46bd      	mov	sp, r7
 800fc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc2c:	4770      	bx	lr
	...

0800fc30 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b082      	sub	sp, #8
 800fc34:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800fc36:	2300      	movs	r3, #0
 800fc38:	80fb      	strh	r3, [r7, #6]
 800fc3a:	e009      	b.n	800fc50 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800fc3c:	88fb      	ldrh	r3, [r7, #6]
 800fc3e:	4a08      	ldr	r2, [pc, #32]	; (800fc60 <memp_init+0x30>)
 800fc40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc44:	4618      	mov	r0, r3
 800fc46:	f7ff ffc3 	bl	800fbd0 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800fc4a:	88fb      	ldrh	r3, [r7, #6]
 800fc4c:	3301      	adds	r3, #1
 800fc4e:	80fb      	strh	r3, [r7, #6]
 800fc50:	88fb      	ldrh	r3, [r7, #6]
 800fc52:	2b0c      	cmp	r3, #12
 800fc54:	d9f2      	bls.n	800fc3c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800fc56:	bf00      	nop
 800fc58:	3708      	adds	r7, #8
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	bd80      	pop	{r7, pc}
 800fc5e:	bf00      	nop
 800fc60:	0801cf2c 	.word	0x0801cf2c

0800fc64 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800fc64:	b580      	push	{r7, lr}
 800fc66:	b084      	sub	sp, #16
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800fc6c:	f009 fad4 	bl	8019218 <sys_arch_protect>
 800fc70:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	689b      	ldr	r3, [r3, #8]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800fc7a:	68bb      	ldr	r3, [r7, #8]
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d015      	beq.n	800fcac <do_memp_malloc_pool+0x48>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	689b      	ldr	r3, [r3, #8]
 800fc84:	68ba      	ldr	r2, [r7, #8]
 800fc86:	6812      	ldr	r2, [r2, #0]
 800fc88:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800fc8a:	68bb      	ldr	r3, [r7, #8]
 800fc8c:	f003 0303 	and.w	r3, r3, #3
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d006      	beq.n	800fca2 <do_memp_malloc_pool+0x3e>
 800fc94:	4b09      	ldr	r3, [pc, #36]	; (800fcbc <do_memp_malloc_pool+0x58>)
 800fc96:	f240 1249 	movw	r2, #329	; 0x149
 800fc9a:	4909      	ldr	r1, [pc, #36]	; (800fcc0 <do_memp_malloc_pool+0x5c>)
 800fc9c:	4809      	ldr	r0, [pc, #36]	; (800fcc4 <do_memp_malloc_pool+0x60>)
 800fc9e:	f009 fb1f 	bl	80192e0 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800fca2:	68f8      	ldr	r0, [r7, #12]
 800fca4:	f009 fac6 	bl	8019234 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800fca8:	68bb      	ldr	r3, [r7, #8]
 800fcaa:	e003      	b.n	800fcb4 <do_memp_malloc_pool+0x50>
#if MEMP_STATS
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
 800fcac:	68f8      	ldr	r0, [r7, #12]
 800fcae:	f009 fac1 	bl	8019234 <sys_arch_unprotect>
  return NULL;
 800fcb2:	2300      	movs	r3, #0
}
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	3710      	adds	r7, #16
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	bd80      	pop	{r7, pc}
 800fcbc:	0801b248 	.word	0x0801b248
 800fcc0:	0801b29c 	.word	0x0801b29c
 800fcc4:	0801b2c0 	.word	0x0801b2c0

0800fcc8 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b082      	sub	sp, #8
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d106      	bne.n	800fce4 <memp_malloc_pool+0x1c>
 800fcd6:	4b0a      	ldr	r3, [pc, #40]	; (800fd00 <memp_malloc_pool+0x38>)
 800fcd8:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800fcdc:	4909      	ldr	r1, [pc, #36]	; (800fd04 <memp_malloc_pool+0x3c>)
 800fcde:	480a      	ldr	r0, [pc, #40]	; (800fd08 <memp_malloc_pool+0x40>)
 800fce0:	f009 fafe 	bl	80192e0 <iprintf>
  if (desc == NULL) {
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d101      	bne.n	800fcee <memp_malloc_pool+0x26>
    return NULL;
 800fcea:	2300      	movs	r3, #0
 800fcec:	e003      	b.n	800fcf6 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800fcee:	6878      	ldr	r0, [r7, #4]
 800fcf0:	f7ff ffb8 	bl	800fc64 <do_memp_malloc_pool>
 800fcf4:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800fcf6:	4618      	mov	r0, r3
 800fcf8:	3708      	adds	r7, #8
 800fcfa:	46bd      	mov	sp, r7
 800fcfc:	bd80      	pop	{r7, pc}
 800fcfe:	bf00      	nop
 800fd00:	0801b248 	.word	0x0801b248
 800fd04:	0801b2e8 	.word	0x0801b2e8
 800fd08:	0801b2c0 	.word	0x0801b2c0

0800fd0c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	b084      	sub	sp, #16
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	4603      	mov	r3, r0
 800fd14:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800fd16:	79fb      	ldrb	r3, [r7, #7]
 800fd18:	2b0c      	cmp	r3, #12
 800fd1a:	d908      	bls.n	800fd2e <memp_malloc+0x22>
 800fd1c:	4b0a      	ldr	r3, [pc, #40]	; (800fd48 <memp_malloc+0x3c>)
 800fd1e:	f240 1287 	movw	r2, #391	; 0x187
 800fd22:	490a      	ldr	r1, [pc, #40]	; (800fd4c <memp_malloc+0x40>)
 800fd24:	480a      	ldr	r0, [pc, #40]	; (800fd50 <memp_malloc+0x44>)
 800fd26:	f009 fadb 	bl	80192e0 <iprintf>
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	e008      	b.n	800fd40 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800fd2e:	79fb      	ldrb	r3, [r7, #7]
 800fd30:	4a08      	ldr	r2, [pc, #32]	; (800fd54 <memp_malloc+0x48>)
 800fd32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fd36:	4618      	mov	r0, r3
 800fd38:	f7ff ff94 	bl	800fc64 <do_memp_malloc_pool>
 800fd3c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800fd3e:	68fb      	ldr	r3, [r7, #12]
}
 800fd40:	4618      	mov	r0, r3
 800fd42:	3710      	adds	r7, #16
 800fd44:	46bd      	mov	sp, r7
 800fd46:	bd80      	pop	{r7, pc}
 800fd48:	0801b248 	.word	0x0801b248
 800fd4c:	0801b2fc 	.word	0x0801b2fc
 800fd50:	0801b2c0 	.word	0x0801b2c0
 800fd54:	0801cf2c 	.word	0x0801cf2c

0800fd58 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b084      	sub	sp, #16
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]
 800fd60:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800fd62:	683b      	ldr	r3, [r7, #0]
 800fd64:	f003 0303 	and.w	r3, r3, #3
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d006      	beq.n	800fd7a <do_memp_free_pool+0x22>
 800fd6c:	4b0d      	ldr	r3, [pc, #52]	; (800fda4 <do_memp_free_pool+0x4c>)
 800fd6e:	f240 129d 	movw	r2, #413	; 0x19d
 800fd72:	490d      	ldr	r1, [pc, #52]	; (800fda8 <do_memp_free_pool+0x50>)
 800fd74:	480d      	ldr	r0, [pc, #52]	; (800fdac <do_memp_free_pool+0x54>)
 800fd76:	f009 fab3 	bl	80192e0 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800fd7a:	683b      	ldr	r3, [r7, #0]
 800fd7c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800fd7e:	f009 fa4b 	bl	8019218 <sys_arch_protect>
 800fd82:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	689b      	ldr	r3, [r3, #8]
 800fd88:	681a      	ldr	r2, [r3, #0]
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	689b      	ldr	r3, [r3, #8]
 800fd92:	68fa      	ldr	r2, [r7, #12]
 800fd94:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800fd96:	68b8      	ldr	r0, [r7, #8]
 800fd98:	f009 fa4c 	bl	8019234 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800fd9c:	bf00      	nop
 800fd9e:	3710      	adds	r7, #16
 800fda0:	46bd      	mov	sp, r7
 800fda2:	bd80      	pop	{r7, pc}
 800fda4:	0801b248 	.word	0x0801b248
 800fda8:	0801b31c 	.word	0x0801b31c
 800fdac:	0801b2c0 	.word	0x0801b2c0

0800fdb0 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	b082      	sub	sp, #8
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	6078      	str	r0, [r7, #4]
 800fdb8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d106      	bne.n	800fdce <memp_free_pool+0x1e>
 800fdc0:	4b0a      	ldr	r3, [pc, #40]	; (800fdec <memp_free_pool+0x3c>)
 800fdc2:	f44f 72e3 	mov.w	r2, #454	; 0x1c6
 800fdc6:	490a      	ldr	r1, [pc, #40]	; (800fdf0 <memp_free_pool+0x40>)
 800fdc8:	480a      	ldr	r0, [pc, #40]	; (800fdf4 <memp_free_pool+0x44>)
 800fdca:	f009 fa89 	bl	80192e0 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d007      	beq.n	800fde4 <memp_free_pool+0x34>
 800fdd4:	683b      	ldr	r3, [r7, #0]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d004      	beq.n	800fde4 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800fdda:	6839      	ldr	r1, [r7, #0]
 800fddc:	6878      	ldr	r0, [r7, #4]
 800fdde:	f7ff ffbb 	bl	800fd58 <do_memp_free_pool>
 800fde2:	e000      	b.n	800fde6 <memp_free_pool+0x36>
    return;
 800fde4:	bf00      	nop
}
 800fde6:	3708      	adds	r7, #8
 800fde8:	46bd      	mov	sp, r7
 800fdea:	bd80      	pop	{r7, pc}
 800fdec:	0801b248 	.word	0x0801b248
 800fdf0:	0801b2e8 	.word	0x0801b2e8
 800fdf4:	0801b2c0 	.word	0x0801b2c0

0800fdf8 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b082      	sub	sp, #8
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	4603      	mov	r3, r0
 800fe00:	6039      	str	r1, [r7, #0]
 800fe02:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800fe04:	79fb      	ldrb	r3, [r7, #7]
 800fe06:	2b0c      	cmp	r3, #12
 800fe08:	d907      	bls.n	800fe1a <memp_free+0x22>
 800fe0a:	4b0c      	ldr	r3, [pc, #48]	; (800fe3c <memp_free+0x44>)
 800fe0c:	f240 12db 	movw	r2, #475	; 0x1db
 800fe10:	490b      	ldr	r1, [pc, #44]	; (800fe40 <memp_free+0x48>)
 800fe12:	480c      	ldr	r0, [pc, #48]	; (800fe44 <memp_free+0x4c>)
 800fe14:	f009 fa64 	bl	80192e0 <iprintf>
 800fe18:	e00c      	b.n	800fe34 <memp_free+0x3c>

  if (mem == NULL) {
 800fe1a:	683b      	ldr	r3, [r7, #0]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d008      	beq.n	800fe32 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800fe20:	79fb      	ldrb	r3, [r7, #7]
 800fe22:	4a09      	ldr	r2, [pc, #36]	; (800fe48 <memp_free+0x50>)
 800fe24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe28:	6839      	ldr	r1, [r7, #0]
 800fe2a:	4618      	mov	r0, r3
 800fe2c:	f7ff ff94 	bl	800fd58 <do_memp_free_pool>
 800fe30:	e000      	b.n	800fe34 <memp_free+0x3c>
    return;
 800fe32:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800fe34:	3708      	adds	r7, #8
 800fe36:	46bd      	mov	sp, r7
 800fe38:	bd80      	pop	{r7, pc}
 800fe3a:	bf00      	nop
 800fe3c:	0801b248 	.word	0x0801b248
 800fe40:	0801b33c 	.word	0x0801b33c
 800fe44:	0801b2c0 	.word	0x0801b2c0
 800fe48:	0801cf2c 	.word	0x0801cf2c

0800fe4c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800fe4c:	b480      	push	{r7}
 800fe4e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800fe50:	bf00      	nop
 800fe52:	46bd      	mov	sp, r7
 800fe54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe58:	4770      	bx	lr
	...

0800fe5c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800fe5c:	b580      	push	{r7, lr}
 800fe5e:	b084      	sub	sp, #16
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	60f8      	str	r0, [r7, #12]
 800fe64:	60b9      	str	r1, [r7, #8]
 800fe66:	607a      	str	r2, [r7, #4]
 800fe68:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800fe6a:	69fb      	ldr	r3, [r7, #28]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d105      	bne.n	800fe7c <netif_add+0x20>
 800fe70:	4b1f      	ldr	r3, [pc, #124]	; (800fef0 <netif_add+0x94>)
 800fe72:	22fb      	movs	r2, #251	; 0xfb
 800fe74:	491f      	ldr	r1, [pc, #124]	; (800fef4 <netif_add+0x98>)
 800fe76:	4820      	ldr	r0, [pc, #128]	; (800fef8 <netif_add+0x9c>)
 800fe78:	f009 fa32 	bl	80192e0 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	2200      	movs	r2, #0
 800fe80:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	2200      	movs	r2, #0
 800fe86:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	2200      	movs	r2, #0
 800fe8c:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	2200      	movs	r2, #0
 800fe92:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	2203      	movs	r2, #3
 800fe9a:	f883 2020 	strb.w	r2, [r3, #32]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	69ba      	ldr	r2, [r7, #24]
 800fea2:	61da      	str	r2, [r3, #28]
  netif->num = netif_num++;
 800fea4:	4b15      	ldr	r3, [pc, #84]	; (800fefc <netif_add+0xa0>)
 800fea6:	781b      	ldrb	r3, [r3, #0]
 800fea8:	1c5a      	adds	r2, r3, #1
 800feaa:	b2d1      	uxtb	r1, r2
 800feac:	4a13      	ldr	r2, [pc, #76]	; (800fefc <netif_add+0xa0>)
 800feae:	7011      	strb	r1, [r2, #0]
 800feb0:	68fa      	ldr	r2, [r7, #12]
 800feb2:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
  netif->input = input;
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	6a3a      	ldr	r2, [r7, #32]
 800feba:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	687a      	ldr	r2, [r7, #4]
 800fec0:	68b9      	ldr	r1, [r7, #8]
 800fec2:	68f8      	ldr	r0, [r7, #12]
 800fec4:	f000 f81e 	bl	800ff04 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800fec8:	69fb      	ldr	r3, [r7, #28]
 800feca:	68f8      	ldr	r0, [r7, #12]
 800fecc:	4798      	blx	r3
 800fece:	4603      	mov	r3, r0
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d001      	beq.n	800fed8 <netif_add+0x7c>
    return NULL;
 800fed4:	2300      	movs	r3, #0
 800fed6:	e007      	b.n	800fee8 <netif_add+0x8c>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800fed8:	4b09      	ldr	r3, [pc, #36]	; (800ff00 <netif_add+0xa4>)
 800feda:	681a      	ldr	r2, [r3, #0]
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800fee0:	4a07      	ldr	r2, [pc, #28]	; (800ff00 <netif_add+0xa4>)
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800fee6:	68fb      	ldr	r3, [r7, #12]
}
 800fee8:	4618      	mov	r0, r3
 800feea:	3710      	adds	r7, #16
 800feec:	46bd      	mov	sp, r7
 800feee:	bd80      	pop	{r7, pc}
 800fef0:	0801b358 	.word	0x0801b358
 800fef4:	0801b3ac 	.word	0x0801b3ac
 800fef8:	0801b3c4 	.word	0x0801b3c4
 800fefc:	2000c800 	.word	0x2000c800
 800ff00:	200101bc 	.word	0x200101bc

0800ff04 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b084      	sub	sp, #16
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	60f8      	str	r0, [r7, #12]
 800ff0c:	60b9      	str	r1, [r7, #8]
 800ff0e:	607a      	str	r2, [r7, #4]
 800ff10:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800ff12:	68bb      	ldr	r3, [r7, #8]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d003      	beq.n	800ff20 <netif_set_addr+0x1c>
 800ff18:	68bb      	ldr	r3, [r7, #8]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d10c      	bne.n	800ff3a <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800ff20:	68b9      	ldr	r1, [r7, #8]
 800ff22:	68f8      	ldr	r0, [r7, #12]
 800ff24:	f000 f81a 	bl	800ff5c <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800ff28:	6879      	ldr	r1, [r7, #4]
 800ff2a:	68f8      	ldr	r0, [r7, #12]
 800ff2c:	f000 f862 	bl	800fff4 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800ff30:	6839      	ldr	r1, [r7, #0]
 800ff32:	68f8      	ldr	r0, [r7, #12]
 800ff34:	f000 f84a 	bl	800ffcc <netif_set_gw>
 800ff38:	e00b      	b.n	800ff52 <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800ff3a:	6879      	ldr	r1, [r7, #4]
 800ff3c:	68f8      	ldr	r0, [r7, #12]
 800ff3e:	f000 f859 	bl	800fff4 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800ff42:	6839      	ldr	r1, [r7, #0]
 800ff44:	68f8      	ldr	r0, [r7, #12]
 800ff46:	f000 f841 	bl	800ffcc <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800ff4a:	68b9      	ldr	r1, [r7, #8]
 800ff4c:	68f8      	ldr	r0, [r7, #12]
 800ff4e:	f000 f805 	bl	800ff5c <netif_set_ipaddr>
  }
}
 800ff52:	bf00      	nop
 800ff54:	3710      	adds	r7, #16
 800ff56:	46bd      	mov	sp, r7
 800ff58:	bd80      	pop	{r7, pc}
	...

0800ff5c <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800ff5c:	b580      	push	{r7, lr}
 800ff5e:	b084      	sub	sp, #16
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
 800ff64:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800ff66:	683b      	ldr	r3, [r7, #0]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d003      	beq.n	800ff74 <netif_set_ipaddr+0x18>
 800ff6c:	683b      	ldr	r3, [r7, #0]
 800ff6e:	681b      	ldr	r3, [r3, #0]
 800ff70:	60fb      	str	r3, [r7, #12]
 800ff72:	e002      	b.n	800ff7a <netif_set_ipaddr+0x1e>
 800ff74:	4b14      	ldr	r3, [pc, #80]	; (800ffc8 <netif_set_ipaddr+0x6c>)
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800ff7a:	68fa      	ldr	r2, [r7, #12]
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	3304      	adds	r3, #4
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	429a      	cmp	r2, r3
 800ff84:	d01c      	beq.n	800ffc0 <netif_set_ipaddr+0x64>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	3304      	adds	r3, #4
 800ff8a:	f107 020c 	add.w	r2, r7, #12
 800ff8e:	4611      	mov	r1, r2
 800ff90:	4618      	mov	r0, r3
 800ff92:	f002 fb53 	bl	801263c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	3304      	adds	r3, #4
 800ff9a:	f107 020c 	add.w	r2, r7, #12
 800ff9e:	4611      	mov	r1, r2
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	f006 fd27 	bl	80169f4 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d002      	beq.n	800ffb2 <netif_set_ipaddr+0x56>
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	e000      	b.n	800ffb4 <netif_set_ipaddr+0x58>
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	687a      	ldr	r2, [r7, #4]
 800ffb6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800ffb8:	2101      	movs	r1, #1
 800ffba:	6878      	ldr	r0, [r7, #4]
 800ffbc:	f000 f861 	bl	8010082 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800ffc0:	bf00      	nop
 800ffc2:	3710      	adds	r7, #16
 800ffc4:	46bd      	mov	sp, r7
 800ffc6:	bd80      	pop	{r7, pc}
 800ffc8:	0801cfa0 	.word	0x0801cfa0

0800ffcc <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800ffcc:	b480      	push	{r7}
 800ffce:	b083      	sub	sp, #12
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
 800ffd4:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800ffd6:	683b      	ldr	r3, [r7, #0]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d002      	beq.n	800ffe2 <netif_set_gw+0x16>
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	e000      	b.n	800ffe4 <netif_set_gw+0x18>
 800ffe2:	2300      	movs	r3, #0
 800ffe4:	687a      	ldr	r2, [r7, #4]
 800ffe6:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800ffe8:	bf00      	nop
 800ffea:	370c      	adds	r7, #12
 800ffec:	46bd      	mov	sp, r7
 800ffee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fff2:	4770      	bx	lr

0800fff4 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800fff4:	b480      	push	{r7}
 800fff6:	b083      	sub	sp, #12
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
 800fffc:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800fffe:	683b      	ldr	r3, [r7, #0]
 8010000:	2b00      	cmp	r3, #0
 8010002:	d002      	beq.n	801000a <netif_set_netmask+0x16>
 8010004:	683b      	ldr	r3, [r7, #0]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	e000      	b.n	801000c <netif_set_netmask+0x18>
 801000a:	2300      	movs	r3, #0
 801000c:	687a      	ldr	r2, [r7, #4]
 801000e:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 8010010:	bf00      	nop
 8010012:	370c      	adds	r7, #12
 8010014:	46bd      	mov	sp, r7
 8010016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801001a:	4770      	bx	lr

0801001c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 801001c:	b480      	push	{r7}
 801001e:	b083      	sub	sp, #12
 8010020:	af00      	add	r7, sp, #0
 8010022:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8010024:	4a04      	ldr	r2, [pc, #16]	; (8010038 <netif_set_default+0x1c>)
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801002a:	bf00      	nop
 801002c:	370c      	adds	r7, #12
 801002e:	46bd      	mov	sp, r7
 8010030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010034:	4770      	bx	lr
 8010036:	bf00      	nop
 8010038:	200101c0 	.word	0x200101c0

0801003c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 801003c:	b580      	push	{r7, lr}
 801003e:	b082      	sub	sp, #8
 8010040:	af00      	add	r7, sp, #0
 8010042:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801004a:	f003 0301 	and.w	r3, r3, #1
 801004e:	2b00      	cmp	r3, #0
 8010050:	d113      	bne.n	801007a <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8010058:	f043 0301 	orr.w	r3, r3, #1
 801005c:	b2da      	uxtb	r2, r3
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801006a:	f003 0304 	and.w	r3, r3, #4
 801006e:	2b00      	cmp	r3, #0
 8010070:	d003      	beq.n	801007a <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 8010072:	2103      	movs	r1, #3
 8010074:	6878      	ldr	r0, [r7, #4]
 8010076:	f000 f804 	bl	8010082 <netif_issue_reports>
    }
  }
}
 801007a:	bf00      	nop
 801007c:	3708      	adds	r7, #8
 801007e:	46bd      	mov	sp, r7
 8010080:	bd80      	pop	{r7, pc}

08010082 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 8010082:	b580      	push	{r7, lr}
 8010084:	b082      	sub	sp, #8
 8010086:	af00      	add	r7, sp, #0
 8010088:	6078      	str	r0, [r7, #4]
 801008a:	460b      	mov	r3, r1
 801008c:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801008e:	78fb      	ldrb	r3, [r7, #3]
 8010090:	f003 0301 	and.w	r3, r3, #1
 8010094:	2b00      	cmp	r3, #0
 8010096:	d011      	beq.n	80100bc <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	3304      	adds	r3, #4
 801009c:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d00c      	beq.n	80100bc <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80100a8:	f003 0308 	and.w	r3, r3, #8
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d005      	beq.n	80100bc <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	3304      	adds	r3, #4
 80100b4:	4619      	mov	r1, r3
 80100b6:	6878      	ldr	r0, [r7, #4]
 80100b8:	f007 fbd0 	bl	801785c <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 80100bc:	bf00      	nop
 80100be:	3708      	adds	r7, #8
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}

080100c4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b082      	sub	sp, #8
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80100d2:	f003 0301 	and.w	r3, r3, #1
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d012      	beq.n	8010100 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80100e0:	f023 0301 	bic.w	r3, r3, #1
 80100e4:	b2da      	uxtb	r2, r3
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80100f2:	f003 0308 	and.w	r3, r3, #8
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d002      	beq.n	8010100 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 80100fa:	6878      	ldr	r0, [r7, #4]
 80100fc:	f006 ff74 	bl	8016fe8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010100:	bf00      	nop
 8010102:	3708      	adds	r7, #8
 8010104:	46bd      	mov	sp, r7
 8010106:	bd80      	pop	{r7, pc}

08010108 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8010108:	b580      	push	{r7, lr}
 801010a:	b082      	sub	sp, #8
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8010116:	f003 0304 	and.w	r3, r3, #4
 801011a:	2b00      	cmp	r3, #0
 801011c:	d113      	bne.n	8010146 <netif_set_link_up+0x3e>
    netif->flags |= NETIF_FLAG_LINK_UP;
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8010124:	f043 0304 	orr.w	r3, r3, #4
 8010128:	b2da      	uxtb	r2, r3
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    if (netif->flags & NETIF_FLAG_UP) {
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8010136:	f003 0301 	and.w	r3, r3, #1
 801013a:	2b00      	cmp	r3, #0
 801013c:	d003      	beq.n	8010146 <netif_set_link_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 801013e:	2103      	movs	r1, #3
 8010140:	6878      	ldr	r0, [r7, #4]
 8010142:	f7ff ff9e 	bl	8010082 <netif_issue_reports>
    }
    NETIF_LINK_CALLBACK(netif);
  }
}
 8010146:	bf00      	nop
 8010148:	3708      	adds	r7, #8
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}

0801014e <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif )
{
 801014e:	b480      	push	{r7}
 8010150:	b083      	sub	sp, #12
 8010152:	af00      	add	r7, sp, #0
 8010154:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801015c:	f003 0304 	and.w	r3, r3, #4
 8010160:	2b00      	cmp	r3, #0
 8010162:	d008      	beq.n	8010176 <netif_set_link_down+0x28>
    netif->flags &= ~NETIF_FLAG_LINK_UP;
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801016a:	f023 0304 	bic.w	r3, r3, #4
 801016e:	b2da      	uxtb	r2, r3
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    NETIF_LINK_CALLBACK(netif);
  }
}
 8010176:	bf00      	nop
 8010178:	370c      	adds	r7, #12
 801017a:	46bd      	mov	sp, r7
 801017c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010180:	4770      	bx	lr
	...

08010184 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8010184:	b580      	push	{r7, lr}
 8010186:	b082      	sub	sp, #8
 8010188:	af00      	add	r7, sp, #0
  struct tcp_pcb* pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801018a:	f009 f845 	bl	8019218 <sys_arch_protect>
 801018e:	6038      	str	r0, [r7, #0]
 8010190:	4b0f      	ldr	r3, [pc, #60]	; (80101d0 <pbuf_free_ooseq+0x4c>)
 8010192:	2200      	movs	r2, #0
 8010194:	701a      	strb	r2, [r3, #0]
 8010196:	6838      	ldr	r0, [r7, #0]
 8010198:	f009 f84c 	bl	8019234 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801019c:	4b0d      	ldr	r3, [pc, #52]	; (80101d4 <pbuf_free_ooseq+0x50>)
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	607b      	str	r3, [r7, #4]
 80101a2:	e00f      	b.n	80101c4 <pbuf_free_ooseq+0x40>
    if (NULL != pcb->ooseq) {
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d008      	beq.n	80101be <pbuf_free_ooseq+0x3a>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_segs_free(pcb->ooseq);
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80101b0:	4618      	mov	r0, r3
 80101b2:	f001 febe 	bl	8011f32 <tcp_segs_free>
      pcb->ooseq = NULL;
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	2200      	movs	r2, #0
 80101ba:	671a      	str	r2, [r3, #112]	; 0x70
      return;
 80101bc:	e005      	b.n	80101ca <pbuf_free_ooseq+0x46>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	68db      	ldr	r3, [r3, #12]
 80101c2:	607b      	str	r3, [r7, #4]
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d1ec      	bne.n	80101a4 <pbuf_free_ooseq+0x20>
    }
  }
}
 80101ca:	3708      	adds	r7, #8
 80101cc:	46bd      	mov	sp, r7
 80101ce:	bd80      	pop	{r7, pc}
 80101d0:	200101c4 	.word	0x200101c4
 80101d4:	200101cc 	.word	0x200101cc

080101d8 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80101d8:	b580      	push	{r7, lr}
 80101da:	b082      	sub	sp, #8
 80101dc:	af00      	add	r7, sp, #0
 80101de:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 80101e0:	f7ff ffd0 	bl	8010184 <pbuf_free_ooseq>
}
 80101e4:	bf00      	nop
 80101e6:	3708      	adds	r7, #8
 80101e8:	46bd      	mov	sp, r7
 80101ea:	bd80      	pop	{r7, pc}

080101ec <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b082      	sub	sp, #8
 80101f0:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 80101f2:	f009 f811 	bl	8019218 <sys_arch_protect>
 80101f6:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 80101f8:	4b10      	ldr	r3, [pc, #64]	; (801023c <pbuf_pool_is_empty+0x50>)
 80101fa:	781b      	ldrb	r3, [r3, #0]
 80101fc:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 80101fe:	4b0f      	ldr	r3, [pc, #60]	; (801023c <pbuf_pool_is_empty+0x50>)
 8010200:	2201      	movs	r2, #1
 8010202:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8010204:	6878      	ldr	r0, [r7, #4]
 8010206:	f009 f815 	bl	8019234 <sys_arch_unprotect>

  if (!queued) {
 801020a:	78fb      	ldrb	r3, [r7, #3]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d110      	bne.n	8010232 <pbuf_pool_is_empty+0x46>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8010210:	2200      	movs	r2, #0
 8010212:	2100      	movs	r1, #0
 8010214:	480a      	ldr	r0, [pc, #40]	; (8010240 <pbuf_pool_is_empty+0x54>)
 8010216:	f7ff f8c3 	bl	800f3a0 <tcpip_callback_with_block>
 801021a:	4603      	mov	r3, r0
 801021c:	2b00      	cmp	r3, #0
 801021e:	d008      	beq.n	8010232 <pbuf_pool_is_empty+0x46>
 8010220:	f008 fffa 	bl	8019218 <sys_arch_protect>
 8010224:	6078      	str	r0, [r7, #4]
 8010226:	4b05      	ldr	r3, [pc, #20]	; (801023c <pbuf_pool_is_empty+0x50>)
 8010228:	2200      	movs	r2, #0
 801022a:	701a      	strb	r2, [r3, #0]
 801022c:	6878      	ldr	r0, [r7, #4]
 801022e:	f009 f801 	bl	8019234 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010232:	bf00      	nop
 8010234:	3708      	adds	r7, #8
 8010236:	46bd      	mov	sp, r7
 8010238:	bd80      	pop	{r7, pc}
 801023a:	bf00      	nop
 801023c:	200101c4 	.word	0x200101c4
 8010240:	080101d9 	.word	0x080101d9

08010244 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b088      	sub	sp, #32
 8010248:	af00      	add	r7, sp, #0
 801024a:	4603      	mov	r3, r0
 801024c:	71fb      	strb	r3, [r7, #7]
 801024e:	460b      	mov	r3, r1
 8010250:	80bb      	strh	r3, [r7, #4]
 8010252:	4613      	mov	r3, r2
 8010254:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 8010256:	79fb      	ldrb	r3, [r7, #7]
 8010258:	2b04      	cmp	r3, #4
 801025a:	d81c      	bhi.n	8010296 <pbuf_alloc+0x52>
 801025c:	a201      	add	r2, pc, #4	; (adr r2, 8010264 <pbuf_alloc+0x20>)
 801025e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010262:	bf00      	nop
 8010264:	08010279 	.word	0x08010279
 8010268:	0801027f 	.word	0x0801027f
 801026c:	08010285 	.word	0x08010285
 8010270:	0801028b 	.word	0x0801028b
 8010274:	08010291 	.word	0x08010291
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8010278:	2336      	movs	r3, #54	; 0x36
 801027a:	82fb      	strh	r3, [r7, #22]
    break;
 801027c:	e014      	b.n	80102a8 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 801027e:	2322      	movs	r3, #34	; 0x22
 8010280:	82fb      	strh	r3, [r7, #22]
    break;
 8010282:	e011      	b.n	80102a8 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8010284:	230e      	movs	r3, #14
 8010286:	82fb      	strh	r3, [r7, #22]
    break;
 8010288:	e00e      	b.n	80102a8 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 801028a:	2300      	movs	r3, #0
 801028c:	82fb      	strh	r3, [r7, #22]
    break;
 801028e:	e00b      	b.n	80102a8 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 8010290:	2300      	movs	r3, #0
 8010292:	82fb      	strh	r3, [r7, #22]
    break;
 8010294:	e008      	b.n	80102a8 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 8010296:	4ba5      	ldr	r3, [pc, #660]	; (801052c <pbuf_alloc+0x2e8>)
 8010298:	f44f 728b 	mov.w	r2, #278	; 0x116
 801029c:	49a4      	ldr	r1, [pc, #656]	; (8010530 <pbuf_alloc+0x2ec>)
 801029e:	48a5      	ldr	r0, [pc, #660]	; (8010534 <pbuf_alloc+0x2f0>)
 80102a0:	f009 f81e 	bl	80192e0 <iprintf>
    return NULL;
 80102a4:	2300      	movs	r3, #0
 80102a6:	e15d      	b.n	8010564 <pbuf_alloc+0x320>
  }

  switch (type) {
 80102a8:	79bb      	ldrb	r3, [r7, #6]
 80102aa:	2b03      	cmp	r3, #3
 80102ac:	f200 8134 	bhi.w	8010518 <pbuf_alloc+0x2d4>
 80102b0:	a201      	add	r2, pc, #4	; (adr r2, 80102b8 <pbuf_alloc+0x74>)
 80102b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102b6:	bf00      	nop
 80102b8:	08010459 	.word	0x08010459
 80102bc:	080104e5 	.word	0x080104e5
 80102c0:	080104e5 	.word	0x080104e5
 80102c4:	080102c9 	.word	0x080102c9
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80102c8:	200c      	movs	r0, #12
 80102ca:	f7ff fd1f 	bl	800fd0c <memp_malloc>
 80102ce:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 80102d0:	69fb      	ldr	r3, [r7, #28]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d103      	bne.n	80102de <pbuf_alloc+0x9a>
      PBUF_POOL_IS_EMPTY();
 80102d6:	f7ff ff89 	bl	80101ec <pbuf_pool_is_empty>
      return NULL;
 80102da:	2300      	movs	r3, #0
 80102dc:	e142      	b.n	8010564 <pbuf_alloc+0x320>
    }
    p->type = type;
 80102de:	69fb      	ldr	r3, [r7, #28]
 80102e0:	79ba      	ldrb	r2, [r7, #6]
 80102e2:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 80102e4:	69fb      	ldr	r3, [r7, #28]
 80102e6:	2200      	movs	r2, #0
 80102e8:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 80102ea:	8afb      	ldrh	r3, [r7, #22]
 80102ec:	3310      	adds	r3, #16
 80102ee:	69fa      	ldr	r2, [r7, #28]
 80102f0:	4413      	add	r3, r2
 80102f2:	3303      	adds	r3, #3
 80102f4:	f023 0303 	bic.w	r3, r3, #3
 80102f8:	461a      	mov	r2, r3
 80102fa:	69fb      	ldr	r3, [r7, #28]
 80102fc:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 80102fe:	69fb      	ldr	r3, [r7, #28]
 8010300:	685b      	ldr	r3, [r3, #4]
 8010302:	f003 0303 	and.w	r3, r3, #3
 8010306:	2b00      	cmp	r3, #0
 8010308:	d006      	beq.n	8010318 <pbuf_alloc+0xd4>
 801030a:	4b88      	ldr	r3, [pc, #544]	; (801052c <pbuf_alloc+0x2e8>)
 801030c:	f240 1229 	movw	r2, #297	; 0x129
 8010310:	4989      	ldr	r1, [pc, #548]	; (8010538 <pbuf_alloc+0x2f4>)
 8010312:	4888      	ldr	r0, [pc, #544]	; (8010534 <pbuf_alloc+0x2f0>)
 8010314:	f008 ffe4 	bl	80192e0 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 8010318:	69fb      	ldr	r3, [r7, #28]
 801031a:	88ba      	ldrh	r2, [r7, #4]
 801031c:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 801031e:	8afb      	ldrh	r3, [r7, #22]
 8010320:	3303      	adds	r3, #3
 8010322:	f023 0303 	bic.w	r3, r3, #3
 8010326:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 801032a:	88bb      	ldrh	r3, [r7, #4]
 801032c:	4293      	cmp	r3, r2
 801032e:	bf28      	it	cs
 8010330:	4613      	movcs	r3, r2
 8010332:	b29a      	uxth	r2, r3
 8010334:	69fb      	ldr	r3, [r7, #28]
 8010336:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8010338:	69fb      	ldr	r3, [r7, #28]
 801033a:	685b      	ldr	r3, [r3, #4]
 801033c:	69fa      	ldr	r2, [r7, #28]
 801033e:	8952      	ldrh	r2, [r2, #10]
 8010340:	441a      	add	r2, r3
 8010342:	69fb      	ldr	r3, [r7, #28]
 8010344:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010348:	429a      	cmp	r2, r3
 801034a:	d906      	bls.n	801035a <pbuf_alloc+0x116>
 801034c:	4b77      	ldr	r3, [pc, #476]	; (801052c <pbuf_alloc+0x2e8>)
 801034e:	f44f 7298 	mov.w	r2, #304	; 0x130
 8010352:	497a      	ldr	r1, [pc, #488]	; (801053c <pbuf_alloc+0x2f8>)
 8010354:	4877      	ldr	r0, [pc, #476]	; (8010534 <pbuf_alloc+0x2f0>)
 8010356:	f008 ffc3 	bl	80192e0 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801035a:	8afb      	ldrh	r3, [r7, #22]
 801035c:	3303      	adds	r3, #3
 801035e:	f023 0303 	bic.w	r3, r3, #3
 8010362:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010366:	d106      	bne.n	8010376 <pbuf_alloc+0x132>
 8010368:	4b70      	ldr	r3, [pc, #448]	; (801052c <pbuf_alloc+0x2e8>)
 801036a:	f44f 7299 	mov.w	r2, #306	; 0x132
 801036e:	4974      	ldr	r1, [pc, #464]	; (8010540 <pbuf_alloc+0x2fc>)
 8010370:	4870      	ldr	r0, [pc, #448]	; (8010534 <pbuf_alloc+0x2f0>)
 8010372:	f008 ffb5 	bl	80192e0 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 8010376:	69fb      	ldr	r3, [r7, #28]
 8010378:	2201      	movs	r2, #1
 801037a:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 801037c:	69fb      	ldr	r3, [r7, #28]
 801037e:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 8010380:	88bb      	ldrh	r3, [r7, #4]
 8010382:	69fa      	ldr	r2, [r7, #28]
 8010384:	8952      	ldrh	r2, [r2, #10]
 8010386:	1a9b      	subs	r3, r3, r2
 8010388:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 801038a:	e061      	b.n	8010450 <pbuf_alloc+0x20c>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801038c:	200c      	movs	r0, #12
 801038e:	f7ff fcbd 	bl	800fd0c <memp_malloc>
 8010392:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d106      	bne.n	80103a8 <pbuf_alloc+0x164>
        PBUF_POOL_IS_EMPTY();
 801039a:	f7ff ff27 	bl	80101ec <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 801039e:	69f8      	ldr	r0, [r7, #28]
 80103a0:	f000 fac2 	bl	8010928 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 80103a4:	2300      	movs	r3, #0
 80103a6:	e0dd      	b.n	8010564 <pbuf_alloc+0x320>
      }
      q->type = type;
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	79ba      	ldrb	r2, [r7, #6]
 80103ac:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	2200      	movs	r2, #0
 80103b2:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	2200      	movs	r2, #0
 80103b8:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 80103ba:	69bb      	ldr	r3, [r7, #24]
 80103bc:	68fa      	ldr	r2, [r7, #12]
 80103be:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 80103c0:	693b      	ldr	r3, [r7, #16]
 80103c2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80103c6:	4293      	cmp	r3, r2
 80103c8:	dd06      	ble.n	80103d8 <pbuf_alloc+0x194>
 80103ca:	4b58      	ldr	r3, [pc, #352]	; (801052c <pbuf_alloc+0x2e8>)
 80103cc:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 80103d0:	495c      	ldr	r1, [pc, #368]	; (8010544 <pbuf_alloc+0x300>)
 80103d2:	4858      	ldr	r0, [pc, #352]	; (8010534 <pbuf_alloc+0x2f0>)
 80103d4:	f008 ff84 	bl	80192e0 <iprintf>
      q->tot_len = (u16_t)rem_len;
 80103d8:	693b      	ldr	r3, [r7, #16]
 80103da:	b29a      	uxth	r2, r3
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 80103e0:	693b      	ldr	r3, [r7, #16]
 80103e2:	b29b      	uxth	r3, r3
 80103e4:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80103e8:	bf28      	it	cs
 80103ea:	f44f 7314 	movcs.w	r3, #592	; 0x250
 80103ee:	b29a      	uxth	r2, r3
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	f103 0210 	add.w	r2, r3, #16
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	685b      	ldr	r3, [r3, #4]
 8010402:	f003 0303 	and.w	r3, r3, #3
 8010406:	2b00      	cmp	r3, #0
 8010408:	d006      	beq.n	8010418 <pbuf_alloc+0x1d4>
 801040a:	4b48      	ldr	r3, [pc, #288]	; (801052c <pbuf_alloc+0x2e8>)
 801040c:	f44f 72a9 	mov.w	r2, #338	; 0x152
 8010410:	494d      	ldr	r1, [pc, #308]	; (8010548 <pbuf_alloc+0x304>)
 8010412:	4848      	ldr	r0, [pc, #288]	; (8010534 <pbuf_alloc+0x2f0>)
 8010414:	f008 ff64 	bl	80192e0 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8010418:	69fb      	ldr	r3, [r7, #28]
 801041a:	685b      	ldr	r3, [r3, #4]
 801041c:	69fa      	ldr	r2, [r7, #28]
 801041e:	8952      	ldrh	r2, [r2, #10]
 8010420:	441a      	add	r2, r3
 8010422:	69fb      	ldr	r3, [r7, #28]
 8010424:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010428:	429a      	cmp	r2, r3
 801042a:	d906      	bls.n	801043a <pbuf_alloc+0x1f6>
 801042c:	4b3f      	ldr	r3, [pc, #252]	; (801052c <pbuf_alloc+0x2e8>)
 801042e:	f240 1255 	movw	r2, #341	; 0x155
 8010432:	4942      	ldr	r1, [pc, #264]	; (801053c <pbuf_alloc+0x2f8>)
 8010434:	483f      	ldr	r0, [pc, #252]	; (8010534 <pbuf_alloc+0x2f0>)
 8010436:	f008 ff53 	bl	80192e0 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	2201      	movs	r2, #1
 801043e:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	895b      	ldrh	r3, [r3, #10]
 8010444:	461a      	mov	r2, r3
 8010446:	693b      	ldr	r3, [r7, #16]
 8010448:	1a9b      	subs	r3, r3, r2
 801044a:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 8010450:	693b      	ldr	r3, [r7, #16]
 8010452:	2b00      	cmp	r3, #0
 8010454:	dc9a      	bgt.n	801038c <pbuf_alloc+0x148>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 8010456:	e07e      	b.n	8010556 <pbuf_alloc+0x312>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 8010458:	8afb      	ldrh	r3, [r7, #22]
 801045a:	3313      	adds	r3, #19
 801045c:	b29b      	uxth	r3, r3
 801045e:	f023 0303 	bic.w	r3, r3, #3
 8010462:	b29a      	uxth	r2, r3
 8010464:	88bb      	ldrh	r3, [r7, #4]
 8010466:	3303      	adds	r3, #3
 8010468:	b29b      	uxth	r3, r3
 801046a:	f023 0303 	bic.w	r3, r3, #3
 801046e:	b29b      	uxth	r3, r3
 8010470:	4413      	add	r3, r2
 8010472:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 8010474:	897a      	ldrh	r2, [r7, #10]
 8010476:	88bb      	ldrh	r3, [r7, #4]
 8010478:	3303      	adds	r3, #3
 801047a:	f023 0303 	bic.w	r3, r3, #3
 801047e:	429a      	cmp	r2, r3
 8010480:	d201      	bcs.n	8010486 <pbuf_alloc+0x242>
        return NULL;
 8010482:	2300      	movs	r3, #0
 8010484:	e06e      	b.n	8010564 <pbuf_alloc+0x320>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 8010486:	897b      	ldrh	r3, [r7, #10]
 8010488:	4618      	mov	r0, r3
 801048a:	f7ff faad 	bl	800f9e8 <mem_malloc>
 801048e:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 8010490:	69fb      	ldr	r3, [r7, #28]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d101      	bne.n	801049a <pbuf_alloc+0x256>
      return NULL;
 8010496:	2300      	movs	r3, #0
 8010498:	e064      	b.n	8010564 <pbuf_alloc+0x320>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 801049a:	8afb      	ldrh	r3, [r7, #22]
 801049c:	3310      	adds	r3, #16
 801049e:	69fa      	ldr	r2, [r7, #28]
 80104a0:	4413      	add	r3, r2
 80104a2:	3303      	adds	r3, #3
 80104a4:	f023 0303 	bic.w	r3, r3, #3
 80104a8:	461a      	mov	r2, r3
 80104aa:	69fb      	ldr	r3, [r7, #28]
 80104ac:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 80104ae:	69fb      	ldr	r3, [r7, #28]
 80104b0:	88ba      	ldrh	r2, [r7, #4]
 80104b2:	811a      	strh	r2, [r3, #8]
 80104b4:	69fb      	ldr	r3, [r7, #28]
 80104b6:	891a      	ldrh	r2, [r3, #8]
 80104b8:	69fb      	ldr	r3, [r7, #28]
 80104ba:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 80104bc:	69fb      	ldr	r3, [r7, #28]
 80104be:	2200      	movs	r2, #0
 80104c0:	601a      	str	r2, [r3, #0]
    p->type = type;
 80104c2:	69fb      	ldr	r3, [r7, #28]
 80104c4:	79ba      	ldrb	r2, [r7, #6]
 80104c6:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80104c8:	69fb      	ldr	r3, [r7, #28]
 80104ca:	685b      	ldr	r3, [r3, #4]
 80104cc:	f003 0303 	and.w	r3, r3, #3
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d03f      	beq.n	8010554 <pbuf_alloc+0x310>
 80104d4:	4b15      	ldr	r3, [pc, #84]	; (801052c <pbuf_alloc+0x2e8>)
 80104d6:	f240 1277 	movw	r2, #375	; 0x177
 80104da:	491c      	ldr	r1, [pc, #112]	; (801054c <pbuf_alloc+0x308>)
 80104dc:	4815      	ldr	r0, [pc, #84]	; (8010534 <pbuf_alloc+0x2f0>)
 80104de:	f008 feff 	bl	80192e0 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 80104e2:	e037      	b.n	8010554 <pbuf_alloc+0x310>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80104e4:	200b      	movs	r0, #11
 80104e6:	f7ff fc11 	bl	800fd0c <memp_malloc>
 80104ea:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 80104ec:	69fb      	ldr	r3, [r7, #28]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d101      	bne.n	80104f6 <pbuf_alloc+0x2b2>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 80104f2:	2300      	movs	r3, #0
 80104f4:	e036      	b.n	8010564 <pbuf_alloc+0x320>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 80104f6:	69fb      	ldr	r3, [r7, #28]
 80104f8:	2200      	movs	r2, #0
 80104fa:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 80104fc:	69fb      	ldr	r3, [r7, #28]
 80104fe:	88ba      	ldrh	r2, [r7, #4]
 8010500:	811a      	strh	r2, [r3, #8]
 8010502:	69fb      	ldr	r3, [r7, #28]
 8010504:	891a      	ldrh	r2, [r3, #8]
 8010506:	69fb      	ldr	r3, [r7, #28]
 8010508:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 801050a:	69fb      	ldr	r3, [r7, #28]
 801050c:	2200      	movs	r2, #0
 801050e:	601a      	str	r2, [r3, #0]
    p->type = type;
 8010510:	69fb      	ldr	r3, [r7, #28]
 8010512:	79ba      	ldrb	r2, [r7, #6]
 8010514:	731a      	strb	r2, [r3, #12]
    break;
 8010516:	e01e      	b.n	8010556 <pbuf_alloc+0x312>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010518:	4b04      	ldr	r3, [pc, #16]	; (801052c <pbuf_alloc+0x2e8>)
 801051a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 801051e:	490c      	ldr	r1, [pc, #48]	; (8010550 <pbuf_alloc+0x30c>)
 8010520:	4804      	ldr	r0, [pc, #16]	; (8010534 <pbuf_alloc+0x2f0>)
 8010522:	f008 fedd 	bl	80192e0 <iprintf>
    return NULL;
 8010526:	2300      	movs	r3, #0
 8010528:	e01c      	b.n	8010564 <pbuf_alloc+0x320>
 801052a:	bf00      	nop
 801052c:	0801b3ec 	.word	0x0801b3ec
 8010530:	0801b440 	.word	0x0801b440
 8010534:	0801b45c 	.word	0x0801b45c
 8010538:	0801b484 	.word	0x0801b484
 801053c:	0801b4b4 	.word	0x0801b4b4
 8010540:	0801b4e8 	.word	0x0801b4e8
 8010544:	0801b51c 	.word	0x0801b51c
 8010548:	0801b530 	.word	0x0801b530
 801054c:	0801b560 	.word	0x0801b560
 8010550:	0801b58c 	.word	0x0801b58c
    break;
 8010554:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 8010556:	69fb      	ldr	r3, [r7, #28]
 8010558:	2201      	movs	r2, #1
 801055a:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 801055c:	69fb      	ldr	r3, [r7, #28]
 801055e:	2200      	movs	r2, #0
 8010560:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010562:	69fb      	ldr	r3, [r7, #28]
}
 8010564:	4618      	mov	r0, r3
 8010566:	3720      	adds	r7, #32
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}

0801056c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b084      	sub	sp, #16
 8010570:	af00      	add	r7, sp, #0
 8010572:	603b      	str	r3, [r7, #0]
 8010574:	4603      	mov	r3, r0
 8010576:	71fb      	strb	r3, [r7, #7]
 8010578:	460b      	mov	r3, r1
 801057a:	80bb      	strh	r3, [r7, #4]
 801057c:	4613      	mov	r3, r2
 801057e:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 8010580:	79fb      	ldrb	r3, [r7, #7]
 8010582:	2b04      	cmp	r3, #4
 8010584:	d81b      	bhi.n	80105be <pbuf_alloced_custom+0x52>
 8010586:	a201      	add	r2, pc, #4	; (adr r2, 801058c <pbuf_alloced_custom+0x20>)
 8010588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801058c:	080105a1 	.word	0x080105a1
 8010590:	080105a7 	.word	0x080105a7
 8010594:	080105ad 	.word	0x080105ad
 8010598:	080105b3 	.word	0x080105b3
 801059c:	080105b9 	.word	0x080105b9
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 80105a0:	2336      	movs	r3, #54	; 0x36
 80105a2:	81fb      	strh	r3, [r7, #14]
    break;
 80105a4:	e014      	b.n	80105d0 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 80105a6:	2322      	movs	r3, #34	; 0x22
 80105a8:	81fb      	strh	r3, [r7, #14]
    break;
 80105aa:	e011      	b.n	80105d0 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 80105ac:	230e      	movs	r3, #14
 80105ae:	81fb      	strh	r3, [r7, #14]
    break;
 80105b0:	e00e      	b.n	80105d0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 80105b2:	2300      	movs	r3, #0
 80105b4:	81fb      	strh	r3, [r7, #14]
    break;
 80105b6:	e00b      	b.n	80105d0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 80105b8:	2300      	movs	r3, #0
 80105ba:	81fb      	strh	r3, [r7, #14]
    break;
 80105bc:	e008      	b.n	80105d0 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 80105be:	4b1d      	ldr	r3, [pc, #116]	; (8010634 <pbuf_alloced_custom+0xc8>)
 80105c0:	f240 12c5 	movw	r2, #453	; 0x1c5
 80105c4:	491c      	ldr	r1, [pc, #112]	; (8010638 <pbuf_alloced_custom+0xcc>)
 80105c6:	481d      	ldr	r0, [pc, #116]	; (801063c <pbuf_alloced_custom+0xd0>)
 80105c8:	f008 fe8a 	bl	80192e0 <iprintf>
    return NULL;
 80105cc:	2300      	movs	r3, #0
 80105ce:	e02d      	b.n	801062c <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80105d0:	89fb      	ldrh	r3, [r7, #14]
 80105d2:	3303      	adds	r3, #3
 80105d4:	f023 0203 	bic.w	r2, r3, #3
 80105d8:	88bb      	ldrh	r3, [r7, #4]
 80105da:	441a      	add	r2, r3
 80105dc:	8bbb      	ldrh	r3, [r7, #28]
 80105de:	429a      	cmp	r2, r3
 80105e0:	d901      	bls.n	80105e6 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80105e2:	2300      	movs	r3, #0
 80105e4:	e022      	b.n	801062c <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 80105e6:	683b      	ldr	r3, [r7, #0]
 80105e8:	2200      	movs	r2, #0
 80105ea:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 80105ec:	69bb      	ldr	r3, [r7, #24]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d008      	beq.n	8010604 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80105f2:	89fb      	ldrh	r3, [r7, #14]
 80105f4:	3303      	adds	r3, #3
 80105f6:	f023 0303 	bic.w	r3, r3, #3
 80105fa:	69ba      	ldr	r2, [r7, #24]
 80105fc:	441a      	add	r2, r3
 80105fe:	683b      	ldr	r3, [r7, #0]
 8010600:	605a      	str	r2, [r3, #4]
 8010602:	e002      	b.n	801060a <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 8010604:	683b      	ldr	r3, [r7, #0]
 8010606:	2200      	movs	r2, #0
 8010608:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 801060a:	683b      	ldr	r3, [r7, #0]
 801060c:	2202      	movs	r2, #2
 801060e:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 8010610:	683b      	ldr	r3, [r7, #0]
 8010612:	88ba      	ldrh	r2, [r7, #4]
 8010614:	811a      	strh	r2, [r3, #8]
 8010616:	683b      	ldr	r3, [r7, #0]
 8010618:	891a      	ldrh	r2, [r3, #8]
 801061a:	683b      	ldr	r3, [r7, #0]
 801061c:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 801061e:	683b      	ldr	r3, [r7, #0]
 8010620:	79ba      	ldrb	r2, [r7, #6]
 8010622:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 8010624:	683b      	ldr	r3, [r7, #0]
 8010626:	2201      	movs	r2, #1
 8010628:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 801062a:	683b      	ldr	r3, [r7, #0]
}
 801062c:	4618      	mov	r0, r3
 801062e:	3710      	adds	r7, #16
 8010630:	46bd      	mov	sp, r7
 8010632:	bd80      	pop	{r7, pc}
 8010634:	0801b3ec 	.word	0x0801b3ec
 8010638:	0801b5a8 	.word	0x0801b5a8
 801063c:	0801b45c 	.word	0x0801b45c

08010640 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010640:	b580      	push	{r7, lr}
 8010642:	b086      	sub	sp, #24
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
 8010648:	460b      	mov	r3, r1
 801064a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	2b00      	cmp	r3, #0
 8010650:	d106      	bne.n	8010660 <pbuf_realloc+0x20>
 8010652:	4b4b      	ldr	r3, [pc, #300]	; (8010780 <pbuf_realloc+0x140>)
 8010654:	f240 12f3 	movw	r2, #499	; 0x1f3
 8010658:	494a      	ldr	r1, [pc, #296]	; (8010784 <pbuf_realloc+0x144>)
 801065a:	484b      	ldr	r0, [pc, #300]	; (8010788 <pbuf_realloc+0x148>)
 801065c:	f008 fe40 	bl	80192e0 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	7b1b      	ldrb	r3, [r3, #12]
 8010664:	2b03      	cmp	r3, #3
 8010666:	d012      	beq.n	801068e <pbuf_realloc+0x4e>
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	7b1b      	ldrb	r3, [r3, #12]
 801066c:	2b01      	cmp	r3, #1
 801066e:	d00e      	beq.n	801068e <pbuf_realloc+0x4e>
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	7b1b      	ldrb	r3, [r3, #12]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d00a      	beq.n	801068e <pbuf_realloc+0x4e>
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	7b1b      	ldrb	r3, [r3, #12]
 801067c:	2b02      	cmp	r3, #2
 801067e:	d006      	beq.n	801068e <pbuf_realloc+0x4e>
 8010680:	4b3f      	ldr	r3, [pc, #252]	; (8010780 <pbuf_realloc+0x140>)
 8010682:	f240 12f7 	movw	r2, #503	; 0x1f7
 8010686:	4941      	ldr	r1, [pc, #260]	; (801078c <pbuf_realloc+0x14c>)
 8010688:	483f      	ldr	r0, [pc, #252]	; (8010788 <pbuf_realloc+0x148>)
 801068a:	f008 fe29 	bl	80192e0 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	891b      	ldrh	r3, [r3, #8]
 8010692:	887a      	ldrh	r2, [r7, #2]
 8010694:	429a      	cmp	r2, r3
 8010696:	d26f      	bcs.n	8010778 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 8010698:	887b      	ldrh	r3, [r7, #2]
 801069a:	687a      	ldr	r2, [r7, #4]
 801069c:	8912      	ldrh	r2, [r2, #8]
 801069e:	1a9b      	subs	r3, r3, r2
 80106a0:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80106a2:	887b      	ldrh	r3, [r7, #2]
 80106a4:	827b      	strh	r3, [r7, #18]
  q = p;
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80106aa:	e025      	b.n	80106f8 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 80106ac:	697b      	ldr	r3, [r7, #20]
 80106ae:	895b      	ldrh	r3, [r3, #10]
 80106b0:	8a7a      	ldrh	r2, [r7, #18]
 80106b2:	1ad3      	subs	r3, r2, r3
 80106b4:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80106bc:	4293      	cmp	r3, r2
 80106be:	dd06      	ble.n	80106ce <pbuf_realloc+0x8e>
 80106c0:	4b2f      	ldr	r3, [pc, #188]	; (8010780 <pbuf_realloc+0x140>)
 80106c2:	f240 220b 	movw	r2, #523	; 0x20b
 80106c6:	4932      	ldr	r1, [pc, #200]	; (8010790 <pbuf_realloc+0x150>)
 80106c8:	482f      	ldr	r0, [pc, #188]	; (8010788 <pbuf_realloc+0x148>)
 80106ca:	f008 fe09 	bl	80192e0 <iprintf>
    q->tot_len += (u16_t)grow;
 80106ce:	697b      	ldr	r3, [r7, #20]
 80106d0:	891a      	ldrh	r2, [r3, #8]
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	b29b      	uxth	r3, r3
 80106d6:	4413      	add	r3, r2
 80106d8:	b29a      	uxth	r2, r3
 80106da:	697b      	ldr	r3, [r7, #20]
 80106dc:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80106de:	697b      	ldr	r3, [r7, #20]
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d106      	bne.n	80106f8 <pbuf_realloc+0xb8>
 80106ea:	4b25      	ldr	r3, [pc, #148]	; (8010780 <pbuf_realloc+0x140>)
 80106ec:	f240 220f 	movw	r2, #527	; 0x20f
 80106f0:	4928      	ldr	r1, [pc, #160]	; (8010794 <pbuf_realloc+0x154>)
 80106f2:	4825      	ldr	r0, [pc, #148]	; (8010788 <pbuf_realloc+0x148>)
 80106f4:	f008 fdf4 	bl	80192e0 <iprintf>
  while (rem_len > q->len) {
 80106f8:	697b      	ldr	r3, [r7, #20]
 80106fa:	895b      	ldrh	r3, [r3, #10]
 80106fc:	8a7a      	ldrh	r2, [r7, #18]
 80106fe:	429a      	cmp	r2, r3
 8010700:	d8d4      	bhi.n	80106ac <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 8010702:	697b      	ldr	r3, [r7, #20]
 8010704:	7b1b      	ldrb	r3, [r3, #12]
 8010706:	2b00      	cmp	r3, #0
 8010708:	d122      	bne.n	8010750 <pbuf_realloc+0x110>
 801070a:	697b      	ldr	r3, [r7, #20]
 801070c:	895b      	ldrh	r3, [r3, #10]
 801070e:	8a7a      	ldrh	r2, [r7, #18]
 8010710:	429a      	cmp	r2, r3
 8010712:	d01d      	beq.n	8010750 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010714:	697b      	ldr	r3, [r7, #20]
 8010716:	7b5b      	ldrb	r3, [r3, #13]
 8010718:	f003 0302 	and.w	r3, r3, #2
 801071c:	2b00      	cmp	r3, #0
 801071e:	d117      	bne.n	8010750 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 8010720:	697b      	ldr	r3, [r7, #20]
 8010722:	685b      	ldr	r3, [r3, #4]
 8010724:	461a      	mov	r2, r3
 8010726:	697b      	ldr	r3, [r7, #20]
 8010728:	1ad3      	subs	r3, r2, r3
 801072a:	b29a      	uxth	r2, r3
 801072c:	8a7b      	ldrh	r3, [r7, #18]
 801072e:	4413      	add	r3, r2
 8010730:	b29b      	uxth	r3, r3
 8010732:	4619      	mov	r1, r3
 8010734:	6978      	ldr	r0, [r7, #20]
 8010736:	f7ff f86d 	bl	800f814 <mem_trim>
 801073a:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801073c:	697b      	ldr	r3, [r7, #20]
 801073e:	2b00      	cmp	r3, #0
 8010740:	d106      	bne.n	8010750 <pbuf_realloc+0x110>
 8010742:	4b0f      	ldr	r3, [pc, #60]	; (8010780 <pbuf_realloc+0x140>)
 8010744:	f240 221d 	movw	r2, #541	; 0x21d
 8010748:	4913      	ldr	r1, [pc, #76]	; (8010798 <pbuf_realloc+0x158>)
 801074a:	480f      	ldr	r0, [pc, #60]	; (8010788 <pbuf_realloc+0x148>)
 801074c:	f008 fdc8 	bl	80192e0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8010750:	697b      	ldr	r3, [r7, #20]
 8010752:	8a7a      	ldrh	r2, [r7, #18]
 8010754:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010756:	697b      	ldr	r3, [r7, #20]
 8010758:	895a      	ldrh	r2, [r3, #10]
 801075a:	697b      	ldr	r3, [r7, #20]
 801075c:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801075e:	697b      	ldr	r3, [r7, #20]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	2b00      	cmp	r3, #0
 8010764:	d004      	beq.n	8010770 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010766:	697b      	ldr	r3, [r7, #20]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	4618      	mov	r0, r3
 801076c:	f000 f8dc 	bl	8010928 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8010770:	697b      	ldr	r3, [r7, #20]
 8010772:	2200      	movs	r2, #0
 8010774:	601a      	str	r2, [r3, #0]
 8010776:	e000      	b.n	801077a <pbuf_realloc+0x13a>
    return;
 8010778:	bf00      	nop

}
 801077a:	3718      	adds	r7, #24
 801077c:	46bd      	mov	sp, r7
 801077e:	bd80      	pop	{r7, pc}
 8010780:	0801b3ec 	.word	0x0801b3ec
 8010784:	0801b5cc 	.word	0x0801b5cc
 8010788:	0801b45c 	.word	0x0801b45c
 801078c:	0801b5e4 	.word	0x0801b5e4
 8010790:	0801b600 	.word	0x0801b600
 8010794:	0801b614 	.word	0x0801b614
 8010798:	0801b62c 	.word	0x0801b62c

0801079c <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b084      	sub	sp, #16
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
 80107a4:	460b      	mov	r3, r1
 80107a6:	807b      	strh	r3, [r7, #2]
 80107a8:	4613      	mov	r3, r2
 80107aa:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d106      	bne.n	80107c0 <pbuf_header_impl+0x24>
 80107b2:	4b46      	ldr	r3, [pc, #280]	; (80108cc <pbuf_header_impl+0x130>)
 80107b4:	f240 223f 	movw	r2, #575	; 0x23f
 80107b8:	4945      	ldr	r1, [pc, #276]	; (80108d0 <pbuf_header_impl+0x134>)
 80107ba:	4846      	ldr	r0, [pc, #280]	; (80108d4 <pbuf_header_impl+0x138>)
 80107bc:	f008 fd90 	bl	80192e0 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 80107c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d002      	beq.n	80107ce <pbuf_header_impl+0x32>
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d101      	bne.n	80107d2 <pbuf_header_impl+0x36>
    return 0;
 80107ce:	2300      	movs	r3, #0
 80107d0:	e078      	b.n	80108c4 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 80107d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	da10      	bge.n	80107fc <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 80107da:	887b      	ldrh	r3, [r7, #2]
 80107dc:	425b      	negs	r3, r3
 80107de:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	895b      	ldrh	r3, [r3, #10]
 80107e4:	89fa      	ldrh	r2, [r7, #14]
 80107e6:	429a      	cmp	r2, r3
 80107e8:	d90a      	bls.n	8010800 <pbuf_header_impl+0x64>
 80107ea:	4b38      	ldr	r3, [pc, #224]	; (80108cc <pbuf_header_impl+0x130>)
 80107ec:	f240 2247 	movw	r2, #583	; 0x247
 80107f0:	4939      	ldr	r1, [pc, #228]	; (80108d8 <pbuf_header_impl+0x13c>)
 80107f2:	4838      	ldr	r0, [pc, #224]	; (80108d4 <pbuf_header_impl+0x138>)
 80107f4:	f008 fd74 	bl	80192e0 <iprintf>
 80107f8:	2301      	movs	r3, #1
 80107fa:	e063      	b.n	80108c4 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 80107fc:	887b      	ldrh	r3, [r7, #2]
 80107fe:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	7b1b      	ldrb	r3, [r3, #12]
 8010804:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	685b      	ldr	r3, [r3, #4]
 801080a:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 801080c:	89bb      	ldrh	r3, [r7, #12]
 801080e:	2b00      	cmp	r3, #0
 8010810:	d002      	beq.n	8010818 <pbuf_header_impl+0x7c>
 8010812:	89bb      	ldrh	r3, [r7, #12]
 8010814:	2b03      	cmp	r3, #3
 8010816:	d112      	bne.n	801083e <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	685a      	ldr	r2, [r3, #4]
 801081c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010820:	425b      	negs	r3, r3
 8010822:	441a      	add	r2, r3
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	685a      	ldr	r2, [r3, #4]
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	3310      	adds	r3, #16
 8010830:	429a      	cmp	r2, r3
 8010832:	d238      	bcs.n	80108a6 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	68ba      	ldr	r2, [r7, #8]
 8010838:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 801083a:	2301      	movs	r3, #1
 801083c:	e042      	b.n	80108c4 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 801083e:	89bb      	ldrh	r3, [r7, #12]
 8010840:	2b02      	cmp	r3, #2
 8010842:	d002      	beq.n	801084a <pbuf_header_impl+0xae>
 8010844:	89bb      	ldrh	r3, [r7, #12]
 8010846:	2b01      	cmp	r3, #1
 8010848:	d124      	bne.n	8010894 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 801084a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801084e:	2b00      	cmp	r3, #0
 8010850:	da0d      	bge.n	801086e <pbuf_header_impl+0xd2>
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	895b      	ldrh	r3, [r3, #10]
 8010856:	89fa      	ldrh	r2, [r7, #14]
 8010858:	429a      	cmp	r2, r3
 801085a:	d808      	bhi.n	801086e <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	685a      	ldr	r2, [r3, #4]
 8010860:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010864:	425b      	negs	r3, r3
 8010866:	441a      	add	r2, r3
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	605a      	str	r2, [r3, #4]
 801086c:	e011      	b.n	8010892 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 801086e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010872:	2b00      	cmp	r3, #0
 8010874:	dd0b      	ble.n	801088e <pbuf_header_impl+0xf2>
 8010876:	787b      	ldrb	r3, [r7, #1]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d008      	beq.n	801088e <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	685a      	ldr	r2, [r3, #4]
 8010880:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010884:	425b      	negs	r3, r3
 8010886:	441a      	add	r2, r3
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	605a      	str	r2, [r3, #4]
 801088c:	e001      	b.n	8010892 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801088e:	2301      	movs	r3, #1
 8010890:	e018      	b.n	80108c4 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8010892:	e008      	b.n	80108a6 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8010894:	4b0d      	ldr	r3, [pc, #52]	; (80108cc <pbuf_header_impl+0x130>)
 8010896:	f240 2277 	movw	r2, #631	; 0x277
 801089a:	4910      	ldr	r1, [pc, #64]	; (80108dc <pbuf_header_impl+0x140>)
 801089c:	480d      	ldr	r0, [pc, #52]	; (80108d4 <pbuf_header_impl+0x138>)
 801089e:	f008 fd1f 	bl	80192e0 <iprintf>
    return 1;
 80108a2:	2301      	movs	r3, #1
 80108a4:	e00e      	b.n	80108c4 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	895a      	ldrh	r2, [r3, #10]
 80108aa:	887b      	ldrh	r3, [r7, #2]
 80108ac:	4413      	add	r3, r2
 80108ae:	b29a      	uxth	r2, r3
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	891a      	ldrh	r2, [r3, #8]
 80108b8:	887b      	ldrh	r3, [r7, #2]
 80108ba:	4413      	add	r3, r2
 80108bc:	b29a      	uxth	r2, r3
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 80108c2:	2300      	movs	r3, #0
}
 80108c4:	4618      	mov	r0, r3
 80108c6:	3710      	adds	r7, #16
 80108c8:	46bd      	mov	sp, r7
 80108ca:	bd80      	pop	{r7, pc}
 80108cc:	0801b3ec 	.word	0x0801b3ec
 80108d0:	0801b648 	.word	0x0801b648
 80108d4:	0801b45c 	.word	0x0801b45c
 80108d8:	0801b654 	.word	0x0801b654
 80108dc:	0801b674 	.word	0x0801b674

080108e0 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b082      	sub	sp, #8
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
 80108e8:	460b      	mov	r3, r1
 80108ea:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 80108ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80108f0:	2200      	movs	r2, #0
 80108f2:	4619      	mov	r1, r3
 80108f4:	6878      	ldr	r0, [r7, #4]
 80108f6:	f7ff ff51 	bl	801079c <pbuf_header_impl>
 80108fa:	4603      	mov	r3, r0
}
 80108fc:	4618      	mov	r0, r3
 80108fe:	3708      	adds	r7, #8
 8010900:	46bd      	mov	sp, r7
 8010902:	bd80      	pop	{r7, pc}

08010904 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b082      	sub	sp, #8
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
 801090c:	460b      	mov	r3, r1
 801090e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 8010910:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010914:	2201      	movs	r2, #1
 8010916:	4619      	mov	r1, r3
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f7ff ff3f 	bl	801079c <pbuf_header_impl>
 801091e:	4603      	mov	r3, r0
}
 8010920:	4618      	mov	r0, r3
 8010922:	3708      	adds	r7, #8
 8010924:	46bd      	mov	sp, r7
 8010926:	bd80      	pop	{r7, pc}

08010928 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8010928:	b580      	push	{r7, lr}
 801092a:	b088      	sub	sp, #32
 801092c:	af00      	add	r7, sp, #0
 801092e:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d10b      	bne.n	801094e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d106      	bne.n	801094a <pbuf_free+0x22>
 801093c:	4b41      	ldr	r3, [pc, #260]	; (8010a44 <pbuf_free+0x11c>)
 801093e:	f240 22d2 	movw	r2, #722	; 0x2d2
 8010942:	4941      	ldr	r1, [pc, #260]	; (8010a48 <pbuf_free+0x120>)
 8010944:	4841      	ldr	r0, [pc, #260]	; (8010a4c <pbuf_free+0x124>)
 8010946:	f008 fccb 	bl	80192e0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801094a:	2300      	movs	r3, #0
 801094c:	e076      	b.n	8010a3c <pbuf_free+0x114>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	7b1b      	ldrb	r3, [r3, #12]
 8010952:	2b00      	cmp	r3, #0
 8010954:	d012      	beq.n	801097c <pbuf_free+0x54>
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	7b1b      	ldrb	r3, [r3, #12]
 801095a:	2b01      	cmp	r3, #1
 801095c:	d00e      	beq.n	801097c <pbuf_free+0x54>
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	7b1b      	ldrb	r3, [r3, #12]
 8010962:	2b02      	cmp	r3, #2
 8010964:	d00a      	beq.n	801097c <pbuf_free+0x54>
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	7b1b      	ldrb	r3, [r3, #12]
 801096a:	2b03      	cmp	r3, #3
 801096c:	d006      	beq.n	801097c <pbuf_free+0x54>
 801096e:	4b35      	ldr	r3, [pc, #212]	; (8010a44 <pbuf_free+0x11c>)
 8010970:	f240 22de 	movw	r2, #734	; 0x2de
 8010974:	4936      	ldr	r1, [pc, #216]	; (8010a50 <pbuf_free+0x128>)
 8010976:	4835      	ldr	r0, [pc, #212]	; (8010a4c <pbuf_free+0x124>)
 8010978:	f008 fcb2 	bl	80192e0 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 801097c:	2300      	movs	r3, #0
 801097e:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010980:	e058      	b.n	8010a34 <pbuf_free+0x10c>
    u16_t ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8010982:	f008 fc49 	bl	8019218 <sys_arch_protect>
 8010986:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	89db      	ldrh	r3, [r3, #14]
 801098c:	2b00      	cmp	r3, #0
 801098e:	d106      	bne.n	801099e <pbuf_free+0x76>
 8010990:	4b2c      	ldr	r3, [pc, #176]	; (8010a44 <pbuf_free+0x11c>)
 8010992:	f240 22eb 	movw	r2, #747	; 0x2eb
 8010996:	492f      	ldr	r1, [pc, #188]	; (8010a54 <pbuf_free+0x12c>)
 8010998:	482c      	ldr	r0, [pc, #176]	; (8010a4c <pbuf_free+0x124>)
 801099a:	f008 fca1 	bl	80192e0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	89db      	ldrh	r3, [r3, #14]
 80109a2:	3b01      	subs	r3, #1
 80109a4:	b29a      	uxth	r2, r3
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	81da      	strh	r2, [r3, #14]
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	89db      	ldrh	r3, [r3, #14]
 80109ae:	82fb      	strh	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
 80109b0:	69b8      	ldr	r0, [r7, #24]
 80109b2:	f008 fc3f 	bl	8019234 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80109b6:	8afb      	ldrh	r3, [r7, #22]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d139      	bne.n	8010a30 <pbuf_free+0x108>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	7b1b      	ldrb	r3, [r3, #12]
 80109c6:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	7b5b      	ldrb	r3, [r3, #13]
 80109cc:	f003 0302 	and.w	r3, r3, #2
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d011      	beq.n	80109f8 <pbuf_free+0xd0>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80109d8:	68bb      	ldr	r3, [r7, #8]
 80109da:	691b      	ldr	r3, [r3, #16]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d106      	bne.n	80109ee <pbuf_free+0xc6>
 80109e0:	4b18      	ldr	r3, [pc, #96]	; (8010a44 <pbuf_free+0x11c>)
 80109e2:	f240 22f9 	movw	r2, #761	; 0x2f9
 80109e6:	491c      	ldr	r1, [pc, #112]	; (8010a58 <pbuf_free+0x130>)
 80109e8:	4818      	ldr	r0, [pc, #96]	; (8010a4c <pbuf_free+0x124>)
 80109ea:	f008 fc79 	bl	80192e0 <iprintf>
        pc->custom_free_function(p);
 80109ee:	68bb      	ldr	r3, [r7, #8]
 80109f0:	691b      	ldr	r3, [r3, #16]
 80109f2:	6878      	ldr	r0, [r7, #4]
 80109f4:	4798      	blx	r3
 80109f6:	e015      	b.n	8010a24 <pbuf_free+0xfc>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 80109f8:	89fb      	ldrh	r3, [r7, #14]
 80109fa:	2b03      	cmp	r3, #3
 80109fc:	d104      	bne.n	8010a08 <pbuf_free+0xe0>
          memp_free(MEMP_PBUF_POOL, p);
 80109fe:	6879      	ldr	r1, [r7, #4]
 8010a00:	200c      	movs	r0, #12
 8010a02:	f7ff f9f9 	bl	800fdf8 <memp_free>
 8010a06:	e00d      	b.n	8010a24 <pbuf_free+0xfc>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 8010a08:	89fb      	ldrh	r3, [r7, #14]
 8010a0a:	2b01      	cmp	r3, #1
 8010a0c:	d002      	beq.n	8010a14 <pbuf_free+0xec>
 8010a0e:	89fb      	ldrh	r3, [r7, #14]
 8010a10:	2b02      	cmp	r3, #2
 8010a12:	d104      	bne.n	8010a1e <pbuf_free+0xf6>
          memp_free(MEMP_PBUF, p);
 8010a14:	6879      	ldr	r1, [r7, #4]
 8010a16:	200b      	movs	r0, #11
 8010a18:	f7ff f9ee 	bl	800fdf8 <memp_free>
 8010a1c:	e002      	b.n	8010a24 <pbuf_free+0xfc>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 8010a1e:	6878      	ldr	r0, [r7, #4]
 8010a20:	f7fe fe8a 	bl	800f738 <mem_free>
        }
      }
      count++;
 8010a24:	7ffb      	ldrb	r3, [r7, #31]
 8010a26:	3301      	adds	r3, #1
 8010a28:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8010a2a:	693b      	ldr	r3, [r7, #16]
 8010a2c:	607b      	str	r3, [r7, #4]
 8010a2e:	e001      	b.n	8010a34 <pbuf_free+0x10c>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 8010a30:	2300      	movs	r3, #0
 8010a32:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d1a3      	bne.n	8010982 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010a3a:	7ffb      	ldrb	r3, [r7, #31]
}
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	3720      	adds	r7, #32
 8010a40:	46bd      	mov	sp, r7
 8010a42:	bd80      	pop	{r7, pc}
 8010a44:	0801b3ec 	.word	0x0801b3ec
 8010a48:	0801b648 	.word	0x0801b648
 8010a4c:	0801b45c 	.word	0x0801b45c
 8010a50:	0801b684 	.word	0x0801b684
 8010a54:	0801b69c 	.word	0x0801b69c
 8010a58:	0801b6b4 	.word	0x0801b6b4

08010a5c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010a5c:	b480      	push	{r7}
 8010a5e:	b085      	sub	sp, #20
 8010a60:	af00      	add	r7, sp, #0
 8010a62:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010a64:	2300      	movs	r3, #0
 8010a66:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010a68:	e005      	b.n	8010a76 <pbuf_clen+0x1a>
    ++len;
 8010a6a:	89fb      	ldrh	r3, [r7, #14]
 8010a6c:	3301      	adds	r3, #1
 8010a6e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d1f6      	bne.n	8010a6a <pbuf_clen+0xe>
  }
  return len;
 8010a7c:	89fb      	ldrh	r3, [r7, #14]
}
 8010a7e:	4618      	mov	r0, r3
 8010a80:	3714      	adds	r7, #20
 8010a82:	46bd      	mov	sp, r7
 8010a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a88:	4770      	bx	lr
	...

08010a8c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010a8c:	b580      	push	{r7, lr}
 8010a8e:	b084      	sub	sp, #16
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d016      	beq.n	8010ac8 <pbuf_ref+0x3c>
    SYS_ARCH_INC(p->ref, 1);
 8010a9a:	f008 fbbd 	bl	8019218 <sys_arch_protect>
 8010a9e:	60f8      	str	r0, [r7, #12]
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	89db      	ldrh	r3, [r3, #14]
 8010aa4:	3301      	adds	r3, #1
 8010aa6:	b29a      	uxth	r2, r3
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	81da      	strh	r2, [r3, #14]
 8010aac:	68f8      	ldr	r0, [r7, #12]
 8010aae:	f008 fbc1 	bl	8019234 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	89db      	ldrh	r3, [r3, #14]
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d106      	bne.n	8010ac8 <pbuf_ref+0x3c>
 8010aba:	4b05      	ldr	r3, [pc, #20]	; (8010ad0 <pbuf_ref+0x44>)
 8010abc:	f240 3239 	movw	r2, #825	; 0x339
 8010ac0:	4904      	ldr	r1, [pc, #16]	; (8010ad4 <pbuf_ref+0x48>)
 8010ac2:	4805      	ldr	r0, [pc, #20]	; (8010ad8 <pbuf_ref+0x4c>)
 8010ac4:	f008 fc0c 	bl	80192e0 <iprintf>
  }
}
 8010ac8:	bf00      	nop
 8010aca:	3710      	adds	r7, #16
 8010acc:	46bd      	mov	sp, r7
 8010ace:	bd80      	pop	{r7, pc}
 8010ad0:	0801b3ec 	.word	0x0801b3ec
 8010ad4:	0801b6d8 	.word	0x0801b6d8
 8010ad8:	0801b45c 	.word	0x0801b45c

08010adc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010adc:	b580      	push	{r7, lr}
 8010ade:	b084      	sub	sp, #16
 8010ae0:	af00      	add	r7, sp, #0
 8010ae2:	6078      	str	r0, [r7, #4]
 8010ae4:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d002      	beq.n	8010af2 <pbuf_cat+0x16>
 8010aec:	683b      	ldr	r3, [r7, #0]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d107      	bne.n	8010b02 <pbuf_cat+0x26>
 8010af2:	4b20      	ldr	r3, [pc, #128]	; (8010b74 <pbuf_cat+0x98>)
 8010af4:	f240 324d 	movw	r2, #845	; 0x34d
 8010af8:	491f      	ldr	r1, [pc, #124]	; (8010b78 <pbuf_cat+0x9c>)
 8010afa:	4820      	ldr	r0, [pc, #128]	; (8010b7c <pbuf_cat+0xa0>)
 8010afc:	f008 fbf0 	bl	80192e0 <iprintf>
 8010b00:	e034      	b.n	8010b6c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	60fb      	str	r3, [r7, #12]
 8010b06:	e00a      	b.n	8010b1e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	891a      	ldrh	r2, [r3, #8]
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	891b      	ldrh	r3, [r3, #8]
 8010b10:	4413      	add	r3, r2
 8010b12:	b29a      	uxth	r2, r3
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	60fb      	str	r3, [r7, #12]
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d1f0      	bne.n	8010b08 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	891a      	ldrh	r2, [r3, #8]
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	895b      	ldrh	r3, [r3, #10]
 8010b2e:	429a      	cmp	r2, r3
 8010b30:	d006      	beq.n	8010b40 <pbuf_cat+0x64>
 8010b32:	4b10      	ldr	r3, [pc, #64]	; (8010b74 <pbuf_cat+0x98>)
 8010b34:	f240 3255 	movw	r2, #853	; 0x355
 8010b38:	4911      	ldr	r1, [pc, #68]	; (8010b80 <pbuf_cat+0xa4>)
 8010b3a:	4810      	ldr	r0, [pc, #64]	; (8010b7c <pbuf_cat+0xa0>)
 8010b3c:	f008 fbd0 	bl	80192e0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d006      	beq.n	8010b56 <pbuf_cat+0x7a>
 8010b48:	4b0a      	ldr	r3, [pc, #40]	; (8010b74 <pbuf_cat+0x98>)
 8010b4a:	f240 3256 	movw	r2, #854	; 0x356
 8010b4e:	490d      	ldr	r1, [pc, #52]	; (8010b84 <pbuf_cat+0xa8>)
 8010b50:	480a      	ldr	r0, [pc, #40]	; (8010b7c <pbuf_cat+0xa0>)
 8010b52:	f008 fbc5 	bl	80192e0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	891a      	ldrh	r2, [r3, #8]
 8010b5a:	683b      	ldr	r3, [r7, #0]
 8010b5c:	891b      	ldrh	r3, [r3, #8]
 8010b5e:	4413      	add	r3, r2
 8010b60:	b29a      	uxth	r2, r3
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	683a      	ldr	r2, [r7, #0]
 8010b6a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010b6c:	3710      	adds	r7, #16
 8010b6e:	46bd      	mov	sp, r7
 8010b70:	bd80      	pop	{r7, pc}
 8010b72:	bf00      	nop
 8010b74:	0801b3ec 	.word	0x0801b3ec
 8010b78:	0801b6ec 	.word	0x0801b6ec
 8010b7c:	0801b45c 	.word	0x0801b45c
 8010b80:	0801b724 	.word	0x0801b724
 8010b84:	0801b754 	.word	0x0801b754

08010b88 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	b084      	sub	sp, #16
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
 8010b90:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8010b92:	2300      	movs	r3, #0
 8010b94:	81fb      	strh	r3, [r7, #14]
 8010b96:	2300      	movs	r3, #0
 8010b98:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d008      	beq.n	8010bb2 <pbuf_copy+0x2a>
 8010ba0:	683b      	ldr	r3, [r7, #0]
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d005      	beq.n	8010bb2 <pbuf_copy+0x2a>
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	891a      	ldrh	r2, [r3, #8]
 8010baa:	683b      	ldr	r3, [r7, #0]
 8010bac:	891b      	ldrh	r3, [r3, #8]
 8010bae:	429a      	cmp	r2, r3
 8010bb0:	d209      	bcs.n	8010bc6 <pbuf_copy+0x3e>
 8010bb2:	4b54      	ldr	r3, [pc, #336]	; (8010d04 <pbuf_copy+0x17c>)
 8010bb4:	f240 32bd 	movw	r2, #957	; 0x3bd
 8010bb8:	4953      	ldr	r1, [pc, #332]	; (8010d08 <pbuf_copy+0x180>)
 8010bba:	4854      	ldr	r0, [pc, #336]	; (8010d0c <pbuf_copy+0x184>)
 8010bbc:	f008 fb90 	bl	80192e0 <iprintf>
 8010bc0:	f06f 030f 	mvn.w	r3, #15
 8010bc4:	e099      	b.n	8010cfa <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	895b      	ldrh	r3, [r3, #10]
 8010bca:	461a      	mov	r2, r3
 8010bcc:	89fb      	ldrh	r3, [r7, #14]
 8010bce:	1ad2      	subs	r2, r2, r3
 8010bd0:	683b      	ldr	r3, [r7, #0]
 8010bd2:	895b      	ldrh	r3, [r3, #10]
 8010bd4:	4619      	mov	r1, r3
 8010bd6:	89bb      	ldrh	r3, [r7, #12]
 8010bd8:	1acb      	subs	r3, r1, r3
 8010bda:	429a      	cmp	r2, r3
 8010bdc:	db05      	blt.n	8010bea <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8010bde:	683b      	ldr	r3, [r7, #0]
 8010be0:	895a      	ldrh	r2, [r3, #10]
 8010be2:	89bb      	ldrh	r3, [r7, #12]
 8010be4:	1ad3      	subs	r3, r2, r3
 8010be6:	817b      	strh	r3, [r7, #10]
 8010be8:	e004      	b.n	8010bf4 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	895a      	ldrh	r2, [r3, #10]
 8010bee:	89fb      	ldrh	r3, [r7, #14]
 8010bf0:	1ad3      	subs	r3, r2, r3
 8010bf2:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	685a      	ldr	r2, [r3, #4]
 8010bf8:	89fb      	ldrh	r3, [r7, #14]
 8010bfa:	18d0      	adds	r0, r2, r3
 8010bfc:	683b      	ldr	r3, [r7, #0]
 8010bfe:	685a      	ldr	r2, [r3, #4]
 8010c00:	89bb      	ldrh	r3, [r7, #12]
 8010c02:	4413      	add	r3, r2
 8010c04:	897a      	ldrh	r2, [r7, #10]
 8010c06:	4619      	mov	r1, r3
 8010c08:	f008 fb57 	bl	80192ba <memcpy>
    offset_to += len;
 8010c0c:	89fa      	ldrh	r2, [r7, #14]
 8010c0e:	897b      	ldrh	r3, [r7, #10]
 8010c10:	4413      	add	r3, r2
 8010c12:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 8010c14:	89ba      	ldrh	r2, [r7, #12]
 8010c16:	897b      	ldrh	r3, [r7, #10]
 8010c18:	4413      	add	r3, r2
 8010c1a:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	895b      	ldrh	r3, [r3, #10]
 8010c20:	89fa      	ldrh	r2, [r7, #14]
 8010c22:	429a      	cmp	r2, r3
 8010c24:	d906      	bls.n	8010c34 <pbuf_copy+0xac>
 8010c26:	4b37      	ldr	r3, [pc, #220]	; (8010d04 <pbuf_copy+0x17c>)
 8010c28:	f240 32cd 	movw	r2, #973	; 0x3cd
 8010c2c:	4938      	ldr	r1, [pc, #224]	; (8010d10 <pbuf_copy+0x188>)
 8010c2e:	4837      	ldr	r0, [pc, #220]	; (8010d0c <pbuf_copy+0x184>)
 8010c30:	f008 fb56 	bl	80192e0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010c34:	683b      	ldr	r3, [r7, #0]
 8010c36:	895b      	ldrh	r3, [r3, #10]
 8010c38:	89ba      	ldrh	r2, [r7, #12]
 8010c3a:	429a      	cmp	r2, r3
 8010c3c:	d906      	bls.n	8010c4c <pbuf_copy+0xc4>
 8010c3e:	4b31      	ldr	r3, [pc, #196]	; (8010d04 <pbuf_copy+0x17c>)
 8010c40:	f240 32ce 	movw	r2, #974	; 0x3ce
 8010c44:	4933      	ldr	r1, [pc, #204]	; (8010d14 <pbuf_copy+0x18c>)
 8010c46:	4831      	ldr	r0, [pc, #196]	; (8010d0c <pbuf_copy+0x184>)
 8010c48:	f008 fb4a 	bl	80192e0 <iprintf>
    if (offset_from >= p_from->len) {
 8010c4c:	683b      	ldr	r3, [r7, #0]
 8010c4e:	895b      	ldrh	r3, [r3, #10]
 8010c50:	89ba      	ldrh	r2, [r7, #12]
 8010c52:	429a      	cmp	r2, r3
 8010c54:	d304      	bcc.n	8010c60 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010c56:	2300      	movs	r3, #0
 8010c58:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 8010c5a:	683b      	ldr	r3, [r7, #0]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	895b      	ldrh	r3, [r3, #10]
 8010c64:	89fa      	ldrh	r2, [r7, #14]
 8010c66:	429a      	cmp	r2, r3
 8010c68:	d114      	bne.n	8010c94 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010c6a:	2300      	movs	r3, #0
 8010c6c:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d10c      	bne.n	8010c94 <pbuf_copy+0x10c>
 8010c7a:	683b      	ldr	r3, [r7, #0]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d009      	beq.n	8010c94 <pbuf_copy+0x10c>
 8010c80:	4b20      	ldr	r3, [pc, #128]	; (8010d04 <pbuf_copy+0x17c>)
 8010c82:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8010c86:	4924      	ldr	r1, [pc, #144]	; (8010d18 <pbuf_copy+0x190>)
 8010c88:	4820      	ldr	r0, [pc, #128]	; (8010d0c <pbuf_copy+0x184>)
 8010c8a:	f008 fb29 	bl	80192e0 <iprintf>
 8010c8e:	f06f 030f 	mvn.w	r3, #15
 8010c92:	e032      	b.n	8010cfa <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010c94:	683b      	ldr	r3, [r7, #0]
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	d013      	beq.n	8010cc2 <pbuf_copy+0x13a>
 8010c9a:	683b      	ldr	r3, [r7, #0]
 8010c9c:	895a      	ldrh	r2, [r3, #10]
 8010c9e:	683b      	ldr	r3, [r7, #0]
 8010ca0:	891b      	ldrh	r3, [r3, #8]
 8010ca2:	429a      	cmp	r2, r3
 8010ca4:	d10d      	bne.n	8010cc2 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010ca6:	683b      	ldr	r3, [r7, #0]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d009      	beq.n	8010cc2 <pbuf_copy+0x13a>
 8010cae:	4b15      	ldr	r3, [pc, #84]	; (8010d04 <pbuf_copy+0x17c>)
 8010cb0:	f240 32de 	movw	r2, #990	; 0x3de
 8010cb4:	4919      	ldr	r1, [pc, #100]	; (8010d1c <pbuf_copy+0x194>)
 8010cb6:	4815      	ldr	r0, [pc, #84]	; (8010d0c <pbuf_copy+0x184>)
 8010cb8:	f008 fb12 	bl	80192e0 <iprintf>
 8010cbc:	f06f 0305 	mvn.w	r3, #5
 8010cc0:	e01b      	b.n	8010cfa <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d013      	beq.n	8010cf0 <pbuf_copy+0x168>
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	895a      	ldrh	r2, [r3, #10]
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	891b      	ldrh	r3, [r3, #8]
 8010cd0:	429a      	cmp	r2, r3
 8010cd2:	d10d      	bne.n	8010cf0 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d009      	beq.n	8010cf0 <pbuf_copy+0x168>
 8010cdc:	4b09      	ldr	r3, [pc, #36]	; (8010d04 <pbuf_copy+0x17c>)
 8010cde:	f240 32e3 	movw	r2, #995	; 0x3e3
 8010ce2:	490e      	ldr	r1, [pc, #56]	; (8010d1c <pbuf_copy+0x194>)
 8010ce4:	4809      	ldr	r0, [pc, #36]	; (8010d0c <pbuf_copy+0x184>)
 8010ce6:	f008 fafb 	bl	80192e0 <iprintf>
 8010cea:	f06f 0305 	mvn.w	r3, #5
 8010cee:	e004      	b.n	8010cfa <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010cf0:	683b      	ldr	r3, [r7, #0]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	f47f af67 	bne.w	8010bc6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010cf8:	2300      	movs	r3, #0
}
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	3710      	adds	r7, #16
 8010cfe:	46bd      	mov	sp, r7
 8010d00:	bd80      	pop	{r7, pc}
 8010d02:	bf00      	nop
 8010d04:	0801b3ec 	.word	0x0801b3ec
 8010d08:	0801b7a0 	.word	0x0801b7a0
 8010d0c:	0801b45c 	.word	0x0801b45c
 8010d10:	0801b7d0 	.word	0x0801b7d0
 8010d14:	0801b7e8 	.word	0x0801b7e8
 8010d18:	0801b804 	.word	0x0801b804
 8010d1c:	0801b814 	.word	0x0801b814

08010d20 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010d20:	b580      	push	{r7, lr}
 8010d22:	b088      	sub	sp, #32
 8010d24:	af00      	add	r7, sp, #0
 8010d26:	60f8      	str	r0, [r7, #12]
 8010d28:	60b9      	str	r1, [r7, #8]
 8010d2a:	4611      	mov	r1, r2
 8010d2c:	461a      	mov	r2, r3
 8010d2e:	460b      	mov	r3, r1
 8010d30:	80fb      	strh	r3, [r7, #6]
 8010d32:	4613      	mov	r3, r2
 8010d34:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010d36:	2300      	movs	r3, #0
 8010d38:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d108      	bne.n	8010d52 <pbuf_copy_partial+0x32>
 8010d40:	4b30      	ldr	r3, [pc, #192]	; (8010e04 <pbuf_copy_partial+0xe4>)
 8010d42:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8010d46:	4930      	ldr	r1, [pc, #192]	; (8010e08 <pbuf_copy_partial+0xe8>)
 8010d48:	4830      	ldr	r0, [pc, #192]	; (8010e0c <pbuf_copy_partial+0xec>)
 8010d4a:	f008 fac9 	bl	80192e0 <iprintf>
 8010d4e:	2300      	movs	r3, #0
 8010d50:	e054      	b.n	8010dfc <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010d52:	68bb      	ldr	r3, [r7, #8]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d108      	bne.n	8010d6a <pbuf_copy_partial+0x4a>
 8010d58:	4b2a      	ldr	r3, [pc, #168]	; (8010e04 <pbuf_copy_partial+0xe4>)
 8010d5a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8010d5e:	492c      	ldr	r1, [pc, #176]	; (8010e10 <pbuf_copy_partial+0xf0>)
 8010d60:	482a      	ldr	r0, [pc, #168]	; (8010e0c <pbuf_copy_partial+0xec>)
 8010d62:	f008 fabd 	bl	80192e0 <iprintf>
 8010d66:	2300      	movs	r3, #0
 8010d68:	e048      	b.n	8010dfc <pbuf_copy_partial+0xdc>

  left = 0;
 8010d6a:	2300      	movs	r3, #0
 8010d6c:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d002      	beq.n	8010d7a <pbuf_copy_partial+0x5a>
 8010d74:	68bb      	ldr	r3, [r7, #8]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d101      	bne.n	8010d7e <pbuf_copy_partial+0x5e>
    return 0;
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	e03e      	b.n	8010dfc <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	61fb      	str	r3, [r7, #28]
 8010d82:	e034      	b.n	8010dee <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 8010d84:	88bb      	ldrh	r3, [r7, #4]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d00a      	beq.n	8010da0 <pbuf_copy_partial+0x80>
 8010d8a:	69fb      	ldr	r3, [r7, #28]
 8010d8c:	895b      	ldrh	r3, [r3, #10]
 8010d8e:	88ba      	ldrh	r2, [r7, #4]
 8010d90:	429a      	cmp	r2, r3
 8010d92:	d305      	bcc.n	8010da0 <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 8010d94:	69fb      	ldr	r3, [r7, #28]
 8010d96:	895b      	ldrh	r3, [r3, #10]
 8010d98:	88ba      	ldrh	r2, [r7, #4]
 8010d9a:	1ad3      	subs	r3, r2, r3
 8010d9c:	80bb      	strh	r3, [r7, #4]
 8010d9e:	e023      	b.n	8010de8 <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 8010da0:	69fb      	ldr	r3, [r7, #28]
 8010da2:	895a      	ldrh	r2, [r3, #10]
 8010da4:	88bb      	ldrh	r3, [r7, #4]
 8010da6:	1ad3      	subs	r3, r2, r3
 8010da8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010daa:	8b3a      	ldrh	r2, [r7, #24]
 8010dac:	88fb      	ldrh	r3, [r7, #6]
 8010dae:	429a      	cmp	r2, r3
 8010db0:	d901      	bls.n	8010db6 <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 8010db2:	88fb      	ldrh	r3, [r7, #6]
 8010db4:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 8010db6:	8b7b      	ldrh	r3, [r7, #26]
 8010db8:	68ba      	ldr	r2, [r7, #8]
 8010dba:	18d0      	adds	r0, r2, r3
 8010dbc:	69fb      	ldr	r3, [r7, #28]
 8010dbe:	685a      	ldr	r2, [r3, #4]
 8010dc0:	88bb      	ldrh	r3, [r7, #4]
 8010dc2:	4413      	add	r3, r2
 8010dc4:	8b3a      	ldrh	r2, [r7, #24]
 8010dc6:	4619      	mov	r1, r3
 8010dc8:	f008 fa77 	bl	80192ba <memcpy>
      copied_total += buf_copy_len;
 8010dcc:	8afa      	ldrh	r2, [r7, #22]
 8010dce:	8b3b      	ldrh	r3, [r7, #24]
 8010dd0:	4413      	add	r3, r2
 8010dd2:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 8010dd4:	8b7a      	ldrh	r2, [r7, #26]
 8010dd6:	8b3b      	ldrh	r3, [r7, #24]
 8010dd8:	4413      	add	r3, r2
 8010dda:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 8010ddc:	88fa      	ldrh	r2, [r7, #6]
 8010dde:	8b3b      	ldrh	r3, [r7, #24]
 8010de0:	1ad3      	subs	r3, r2, r3
 8010de2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8010de4:	2300      	movs	r3, #0
 8010de6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010de8:	69fb      	ldr	r3, [r7, #28]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	61fb      	str	r3, [r7, #28]
 8010dee:	88fb      	ldrh	r3, [r7, #6]
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d002      	beq.n	8010dfa <pbuf_copy_partial+0xda>
 8010df4:	69fb      	ldr	r3, [r7, #28]
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d1c4      	bne.n	8010d84 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 8010dfa:	8afb      	ldrh	r3, [r7, #22]
}
 8010dfc:	4618      	mov	r0, r3
 8010dfe:	3720      	adds	r7, #32
 8010e00:	46bd      	mov	sp, r7
 8010e02:	bd80      	pop	{r7, pc}
 8010e04:	0801b3ec 	.word	0x0801b3ec
 8010e08:	0801b840 	.word	0x0801b840
 8010e0c:	0801b45c 	.word	0x0801b45c
 8010e10:	0801b860 	.word	0x0801b860

08010e14 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010e14:	b480      	push	{r7}
 8010e16:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8010e18:	bf00      	nop
 8010e1a:	46bd      	mov	sp, r7
 8010e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e20:	4770      	bx	lr
	...

08010e24 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010e28:	f000 ffb6 	bl	8011d98 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010e2c:	4b07      	ldr	r3, [pc, #28]	; (8010e4c <tcp_tmr+0x28>)
 8010e2e:	781b      	ldrb	r3, [r3, #0]
 8010e30:	3301      	adds	r3, #1
 8010e32:	b2da      	uxtb	r2, r3
 8010e34:	4b05      	ldr	r3, [pc, #20]	; (8010e4c <tcp_tmr+0x28>)
 8010e36:	701a      	strb	r2, [r3, #0]
 8010e38:	4b04      	ldr	r3, [pc, #16]	; (8010e4c <tcp_tmr+0x28>)
 8010e3a:	781b      	ldrb	r3, [r3, #0]
 8010e3c:	f003 0301 	and.w	r3, r3, #1
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d001      	beq.n	8010e48 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010e44:	f000 fce8 	bl	8011818 <tcp_slowtmr>
  }
}
 8010e48:	bf00      	nop
 8010e4a:	bd80      	pop	{r7, pc}
 8010e4c:	2000c801 	.word	0x2000c801

08010e50 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010e50:	b480      	push	{r7}
 8010e52:	b085      	sub	sp, #20
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
 8010e58:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	60fb      	str	r3, [r7, #12]
 8010e5e:	e00a      	b.n	8010e76 <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010e64:	683a      	ldr	r2, [r7, #0]
 8010e66:	429a      	cmp	r2, r3
 8010e68:	d102      	bne.n	8010e70 <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	2200      	movs	r2, #0
 8010e6e:	679a      	str	r2, [r3, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	68db      	ldr	r3, [r3, #12]
 8010e74:	60fb      	str	r3, [r7, #12]
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d1f1      	bne.n	8010e60 <tcp_remove_listener+0x10>
      }
   }
}
 8010e7c:	bf00      	nop
 8010e7e:	3714      	adds	r7, #20
 8010e80:	46bd      	mov	sp, r7
 8010e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e86:	4770      	bx	lr

08010e88 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b084      	sub	sp, #16
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d105      	bne.n	8010ea2 <tcp_listen_closed+0x1a>
 8010e96:	4b13      	ldr	r3, [pc, #76]	; (8010ee4 <tcp_listen_closed+0x5c>)
 8010e98:	22c0      	movs	r2, #192	; 0xc0
 8010e9a:	4913      	ldr	r1, [pc, #76]	; (8010ee8 <tcp_listen_closed+0x60>)
 8010e9c:	4813      	ldr	r0, [pc, #76]	; (8010eec <tcp_listen_closed+0x64>)
 8010e9e:	f008 fa1f 	bl	80192e0 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	7d1b      	ldrb	r3, [r3, #20]
 8010ea6:	2b01      	cmp	r3, #1
 8010ea8:	d005      	beq.n	8010eb6 <tcp_listen_closed+0x2e>
 8010eaa:	4b0e      	ldr	r3, [pc, #56]	; (8010ee4 <tcp_listen_closed+0x5c>)
 8010eac:	22c1      	movs	r2, #193	; 0xc1
 8010eae:	4910      	ldr	r1, [pc, #64]	; (8010ef0 <tcp_listen_closed+0x68>)
 8010eb0:	480e      	ldr	r0, [pc, #56]	; (8010eec <tcp_listen_closed+0x64>)
 8010eb2:	f008 fa15 	bl	80192e0 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010eb6:	2301      	movs	r3, #1
 8010eb8:	60fb      	str	r3, [r7, #12]
 8010eba:	e00b      	b.n	8010ed4 <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 8010ebc:	4a0d      	ldr	r2, [pc, #52]	; (8010ef4 <tcp_listen_closed+0x6c>)
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	6879      	ldr	r1, [r7, #4]
 8010ec8:	4618      	mov	r0, r3
 8010eca:	f7ff ffc1 	bl	8010e50 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	3301      	adds	r3, #1
 8010ed2:	60fb      	str	r3, [r7, #12]
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	2b03      	cmp	r3, #3
 8010ed8:	d9f0      	bls.n	8010ebc <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8010eda:	bf00      	nop
 8010edc:	3710      	adds	r7, #16
 8010ede:	46bd      	mov	sp, r7
 8010ee0:	bd80      	pop	{r7, pc}
 8010ee2:	bf00      	nop
 8010ee4:	0801b994 	.word	0x0801b994
 8010ee8:	0801b9e8 	.word	0x0801b9e8
 8010eec:	0801b9f4 	.word	0x0801b9f4
 8010ef0:	0801ba1c 	.word	0x0801ba1c
 8010ef4:	0801cf78 	.word	0x0801cf78

08010ef8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010ef8:	b5b0      	push	{r4, r5, r7, lr}
 8010efa:	b086      	sub	sp, #24
 8010efc:	af02      	add	r7, sp, #8
 8010efe:	6078      	str	r0, [r7, #4]
 8010f00:	460b      	mov	r3, r1
 8010f02:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010f04:	78fb      	ldrb	r3, [r7, #3]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d075      	beq.n	8010ff6 <tcp_close_shutdown+0xfe>
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	7d1b      	ldrb	r3, [r3, #20]
 8010f0e:	2b04      	cmp	r3, #4
 8010f10:	d003      	beq.n	8010f1a <tcp_close_shutdown+0x22>
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	7d1b      	ldrb	r3, [r3, #20]
 8010f16:	2b07      	cmp	r3, #7
 8010f18:	d16d      	bne.n	8010ff6 <tcp_close_shutdown+0xfe>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d104      	bne.n	8010f2c <tcp_close_shutdown+0x34>
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010f26:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8010f2a:	d064      	beq.n	8010ff6 <tcp_close_shutdown+0xfe>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	7e9b      	ldrb	r3, [r3, #26]
 8010f30:	f003 0310 	and.w	r3, r3, #16
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d106      	bne.n	8010f46 <tcp_close_shutdown+0x4e>
 8010f38:	4b59      	ldr	r3, [pc, #356]	; (80110a0 <tcp_close_shutdown+0x1a8>)
 8010f3a:	f240 120f 	movw	r2, #271	; 0x10f
 8010f3e:	4959      	ldr	r1, [pc, #356]	; (80110a4 <tcp_close_shutdown+0x1ac>)
 8010f40:	4859      	ldr	r0, [pc, #356]	; (80110a8 <tcp_close_shutdown+0x1b0>)
 8010f42:	f008 f9cd 	bl	80192e0 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8010f4e:	687c      	ldr	r4, [r7, #4]
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	1d1d      	adds	r5, r3, #4
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	8adb      	ldrh	r3, [r3, #22]
 8010f58:	687a      	ldr	r2, [r7, #4]
 8010f5a:	8b12      	ldrh	r2, [r2, #24]
 8010f5c:	9201      	str	r2, [sp, #4]
 8010f5e:	9300      	str	r3, [sp, #0]
 8010f60:	462b      	mov	r3, r5
 8010f62:	4622      	mov	r2, r4
 8010f64:	f004 ff1a 	bl	8015d9c <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010f68:	6878      	ldr	r0, [r7, #4]
 8010f6a:	f001 fa4b 	bl	8012404 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010f6e:	4b4f      	ldr	r3, [pc, #316]	; (80110ac <tcp_close_shutdown+0x1b4>)
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	687a      	ldr	r2, [r7, #4]
 8010f74:	429a      	cmp	r2, r3
 8010f76:	d105      	bne.n	8010f84 <tcp_close_shutdown+0x8c>
 8010f78:	4b4c      	ldr	r3, [pc, #304]	; (80110ac <tcp_close_shutdown+0x1b4>)
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	68db      	ldr	r3, [r3, #12]
 8010f7e:	4a4b      	ldr	r2, [pc, #300]	; (80110ac <tcp_close_shutdown+0x1b4>)
 8010f80:	6013      	str	r3, [r2, #0]
 8010f82:	e013      	b.n	8010fac <tcp_close_shutdown+0xb4>
 8010f84:	4b49      	ldr	r3, [pc, #292]	; (80110ac <tcp_close_shutdown+0x1b4>)
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	60fb      	str	r3, [r7, #12]
 8010f8a:	e00c      	b.n	8010fa6 <tcp_close_shutdown+0xae>
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	68db      	ldr	r3, [r3, #12]
 8010f90:	687a      	ldr	r2, [r7, #4]
 8010f92:	429a      	cmp	r2, r3
 8010f94:	d104      	bne.n	8010fa0 <tcp_close_shutdown+0xa8>
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	68da      	ldr	r2, [r3, #12]
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	60da      	str	r2, [r3, #12]
 8010f9e:	e005      	b.n	8010fac <tcp_close_shutdown+0xb4>
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	68db      	ldr	r3, [r3, #12]
 8010fa4:	60fb      	str	r3, [r7, #12]
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d1ef      	bne.n	8010f8c <tcp_close_shutdown+0x94>
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	2200      	movs	r2, #0
 8010fb0:	60da      	str	r2, [r3, #12]
 8010fb2:	4b3f      	ldr	r3, [pc, #252]	; (80110b0 <tcp_close_shutdown+0x1b8>)
 8010fb4:	2201      	movs	r2, #1
 8010fb6:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	7d1b      	ldrb	r3, [r3, #20]
 8010fbc:	2b04      	cmp	r3, #4
 8010fbe:	d10c      	bne.n	8010fda <tcp_close_shutdown+0xe2>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	220a      	movs	r2, #10
 8010fc4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010fc6:	4b3b      	ldr	r3, [pc, #236]	; (80110b4 <tcp_close_shutdown+0x1bc>)
 8010fc8:	681a      	ldr	r2, [r3, #0]
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	60da      	str	r2, [r3, #12]
 8010fce:	4a39      	ldr	r2, [pc, #228]	; (80110b4 <tcp_close_shutdown+0x1bc>)
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	6013      	str	r3, [r2, #0]
 8010fd4:	f005 f934 	bl	8016240 <tcp_timer_needed>
 8010fd8:	e00b      	b.n	8010ff2 <tcp_close_shutdown+0xfa>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 8010fda:	4b37      	ldr	r3, [pc, #220]	; (80110b8 <tcp_close_shutdown+0x1c0>)
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	687a      	ldr	r2, [r7, #4]
 8010fe0:	429a      	cmp	r2, r3
 8010fe2:	d102      	bne.n	8010fea <tcp_close_shutdown+0xf2>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 8010fe4:	f003 fd72 	bl	8014acc <tcp_trigger_input_pcb_close>
 8010fe8:	e003      	b.n	8010ff2 <tcp_close_shutdown+0xfa>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 8010fea:	6879      	ldr	r1, [r7, #4]
 8010fec:	2001      	movs	r0, #1
 8010fee:	f7fe ff03 	bl	800fdf8 <memp_free>
        }
      }
      return ERR_OK;
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	e050      	b.n	8011098 <tcp_close_shutdown+0x1a0>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	7d1b      	ldrb	r3, [r3, #20]
 8010ffa:	2b01      	cmp	r3, #1
 8010ffc:	d02e      	beq.n	801105c <tcp_close_shutdown+0x164>
 8010ffe:	2b02      	cmp	r3, #2
 8011000:	d038      	beq.n	8011074 <tcp_close_shutdown+0x17c>
 8011002:	2b00      	cmp	r3, #0
 8011004:	d142      	bne.n	801108c <tcp_close_shutdown+0x194>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	8adb      	ldrh	r3, [r3, #22]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d021      	beq.n	8011052 <tcp_close_shutdown+0x15a>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801100e:	4b2b      	ldr	r3, [pc, #172]	; (80110bc <tcp_close_shutdown+0x1c4>)
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	687a      	ldr	r2, [r7, #4]
 8011014:	429a      	cmp	r2, r3
 8011016:	d105      	bne.n	8011024 <tcp_close_shutdown+0x12c>
 8011018:	4b28      	ldr	r3, [pc, #160]	; (80110bc <tcp_close_shutdown+0x1c4>)
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	68db      	ldr	r3, [r3, #12]
 801101e:	4a27      	ldr	r2, [pc, #156]	; (80110bc <tcp_close_shutdown+0x1c4>)
 8011020:	6013      	str	r3, [r2, #0]
 8011022:	e013      	b.n	801104c <tcp_close_shutdown+0x154>
 8011024:	4b25      	ldr	r3, [pc, #148]	; (80110bc <tcp_close_shutdown+0x1c4>)
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	60bb      	str	r3, [r7, #8]
 801102a:	e00c      	b.n	8011046 <tcp_close_shutdown+0x14e>
 801102c:	68bb      	ldr	r3, [r7, #8]
 801102e:	68db      	ldr	r3, [r3, #12]
 8011030:	687a      	ldr	r2, [r7, #4]
 8011032:	429a      	cmp	r2, r3
 8011034:	d104      	bne.n	8011040 <tcp_close_shutdown+0x148>
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	68da      	ldr	r2, [r3, #12]
 801103a:	68bb      	ldr	r3, [r7, #8]
 801103c:	60da      	str	r2, [r3, #12]
 801103e:	e005      	b.n	801104c <tcp_close_shutdown+0x154>
 8011040:	68bb      	ldr	r3, [r7, #8]
 8011042:	68db      	ldr	r3, [r3, #12]
 8011044:	60bb      	str	r3, [r7, #8]
 8011046:	68bb      	ldr	r3, [r7, #8]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d1ef      	bne.n	801102c <tcp_close_shutdown+0x134>
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	2200      	movs	r2, #0
 8011050:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 8011052:	6879      	ldr	r1, [r7, #4]
 8011054:	2001      	movs	r0, #1
 8011056:	f7fe fecf 	bl	800fdf8 <memp_free>
    break;
 801105a:	e01c      	b.n	8011096 <tcp_close_shutdown+0x19e>
  case LISTEN:
    tcp_listen_closed(pcb);
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	f7ff ff13 	bl	8010e88 <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011062:	6879      	ldr	r1, [r7, #4]
 8011064:	4816      	ldr	r0, [pc, #88]	; (80110c0 <tcp_close_shutdown+0x1c8>)
 8011066:	f001 fa0f 	bl	8012488 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 801106a:	6879      	ldr	r1, [r7, #4]
 801106c:	2002      	movs	r0, #2
 801106e:	f7fe fec3 	bl	800fdf8 <memp_free>
    break;
 8011072:	e010      	b.n	8011096 <tcp_close_shutdown+0x19e>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 8011074:	6879      	ldr	r1, [r7, #4]
 8011076:	480d      	ldr	r0, [pc, #52]	; (80110ac <tcp_close_shutdown+0x1b4>)
 8011078:	f001 fa06 	bl	8012488 <tcp_pcb_remove>
 801107c:	4b0c      	ldr	r3, [pc, #48]	; (80110b0 <tcp_close_shutdown+0x1b8>)
 801107e:	2201      	movs	r2, #1
 8011080:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 8011082:	6879      	ldr	r1, [r7, #4]
 8011084:	2001      	movs	r0, #1
 8011086:	f7fe feb7 	bl	800fdf8 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 801108a:	e004      	b.n	8011096 <tcp_close_shutdown+0x19e>
  default:
    return tcp_close_shutdown_fin(pcb);
 801108c:	6878      	ldr	r0, [r7, #4]
 801108e:	f000 f819 	bl	80110c4 <tcp_close_shutdown_fin>
 8011092:	4603      	mov	r3, r0
 8011094:	e000      	b.n	8011098 <tcp_close_shutdown+0x1a0>
  }
  return ERR_OK;
 8011096:	2300      	movs	r3, #0
}
 8011098:	4618      	mov	r0, r3
 801109a:	3710      	adds	r7, #16
 801109c:	46bd      	mov	sp, r7
 801109e:	bdb0      	pop	{r4, r5, r7, pc}
 80110a0:	0801b994 	.word	0x0801b994
 80110a4:	0801ba34 	.word	0x0801ba34
 80110a8:	0801b9f4 	.word	0x0801b9f4
 80110ac:	200101cc 	.word	0x200101cc
 80110b0:	200101c8 	.word	0x200101c8
 80110b4:	200101dc 	.word	0x200101dc
 80110b8:	200101e0 	.word	0x200101e0
 80110bc:	200101d8 	.word	0x200101d8
 80110c0:	200101d4 	.word	0x200101d4

080110c4 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b084      	sub	sp, #16
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d106      	bne.n	80110e0 <tcp_close_shutdown_fin+0x1c>
 80110d2:	4b2c      	ldr	r3, [pc, #176]	; (8011184 <tcp_close_shutdown_fin+0xc0>)
 80110d4:	f240 124d 	movw	r2, #333	; 0x14d
 80110d8:	492b      	ldr	r1, [pc, #172]	; (8011188 <tcp_close_shutdown_fin+0xc4>)
 80110da:	482c      	ldr	r0, [pc, #176]	; (801118c <tcp_close_shutdown_fin+0xc8>)
 80110dc:	f008 f900 	bl	80192e0 <iprintf>

  switch (pcb->state) {
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	7d1b      	ldrb	r3, [r3, #20]
 80110e4:	2b04      	cmp	r3, #4
 80110e6:	d010      	beq.n	801110a <tcp_close_shutdown_fin+0x46>
 80110e8:	2b07      	cmp	r3, #7
 80110ea:	d01b      	beq.n	8011124 <tcp_close_shutdown_fin+0x60>
 80110ec:	2b03      	cmp	r3, #3
 80110ee:	d126      	bne.n	801113e <tcp_close_shutdown_fin+0x7a>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 80110f0:	6878      	ldr	r0, [r7, #4]
 80110f2:	f003 fd77 	bl	8014be4 <tcp_send_fin>
 80110f6:	4603      	mov	r3, r0
 80110f8:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80110fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d11f      	bne.n	8011142 <tcp_close_shutdown_fin+0x7e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	2205      	movs	r2, #5
 8011106:	751a      	strb	r2, [r3, #20]
    }
    break;
 8011108:	e01b      	b.n	8011142 <tcp_close_shutdown_fin+0x7e>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 801110a:	6878      	ldr	r0, [r7, #4]
 801110c:	f003 fd6a 	bl	8014be4 <tcp_send_fin>
 8011110:	4603      	mov	r3, r0
 8011112:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011114:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011118:	2b00      	cmp	r3, #0
 801111a:	d114      	bne.n	8011146 <tcp_close_shutdown_fin+0x82>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	2205      	movs	r2, #5
 8011120:	751a      	strb	r2, [r3, #20]
    }
    break;
 8011122:	e010      	b.n	8011146 <tcp_close_shutdown_fin+0x82>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 8011124:	6878      	ldr	r0, [r7, #4]
 8011126:	f003 fd5d 	bl	8014be4 <tcp_send_fin>
 801112a:	4603      	mov	r3, r0
 801112c:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801112e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d109      	bne.n	801114a <tcp_close_shutdown_fin+0x86>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	2209      	movs	r2, #9
 801113a:	751a      	strb	r2, [r3, #20]
    }
    break;
 801113c:	e005      	b.n	801114a <tcp_close_shutdown_fin+0x86>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 801113e:	2300      	movs	r3, #0
 8011140:	e01c      	b.n	801117c <tcp_close_shutdown_fin+0xb8>
    break;
 8011142:	bf00      	nop
 8011144:	e002      	b.n	801114c <tcp_close_shutdown_fin+0x88>
    break;
 8011146:	bf00      	nop
 8011148:	e000      	b.n	801114c <tcp_close_shutdown_fin+0x88>
    break;
 801114a:	bf00      	nop
  }

  if (err == ERR_OK) {
 801114c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011150:	2b00      	cmp	r3, #0
 8011152:	d103      	bne.n	801115c <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011154:	6878      	ldr	r0, [r7, #4]
 8011156:	f004 fb97 	bl	8015888 <tcp_output>
 801115a:	e00d      	b.n	8011178 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 801115c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011164:	d108      	bne.n	8011178 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	7e9b      	ldrb	r3, [r3, #26]
 801116a:	f043 0308 	orr.w	r3, r3, #8
 801116e:	b2da      	uxtb	r2, r3
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011174:	2300      	movs	r3, #0
 8011176:	e001      	b.n	801117c <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8011178:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801117c:	4618      	mov	r0, r3
 801117e:	3710      	adds	r7, #16
 8011180:	46bd      	mov	sp, r7
 8011182:	bd80      	pop	{r7, pc}
 8011184:	0801b994 	.word	0x0801b994
 8011188:	0801b9e8 	.word	0x0801b9e8
 801118c:	0801b9f4 	.word	0x0801b9f4

08011190 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011190:	b580      	push	{r7, lr}
 8011192:	b082      	sub	sp, #8
 8011194:	af00      	add	r7, sp, #0
 8011196:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	7d1b      	ldrb	r3, [r3, #20]
 801119c:	2b01      	cmp	r3, #1
 801119e:	d006      	beq.n	80111ae <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	7e9b      	ldrb	r3, [r3, #26]
 80111a4:	f043 0310 	orr.w	r3, r3, #16
 80111a8:	b2da      	uxtb	r2, r3
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80111ae:	2101      	movs	r1, #1
 80111b0:	6878      	ldr	r0, [r7, #4]
 80111b2:	f7ff fea1 	bl	8010ef8 <tcp_close_shutdown>
 80111b6:	4603      	mov	r3, r0
}
 80111b8:	4618      	mov	r0, r3
 80111ba:	3708      	adds	r7, #8
 80111bc:	46bd      	mov	sp, r7
 80111be:	bd80      	pop	{r7, pc}

080111c0 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	b084      	sub	sp, #16
 80111c4:	af00      	add	r7, sp, #0
 80111c6:	60f8      	str	r0, [r7, #12]
 80111c8:	60b9      	str	r1, [r7, #8]
 80111ca:	607a      	str	r2, [r7, #4]
  if (pcb->state == LISTEN) {
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	7d1b      	ldrb	r3, [r3, #20]
 80111d0:	2b01      	cmp	r3, #1
 80111d2:	d102      	bne.n	80111da <tcp_shutdown+0x1a>
    return ERR_CONN;
 80111d4:	f06f 030a 	mvn.w	r3, #10
 80111d8:	e035      	b.n	8011246 <tcp_shutdown+0x86>
  }
  if (shut_rx) {
 80111da:	68bb      	ldr	r3, [r7, #8]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d01b      	beq.n	8011218 <tcp_shutdown+0x58>
    /* shut down the receive side: set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	7e9b      	ldrb	r3, [r3, #26]
 80111e4:	f043 0310 	orr.w	r3, r3, #16
 80111e8:	b2da      	uxtb	r2, r3
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	769a      	strb	r2, [r3, #26]
    if (shut_tx) {
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d005      	beq.n	8011200 <tcp_shutdown+0x40>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 80111f4:	2101      	movs	r1, #1
 80111f6:	68f8      	ldr	r0, [r7, #12]
 80111f8:	f7ff fe7e 	bl	8010ef8 <tcp_close_shutdown>
 80111fc:	4603      	mov	r3, r0
 80111fe:	e022      	b.n	8011246 <tcp_shutdown+0x86>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011204:	2b00      	cmp	r3, #0
 8011206:	d007      	beq.n	8011218 <tcp_shutdown+0x58>
      pbuf_free(pcb->refused_data);
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801120c:	4618      	mov	r0, r3
 801120e:	f7ff fb8b 	bl	8010928 <pbuf_free>
      pcb->refused_data = NULL;
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	2200      	movs	r2, #0
 8011216:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }
  if (shut_tx) {
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d012      	beq.n	8011244 <tcp_shutdown+0x84>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	7d1b      	ldrb	r3, [r3, #20]
 8011222:	2b03      	cmp	r3, #3
 8011224:	db0b      	blt.n	801123e <tcp_shutdown+0x7e>
 8011226:	2b04      	cmp	r3, #4
 8011228:	dd01      	ble.n	801122e <tcp_shutdown+0x6e>
 801122a:	2b07      	cmp	r3, #7
 801122c:	d107      	bne.n	801123e <tcp_shutdown+0x7e>
    case SYN_RCVD:
    case ESTABLISHED:
    case CLOSE_WAIT:
      return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 801122e:	68bb      	ldr	r3, [r7, #8]
 8011230:	b2db      	uxtb	r3, r3
 8011232:	4619      	mov	r1, r3
 8011234:	68f8      	ldr	r0, [r7, #12]
 8011236:	f7ff fe5f 	bl	8010ef8 <tcp_close_shutdown>
 801123a:	4603      	mov	r3, r0
 801123c:	e003      	b.n	8011246 <tcp_shutdown+0x86>
    default:
      /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
        into CLOSED state, where the PCB is deallocated. */
      return ERR_CONN;
 801123e:	f06f 030a 	mvn.w	r3, #10
 8011242:	e000      	b.n	8011246 <tcp_shutdown+0x86>
    }
  }
  return ERR_OK;
 8011244:	2300      	movs	r3, #0
}
 8011246:	4618      	mov	r0, r3
 8011248:	3710      	adds	r7, #16
 801124a:	46bd      	mov	sp, r7
 801124c:	bd80      	pop	{r7, pc}
	...

08011250 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011250:	b580      	push	{r7, lr}
 8011252:	b08c      	sub	sp, #48	; 0x30
 8011254:	af02      	add	r7, sp, #8
 8011256:	6078      	str	r0, [r7, #4]
 8011258:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	7d1b      	ldrb	r3, [r3, #20]
 801125e:	2b01      	cmp	r3, #1
 8011260:	d106      	bne.n	8011270 <tcp_abandon+0x20>
 8011262:	4b4d      	ldr	r3, [pc, #308]	; (8011398 <tcp_abandon+0x148>)
 8011264:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011268:	494c      	ldr	r1, [pc, #304]	; (801139c <tcp_abandon+0x14c>)
 801126a:	484d      	ldr	r0, [pc, #308]	; (80113a0 <tcp_abandon+0x150>)
 801126c:	f008 f838 	bl	80192e0 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	7d1b      	ldrb	r3, [r3, #20]
 8011274:	2b0a      	cmp	r3, #10
 8011276:	d108      	bne.n	801128a <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8011278:	6879      	ldr	r1, [r7, #4]
 801127a:	484a      	ldr	r0, [pc, #296]	; (80113a4 <tcp_abandon+0x154>)
 801127c:	f001 f904 	bl	8012488 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8011280:	6879      	ldr	r1, [r7, #4]
 8011282:	2001      	movs	r0, #1
 8011284:	f7fe fdb8 	bl	800fdf8 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 8011288:	e081      	b.n	801138e <tcp_abandon+0x13e>
    int send_rst = 0;
 801128a:	2300      	movs	r3, #0
 801128c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801128e:	2300      	movs	r3, #0
 8011290:	847b      	strh	r3, [r7, #34]	; 0x22
    seqno = pcb->snd_nxt;
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011296:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801129c:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80112a4:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	691b      	ldr	r3, [r3, #16]
 80112aa:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	7d1b      	ldrb	r3, [r3, #20]
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d126      	bne.n	8011302 <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	8adb      	ldrh	r3, [r3, #22]
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d02e      	beq.n	801131a <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80112bc:	4b3a      	ldr	r3, [pc, #232]	; (80113a8 <tcp_abandon+0x158>)
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	687a      	ldr	r2, [r7, #4]
 80112c2:	429a      	cmp	r2, r3
 80112c4:	d105      	bne.n	80112d2 <tcp_abandon+0x82>
 80112c6:	4b38      	ldr	r3, [pc, #224]	; (80113a8 <tcp_abandon+0x158>)
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	68db      	ldr	r3, [r3, #12]
 80112cc:	4a36      	ldr	r2, [pc, #216]	; (80113a8 <tcp_abandon+0x158>)
 80112ce:	6013      	str	r3, [r2, #0]
 80112d0:	e013      	b.n	80112fa <tcp_abandon+0xaa>
 80112d2:	4b35      	ldr	r3, [pc, #212]	; (80113a8 <tcp_abandon+0x158>)
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	61fb      	str	r3, [r7, #28]
 80112d8:	e00c      	b.n	80112f4 <tcp_abandon+0xa4>
 80112da:	69fb      	ldr	r3, [r7, #28]
 80112dc:	68db      	ldr	r3, [r3, #12]
 80112de:	687a      	ldr	r2, [r7, #4]
 80112e0:	429a      	cmp	r2, r3
 80112e2:	d104      	bne.n	80112ee <tcp_abandon+0x9e>
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	68da      	ldr	r2, [r3, #12]
 80112e8:	69fb      	ldr	r3, [r7, #28]
 80112ea:	60da      	str	r2, [r3, #12]
 80112ec:	e005      	b.n	80112fa <tcp_abandon+0xaa>
 80112ee:	69fb      	ldr	r3, [r7, #28]
 80112f0:	68db      	ldr	r3, [r3, #12]
 80112f2:	61fb      	str	r3, [r7, #28]
 80112f4:	69fb      	ldr	r3, [r7, #28]
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d1ef      	bne.n	80112da <tcp_abandon+0x8a>
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	2200      	movs	r2, #0
 80112fe:	60da      	str	r2, [r3, #12]
 8011300:	e00b      	b.n	801131a <tcp_abandon+0xca>
      send_rst = reset;
 8011302:	683b      	ldr	r3, [r7, #0]
 8011304:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	8adb      	ldrh	r3, [r3, #22]
 801130a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801130c:	6879      	ldr	r1, [r7, #4]
 801130e:	4827      	ldr	r0, [pc, #156]	; (80113ac <tcp_abandon+0x15c>)
 8011310:	f001 f8ba 	bl	8012488 <tcp_pcb_remove>
 8011314:	4b26      	ldr	r3, [pc, #152]	; (80113b0 <tcp_abandon+0x160>)
 8011316:	2201      	movs	r2, #1
 8011318:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801131e:	2b00      	cmp	r3, #0
 8011320:	d004      	beq.n	801132c <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011326:	4618      	mov	r0, r3
 8011328:	f000 fe03 	bl	8011f32 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011330:	2b00      	cmp	r3, #0
 8011332:	d004      	beq.n	801133e <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011338:	4618      	mov	r0, r3
 801133a:	f000 fdfa 	bl	8011f32 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011342:	2b00      	cmp	r3, #0
 8011344:	d004      	beq.n	8011350 <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801134a:	4618      	mov	r0, r3
 801134c:	f000 fdf1 	bl	8011f32 <tcp_segs_free>
    if (send_rst) {
 8011350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011352:	2b00      	cmp	r3, #0
 8011354:	d00c      	beq.n	8011370 <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8011356:	687a      	ldr	r2, [r7, #4]
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	1d19      	adds	r1, r3, #4
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	8b1b      	ldrh	r3, [r3, #24]
 8011360:	9301      	str	r3, [sp, #4]
 8011362:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011364:	9300      	str	r3, [sp, #0]
 8011366:	460b      	mov	r3, r1
 8011368:	6979      	ldr	r1, [r7, #20]
 801136a:	69b8      	ldr	r0, [r7, #24]
 801136c:	f004 fd16 	bl	8015d9c <tcp_rst>
    last_state = pcb->state;
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	7d1b      	ldrb	r3, [r3, #20]
 8011374:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 8011376:	6879      	ldr	r1, [r7, #4]
 8011378:	2001      	movs	r0, #1
 801137a:	f7fe fd3d 	bl	800fdf8 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801137e:	693b      	ldr	r3, [r7, #16]
 8011380:	2b00      	cmp	r3, #0
 8011382:	d004      	beq.n	801138e <tcp_abandon+0x13e>
 8011384:	693b      	ldr	r3, [r7, #16]
 8011386:	f06f 010c 	mvn.w	r1, #12
 801138a:	68f8      	ldr	r0, [r7, #12]
 801138c:	4798      	blx	r3
}
 801138e:	bf00      	nop
 8011390:	3728      	adds	r7, #40	; 0x28
 8011392:	46bd      	mov	sp, r7
 8011394:	bd80      	pop	{r7, pc}
 8011396:	bf00      	nop
 8011398:	0801b994 	.word	0x0801b994
 801139c:	0801ba50 	.word	0x0801ba50
 80113a0:	0801b9f4 	.word	0x0801b9f4
 80113a4:	200101dc 	.word	0x200101dc
 80113a8:	200101d8 	.word	0x200101d8
 80113ac:	200101cc 	.word	0x200101cc
 80113b0:	200101c8 	.word	0x200101c8

080113b4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	b082      	sub	sp, #8
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80113bc:	2101      	movs	r1, #1
 80113be:	6878      	ldr	r0, [r7, #4]
 80113c0:	f7ff ff46 	bl	8011250 <tcp_abandon>
}
 80113c4:	bf00      	nop
 80113c6:	3708      	adds	r7, #8
 80113c8:	46bd      	mov	sp, r7
 80113ca:	bd80      	pop	{r7, pc}

080113cc <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80113cc:	b580      	push	{r7, lr}
 80113ce:	b088      	sub	sp, #32
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	60f8      	str	r0, [r7, #12]
 80113d4:	60b9      	str	r1, [r7, #8]
 80113d6:	4613      	mov	r3, r2
 80113d8:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80113da:	2304      	movs	r3, #4
 80113dc:	617b      	str	r3, [r7, #20]
  struct tcp_pcb *cpcb;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80113de:	68bb      	ldr	r3, [r7, #8]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d101      	bne.n	80113e8 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80113e4:	4b3c      	ldr	r3, [pc, #240]	; (80114d8 <tcp_bind+0x10c>)
 80113e6:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d002      	beq.n	80113f4 <tcp_bind+0x28>
 80113ee:	68bb      	ldr	r3, [r7, #8]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d102      	bne.n	80113fa <tcp_bind+0x2e>
    return ERR_VAL;
 80113f4:	f06f 0305 	mvn.w	r3, #5
 80113f8:	e06a      	b.n	80114d0 <tcp_bind+0x104>
  }

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	7d1b      	ldrb	r3, [r3, #20]
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d009      	beq.n	8011416 <tcp_bind+0x4a>
 8011402:	4b36      	ldr	r3, [pc, #216]	; (80114dc <tcp_bind+0x110>)
 8011404:	f44f 7211 	mov.w	r2, #580	; 0x244
 8011408:	4935      	ldr	r1, [pc, #212]	; (80114e0 <tcp_bind+0x114>)
 801140a:	4836      	ldr	r0, [pc, #216]	; (80114e4 <tcp_bind+0x118>)
 801140c:	f007 ff68 	bl	80192e0 <iprintf>
 8011410:	f06f 0305 	mvn.w	r3, #5
 8011414:	e05c      	b.n	80114d0 <tcp_bind+0x104>
  if (ip_get_option(pcb, SOF_REUSEADDR)) {
    max_pcb_list = NUM_TCP_PCB_LISTS_NO_TIME_WAIT;
  }
#endif /* SO_REUSE */

  if (port == 0) {
 8011416:	88fb      	ldrh	r3, [r7, #6]
 8011418:	2b00      	cmp	r3, #0
 801141a:	d109      	bne.n	8011430 <tcp_bind+0x64>
    port = tcp_new_port();
 801141c:	f000 f9b8 	bl	8011790 <tcp_new_port>
 8011420:	4603      	mov	r3, r0
 8011422:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8011424:	88fb      	ldrh	r3, [r7, #6]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d135      	bne.n	8011496 <tcp_bind+0xca>
      return ERR_BUF;
 801142a:	f06f 0301 	mvn.w	r3, #1
 801142e:	e04f      	b.n	80114d0 <tcp_bind+0x104>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8011430:	2300      	movs	r3, #0
 8011432:	61fb      	str	r3, [r7, #28]
 8011434:	e02b      	b.n	801148e <tcp_bind+0xc2>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8011436:	4a2c      	ldr	r2, [pc, #176]	; (80114e8 <tcp_bind+0x11c>)
 8011438:	69fb      	ldr	r3, [r7, #28]
 801143a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	61bb      	str	r3, [r7, #24]
 8011442:	e01e      	b.n	8011482 <tcp_bind+0xb6>
        if (cpcb->local_port == port) {
 8011444:	69bb      	ldr	r3, [r7, #24]
 8011446:	8adb      	ldrh	r3, [r3, #22]
 8011448:	88fa      	ldrh	r2, [r7, #6]
 801144a:	429a      	cmp	r2, r3
 801144c:	d116      	bne.n	801147c <tcp_bind+0xb0>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801144e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8011450:	2b00      	cmp	r3, #0
 8011452:	d010      	beq.n	8011476 <tcp_bind+0xaa>
                (ip_addr_isany(&cpcb->local_ip) ||
 8011454:	69bb      	ldr	r3, [r7, #24]
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	2b00      	cmp	r3, #0
 801145a:	d00c      	beq.n	8011476 <tcp_bind+0xaa>
 801145c:	68bb      	ldr	r3, [r7, #8]
 801145e:	2b00      	cmp	r3, #0
 8011460:	d009      	beq.n	8011476 <tcp_bind+0xaa>
                ip_addr_isany(ipaddr) ||
 8011462:	68bb      	ldr	r3, [r7, #8]
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	2b00      	cmp	r3, #0
 8011468:	d005      	beq.n	8011476 <tcp_bind+0xaa>
                ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801146a:	69bb      	ldr	r3, [r7, #24]
 801146c:	681a      	ldr	r2, [r3, #0]
 801146e:	68bb      	ldr	r3, [r7, #8]
 8011470:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8011472:	429a      	cmp	r2, r3
 8011474:	d102      	bne.n	801147c <tcp_bind+0xb0>
              return ERR_USE;
 8011476:	f06f 0307 	mvn.w	r3, #7
 801147a:	e029      	b.n	80114d0 <tcp_bind+0x104>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801147c:	69bb      	ldr	r3, [r7, #24]
 801147e:	68db      	ldr	r3, [r3, #12]
 8011480:	61bb      	str	r3, [r7, #24]
 8011482:	69bb      	ldr	r3, [r7, #24]
 8011484:	2b00      	cmp	r3, #0
 8011486:	d1dd      	bne.n	8011444 <tcp_bind+0x78>
    for (i = 0; i < max_pcb_list; i++) {
 8011488:	69fb      	ldr	r3, [r7, #28]
 801148a:	3301      	adds	r3, #1
 801148c:	61fb      	str	r3, [r7, #28]
 801148e:	69fa      	ldr	r2, [r7, #28]
 8011490:	697b      	ldr	r3, [r7, #20]
 8011492:	429a      	cmp	r2, r3
 8011494:	dbcf      	blt.n	8011436 <tcp_bind+0x6a>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)) {
 8011496:	68bb      	ldr	r3, [r7, #8]
 8011498:	2b00      	cmp	r3, #0
 801149a:	d00c      	beq.n	80114b6 <tcp_bind+0xea>
 801149c:	68bb      	ldr	r3, [r7, #8]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d008      	beq.n	80114b6 <tcp_bind+0xea>
    ip_addr_set(&pcb->local_ip, ipaddr);
 80114a4:	68bb      	ldr	r3, [r7, #8]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d002      	beq.n	80114b0 <tcp_bind+0xe4>
 80114aa:	68bb      	ldr	r3, [r7, #8]
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	e000      	b.n	80114b2 <tcp_bind+0xe6>
 80114b0:	2300      	movs	r3, #0
 80114b2:	68fa      	ldr	r2, [r7, #12]
 80114b4:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	88fa      	ldrh	r2, [r7, #6]
 80114ba:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80114bc:	4b0b      	ldr	r3, [pc, #44]	; (80114ec <tcp_bind+0x120>)
 80114be:	681a      	ldr	r2, [r3, #0]
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	60da      	str	r2, [r3, #12]
 80114c4:	4a09      	ldr	r2, [pc, #36]	; (80114ec <tcp_bind+0x120>)
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	6013      	str	r3, [r2, #0]
 80114ca:	f004 feb9 	bl	8016240 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80114ce:	2300      	movs	r3, #0
}
 80114d0:	4618      	mov	r0, r3
 80114d2:	3720      	adds	r7, #32
 80114d4:	46bd      	mov	sp, r7
 80114d6:	bd80      	pop	{r7, pc}
 80114d8:	0801cfa0 	.word	0x0801cfa0
 80114dc:	0801b994 	.word	0x0801b994
 80114e0:	0801ba84 	.word	0x0801ba84
 80114e4:	0801b9f4 	.word	0x0801b9f4
 80114e8:	0801cf78 	.word	0x0801cf78
 80114ec:	200101d8 	.word	0x200101d8

080114f0 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 80114f0:	b580      	push	{r7, lr}
 80114f2:	b084      	sub	sp, #16
 80114f4:	af00      	add	r7, sp, #0
 80114f6:	60f8      	str	r0, [r7, #12]
 80114f8:	60b9      	str	r1, [r7, #8]
 80114fa:	4613      	mov	r3, r2
 80114fc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  tcp_abort(pcb);
 80114fe:	68b8      	ldr	r0, [r7, #8]
 8011500:	f7ff ff58 	bl	80113b4 <tcp_abort>

  return ERR_ABRT;
 8011504:	f06f 030c 	mvn.w	r3, #12
}
 8011508:	4618      	mov	r0, r3
 801150a:	3710      	adds	r7, #16
 801150c:	46bd      	mov	sp, r7
 801150e:	bd80      	pop	{r7, pc}

08011510 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8011510:	b580      	push	{r7, lr}
 8011512:	b088      	sub	sp, #32
 8011514:	af00      	add	r7, sp, #0
 8011516:	60f8      	str	r0, [r7, #12]
 8011518:	460b      	mov	r3, r1
 801151a:	607a      	str	r2, [r7, #4]
 801151c:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 801151e:	2300      	movs	r3, #0
 8011520:	61fb      	str	r3, [r7, #28]
  err_t res;

  LWIP_UNUSED_ARG(backlog);
  LWIP_ERROR("tcp_listen: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	7d1b      	ldrb	r3, [r3, #20]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d009      	beq.n	801153e <tcp_listen_with_backlog_and_err+0x2e>
 801152a:	4b3f      	ldr	r3, [pc, #252]	; (8011628 <tcp_listen_with_backlog_and_err+0x118>)
 801152c:	f44f 722d 	mov.w	r2, #692	; 0x2b4
 8011530:	493e      	ldr	r1, [pc, #248]	; (801162c <tcp_listen_with_backlog_and_err+0x11c>)
 8011532:	483f      	ldr	r0, [pc, #252]	; (8011630 <tcp_listen_with_backlog_and_err+0x120>)
 8011534:	f007 fed4 	bl	80192e0 <iprintf>
 8011538:	23f1      	movs	r3, #241	; 0xf1
 801153a:	76fb      	strb	r3, [r7, #27]
 801153c:	e069      	b.n	8011612 <tcp_listen_with_backlog_and_err+0x102>

  /* already listening? */
  if (pcb->state == LISTEN) {
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	7d1b      	ldrb	r3, [r3, #20]
 8011542:	2b01      	cmp	r3, #1
 8011544:	d104      	bne.n	8011550 <tcp_listen_with_backlog_and_err+0x40>
    lpcb = (struct tcp_pcb_listen*)pcb;
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 801154a:	23f7      	movs	r3, #247	; 0xf7
 801154c:	76fb      	strb	r3, [r7, #27]
    goto done;
 801154e:	e060      	b.n	8011612 <tcp_listen_with_backlog_and_err+0x102>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8011550:	2002      	movs	r0, #2
 8011552:	f7fe fbdb 	bl	800fd0c <memp_malloc>
 8011556:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8011558:	69fb      	ldr	r3, [r7, #28]
 801155a:	2b00      	cmp	r3, #0
 801155c:	d102      	bne.n	8011564 <tcp_listen_with_backlog_and_err+0x54>
    res = ERR_MEM;
 801155e:	23ff      	movs	r3, #255	; 0xff
 8011560:	76fb      	strb	r3, [r7, #27]
    goto done;
 8011562:	e056      	b.n	8011612 <tcp_listen_with_backlog_and_err+0x102>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	691a      	ldr	r2, [r3, #16]
 8011568:	69fb      	ldr	r3, [r7, #28]
 801156a:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	8ada      	ldrh	r2, [r3, #22]
 8011570:	69fb      	ldr	r3, [r7, #28]
 8011572:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8011574:	69fb      	ldr	r3, [r7, #28]
 8011576:	2201      	movs	r2, #1
 8011578:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	7d5a      	ldrb	r2, [r3, #21]
 801157e:	69fb      	ldr	r3, [r7, #28]
 8011580:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	7a1a      	ldrb	r2, [r3, #8]
 8011586:	69fb      	ldr	r3, [r7, #28]
 8011588:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	7a9a      	ldrb	r2, [r3, #10]
 801158e:	69fb      	ldr	r3, [r7, #28]
 8011590:	729a      	strb	r2, [r3, #10]
  lpcb->tos = pcb->tos;
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	7a5a      	ldrb	r2, [r3, #9]
 8011596:	69fb      	ldr	r3, [r7, #28]
 8011598:	725a      	strb	r2, [r3, #9]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	681a      	ldr	r2, [r3, #0]
 801159e:	69fb      	ldr	r3, [r7, #28]
 80115a0:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	8adb      	ldrh	r3, [r3, #22]
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d021      	beq.n	80115ee <tcp_listen_with_backlog_and_err+0xde>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 80115aa:	4b22      	ldr	r3, [pc, #136]	; (8011634 <tcp_listen_with_backlog_and_err+0x124>)
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	68fa      	ldr	r2, [r7, #12]
 80115b0:	429a      	cmp	r2, r3
 80115b2:	d105      	bne.n	80115c0 <tcp_listen_with_backlog_and_err+0xb0>
 80115b4:	4b1f      	ldr	r3, [pc, #124]	; (8011634 <tcp_listen_with_backlog_and_err+0x124>)
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	68db      	ldr	r3, [r3, #12]
 80115ba:	4a1e      	ldr	r2, [pc, #120]	; (8011634 <tcp_listen_with_backlog_and_err+0x124>)
 80115bc:	6013      	str	r3, [r2, #0]
 80115be:	e013      	b.n	80115e8 <tcp_listen_with_backlog_and_err+0xd8>
 80115c0:	4b1c      	ldr	r3, [pc, #112]	; (8011634 <tcp_listen_with_backlog_and_err+0x124>)
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	617b      	str	r3, [r7, #20]
 80115c6:	e00c      	b.n	80115e2 <tcp_listen_with_backlog_and_err+0xd2>
 80115c8:	697b      	ldr	r3, [r7, #20]
 80115ca:	68db      	ldr	r3, [r3, #12]
 80115cc:	68fa      	ldr	r2, [r7, #12]
 80115ce:	429a      	cmp	r2, r3
 80115d0:	d104      	bne.n	80115dc <tcp_listen_with_backlog_and_err+0xcc>
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	68da      	ldr	r2, [r3, #12]
 80115d6:	697b      	ldr	r3, [r7, #20]
 80115d8:	60da      	str	r2, [r3, #12]
 80115da:	e005      	b.n	80115e8 <tcp_listen_with_backlog_and_err+0xd8>
 80115dc:	697b      	ldr	r3, [r7, #20]
 80115de:	68db      	ldr	r3, [r3, #12]
 80115e0:	617b      	str	r3, [r7, #20]
 80115e2:	697b      	ldr	r3, [r7, #20]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d1ef      	bne.n	80115c8 <tcp_listen_with_backlog_and_err+0xb8>
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	2200      	movs	r2, #0
 80115ec:	60da      	str	r2, [r3, #12]
  }
  memp_free(MEMP_TCP_PCB, pcb);
 80115ee:	68f9      	ldr	r1, [r7, #12]
 80115f0:	2001      	movs	r0, #1
 80115f2:	f7fe fc01 	bl	800fdf8 <memp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 80115f6:	69fb      	ldr	r3, [r7, #28]
 80115f8:	4a0f      	ldr	r2, [pc, #60]	; (8011638 <tcp_listen_with_backlog_and_err+0x128>)
 80115fa:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 80115fc:	4b0f      	ldr	r3, [pc, #60]	; (801163c <tcp_listen_with_backlog_and_err+0x12c>)
 80115fe:	681a      	ldr	r2, [r3, #0]
 8011600:	69fb      	ldr	r3, [r7, #28]
 8011602:	60da      	str	r2, [r3, #12]
 8011604:	4a0d      	ldr	r2, [pc, #52]	; (801163c <tcp_listen_with_backlog_and_err+0x12c>)
 8011606:	69fb      	ldr	r3, [r7, #28]
 8011608:	6013      	str	r3, [r2, #0]
 801160a:	f004 fe19 	bl	8016240 <tcp_timer_needed>
  res = ERR_OK;
 801160e:	2300      	movs	r3, #0
 8011610:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	2b00      	cmp	r3, #0
 8011616:	d002      	beq.n	801161e <tcp_listen_with_backlog_and_err+0x10e>
    *err = res;
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	7efa      	ldrb	r2, [r7, #27]
 801161c:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 801161e:	69fb      	ldr	r3, [r7, #28]
}
 8011620:	4618      	mov	r0, r3
 8011622:	3720      	adds	r7, #32
 8011624:	46bd      	mov	sp, r7
 8011626:	bd80      	pop	{r7, pc}
 8011628:	0801b994 	.word	0x0801b994
 801162c:	0801baac 	.word	0x0801baac
 8011630:	0801b9f4 	.word	0x0801b9f4
 8011634:	200101d8 	.word	0x200101d8
 8011638:	080114f1 	.word	0x080114f1
 801163c:	200101d4 	.word	0x200101d4

08011640 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8011640:	b580      	push	{r7, lr}
 8011642:	b084      	sub	sp, #16
 8011644:	af00      	add	r7, sp, #0
 8011646:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801164c:	687a      	ldr	r2, [r7, #4]
 801164e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8011650:	4413      	add	r3, r2
 8011652:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011658:	687a      	ldr	r2, [r7, #4]
 801165a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 801165c:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8011660:	bf28      	it	cs
 8011662:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8011666:	b292      	uxth	r2, r2
 8011668:	4413      	add	r3, r2
 801166a:	68fa      	ldr	r2, [r7, #12]
 801166c:	1ad3      	subs	r3, r2, r3
 801166e:	2b00      	cmp	r3, #0
 8011670:	db08      	blt.n	8011684 <tcp_update_rcv_ann_wnd+0x44>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801167e:	68fa      	ldr	r2, [r7, #12]
 8011680:	1ad3      	subs	r3, r2, r3
 8011682:	e020      	b.n	80116c6 <tcp_update_rcv_ann_wnd+0x86>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801168c:	1ad3      	subs	r3, r2, r3
 801168e:	2b00      	cmp	r3, #0
 8011690:	dd03      	ble.n	801169a <tcp_update_rcv_ann_wnd+0x5a>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	2200      	movs	r2, #0
 8011696:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011698:	e014      	b.n	80116c4 <tcp_update_rcv_ann_wnd+0x84>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80116a2:	1ad3      	subs	r3, r2, r3
 80116a4:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80116a6:	68bb      	ldr	r3, [r7, #8]
 80116a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80116ac:	d306      	bcc.n	80116bc <tcp_update_rcv_ann_wnd+0x7c>
 80116ae:	4b08      	ldr	r3, [pc, #32]	; (80116d0 <tcp_update_rcv_ann_wnd+0x90>)
 80116b0:	f44f 7242 	mov.w	r2, #776	; 0x308
 80116b4:	4907      	ldr	r1, [pc, #28]	; (80116d4 <tcp_update_rcv_ann_wnd+0x94>)
 80116b6:	4808      	ldr	r0, [pc, #32]	; (80116d8 <tcp_update_rcv_ann_wnd+0x98>)
 80116b8:	f007 fe12 	bl	80192e0 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80116bc:	68bb      	ldr	r3, [r7, #8]
 80116be:	b29a      	uxth	r2, r3
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80116c4:	2300      	movs	r3, #0
  }
}
 80116c6:	4618      	mov	r0, r3
 80116c8:	3710      	adds	r7, #16
 80116ca:	46bd      	mov	sp, r7
 80116cc:	bd80      	pop	{r7, pc}
 80116ce:	bf00      	nop
 80116d0:	0801b994 	.word	0x0801b994
 80116d4:	0801bad0 	.word	0x0801bad0
 80116d8:	0801b9f4 	.word	0x0801b9f4

080116dc <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	b084      	sub	sp, #16
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	6078      	str	r0, [r7, #4]
 80116e4:	460b      	mov	r3, r1
 80116e6:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	7d1b      	ldrb	r3, [r3, #20]
 80116ec:	2b01      	cmp	r3, #1
 80116ee:	d106      	bne.n	80116fe <tcp_recved+0x22>
 80116f0:	4b23      	ldr	r3, [pc, #140]	; (8011780 <tcp_recved+0xa4>)
 80116f2:	f44f 7248 	mov.w	r2, #800	; 0x320
 80116f6:	4923      	ldr	r1, [pc, #140]	; (8011784 <tcp_recved+0xa8>)
 80116f8:	4823      	ldr	r0, [pc, #140]	; (8011788 <tcp_recved+0xac>)
 80116fa:	f007 fdf1 	bl	80192e0 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011702:	887b      	ldrh	r3, [r7, #2]
 8011704:	4413      	add	r3, r2
 8011706:	b29a      	uxth	r2, r3
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	851a      	strh	r2, [r3, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011710:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011714:	d904      	bls.n	8011720 <tcp_recved+0x44>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801171c:	851a      	strh	r2, [r3, #40]	; 0x28
 801171e:	e017      	b.n	8011750 <tcp_recved+0x74>
  } else if (pcb->rcv_wnd == 0) {
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011724:	2b00      	cmp	r3, #0
 8011726:	d113      	bne.n	8011750 <tcp_recved+0x74>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	7d1b      	ldrb	r3, [r3, #20]
 801172c:	2b07      	cmp	r3, #7
 801172e:	d003      	beq.n	8011738 <tcp_recved+0x5c>
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	7d1b      	ldrb	r3, [r3, #20]
 8011734:	2b09      	cmp	r3, #9
 8011736:	d104      	bne.n	8011742 <tcp_recved+0x66>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801173e:	851a      	strh	r2, [r3, #40]	; 0x28
 8011740:	e006      	b.n	8011750 <tcp_recved+0x74>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 8011742:	4b0f      	ldr	r3, [pc, #60]	; (8011780 <tcp_recved+0xa4>)
 8011744:	f240 322d 	movw	r2, #813	; 0x32d
 8011748:	4910      	ldr	r1, [pc, #64]	; (801178c <tcp_recved+0xb0>)
 801174a:	480f      	ldr	r0, [pc, #60]	; (8011788 <tcp_recved+0xac>)
 801174c:	f007 fdc8 	bl	80192e0 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8011750:	6878      	ldr	r0, [r7, #4]
 8011752:	f7ff ff75 	bl	8011640 <tcp_update_rcv_ann_wnd>
 8011756:	4603      	mov	r3, r0
 8011758:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8011760:	db09      	blt.n	8011776 <tcp_recved+0x9a>
    tcp_ack_now(pcb);
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	7e9b      	ldrb	r3, [r3, #26]
 8011766:	f043 0302 	orr.w	r3, r3, #2
 801176a:	b2da      	uxtb	r2, r3
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8011770:	6878      	ldr	r0, [r7, #4]
 8011772:	f004 f889 	bl	8015888 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8011776:	bf00      	nop
 8011778:	3710      	adds	r7, #16
 801177a:	46bd      	mov	sp, r7
 801177c:	bd80      	pop	{r7, pc}
 801177e:	bf00      	nop
 8011780:	0801b994 	.word	0x0801b994
 8011784:	0801baec 	.word	0x0801baec
 8011788:	0801b9f4 	.word	0x0801b9f4
 801178c:	0801bb14 	.word	0x0801bb14

08011790 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8011790:	b480      	push	{r7}
 8011792:	b083      	sub	sp, #12
 8011794:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8011796:	2300      	movs	r3, #0
 8011798:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  if (tcp_port++ == TCP_LOCAL_PORT_RANGE_END) {
 801179a:	4b1d      	ldr	r3, [pc, #116]	; (8011810 <tcp_new_port+0x80>)
 801179c:	881b      	ldrh	r3, [r3, #0]
 801179e:	1c5a      	adds	r2, r3, #1
 80117a0:	b291      	uxth	r1, r2
 80117a2:	4a1b      	ldr	r2, [pc, #108]	; (8011810 <tcp_new_port+0x80>)
 80117a4:	8011      	strh	r1, [r2, #0]
 80117a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80117aa:	4293      	cmp	r3, r2
 80117ac:	d103      	bne.n	80117b6 <tcp_new_port+0x26>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 80117ae:	4b18      	ldr	r3, [pc, #96]	; (8011810 <tcp_new_port+0x80>)
 80117b0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80117b4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80117b6:	2300      	movs	r3, #0
 80117b8:	71fb      	strb	r3, [r7, #7]
 80117ba:	e01e      	b.n	80117fa <tcp_new_port+0x6a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80117bc:	79fb      	ldrb	r3, [r7, #7]
 80117be:	4a15      	ldr	r2, [pc, #84]	; (8011814 <tcp_new_port+0x84>)
 80117c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80117c4:	681b      	ldr	r3, [r3, #0]
 80117c6:	603b      	str	r3, [r7, #0]
 80117c8:	e011      	b.n	80117ee <tcp_new_port+0x5e>
      if (pcb->local_port == tcp_port) {
 80117ca:	683b      	ldr	r3, [r7, #0]
 80117cc:	8ada      	ldrh	r2, [r3, #22]
 80117ce:	4b10      	ldr	r3, [pc, #64]	; (8011810 <tcp_new_port+0x80>)
 80117d0:	881b      	ldrh	r3, [r3, #0]
 80117d2:	429a      	cmp	r2, r3
 80117d4:	d108      	bne.n	80117e8 <tcp_new_port+0x58>
        if (++n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 80117d6:	88bb      	ldrh	r3, [r7, #4]
 80117d8:	3301      	adds	r3, #1
 80117da:	80bb      	strh	r3, [r7, #4]
 80117dc:	88bb      	ldrh	r3, [r7, #4]
 80117de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80117e2:	d3da      	bcc.n	801179a <tcp_new_port+0xa>
          return 0;
 80117e4:	2300      	movs	r3, #0
 80117e6:	e00d      	b.n	8011804 <tcp_new_port+0x74>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80117e8:	683b      	ldr	r3, [r7, #0]
 80117ea:	68db      	ldr	r3, [r3, #12]
 80117ec:	603b      	str	r3, [r7, #0]
 80117ee:	683b      	ldr	r3, [r7, #0]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d1ea      	bne.n	80117ca <tcp_new_port+0x3a>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80117f4:	79fb      	ldrb	r3, [r7, #7]
 80117f6:	3301      	adds	r3, #1
 80117f8:	71fb      	strb	r3, [r7, #7]
 80117fa:	79fb      	ldrb	r3, [r7, #7]
 80117fc:	2b03      	cmp	r3, #3
 80117fe:	d9dd      	bls.n	80117bc <tcp_new_port+0x2c>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8011800:	4b03      	ldr	r3, [pc, #12]	; (8011810 <tcp_new_port+0x80>)
 8011802:	881b      	ldrh	r3, [r3, #0]
}
 8011804:	4618      	mov	r0, r3
 8011806:	370c      	adds	r7, #12
 8011808:	46bd      	mov	sp, r7
 801180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801180e:	4770      	bx	lr
 8011810:	20000028 	.word	0x20000028
 8011814:	0801cf78 	.word	0x0801cf78

08011818 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8011818:	b5b0      	push	{r4, r5, r7, lr}
 801181a:	b08c      	sub	sp, #48	; 0x30
 801181c:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801181e:	2300      	movs	r3, #0
 8011820:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 8011822:	4b96      	ldr	r3, [pc, #600]	; (8011a7c <tcp_slowtmr+0x264>)
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	3301      	adds	r3, #1
 8011828:	4a94      	ldr	r2, [pc, #592]	; (8011a7c <tcp_slowtmr+0x264>)
 801182a:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801182c:	4b94      	ldr	r3, [pc, #592]	; (8011a80 <tcp_slowtmr+0x268>)
 801182e:	781b      	ldrb	r3, [r3, #0]
 8011830:	3301      	adds	r3, #1
 8011832:	b2da      	uxtb	r2, r3
 8011834:	4b92      	ldr	r3, [pc, #584]	; (8011a80 <tcp_slowtmr+0x268>)
 8011836:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8011838:	2300      	movs	r3, #0
 801183a:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 801183c:	4b91      	ldr	r3, [pc, #580]	; (8011a84 <tcp_slowtmr+0x26c>)
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	627b      	str	r3, [r7, #36]	; 0x24
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8011842:	e227      	b.n	8011c94 <tcp_slowtmr+0x47c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8011844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011846:	7d1b      	ldrb	r3, [r3, #20]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d106      	bne.n	801185a <tcp_slowtmr+0x42>
 801184c:	4b8e      	ldr	r3, [pc, #568]	; (8011a88 <tcp_slowtmr+0x270>)
 801184e:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 8011852:	498e      	ldr	r1, [pc, #568]	; (8011a8c <tcp_slowtmr+0x274>)
 8011854:	488e      	ldr	r0, [pc, #568]	; (8011a90 <tcp_slowtmr+0x278>)
 8011856:	f007 fd43 	bl	80192e0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801185a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801185c:	7d1b      	ldrb	r3, [r3, #20]
 801185e:	2b01      	cmp	r3, #1
 8011860:	d106      	bne.n	8011870 <tcp_slowtmr+0x58>
 8011862:	4b89      	ldr	r3, [pc, #548]	; (8011a88 <tcp_slowtmr+0x270>)
 8011864:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8011868:	498a      	ldr	r1, [pc, #552]	; (8011a94 <tcp_slowtmr+0x27c>)
 801186a:	4889      	ldr	r0, [pc, #548]	; (8011a90 <tcp_slowtmr+0x278>)
 801186c:	f007 fd38 	bl	80192e0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8011870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011872:	7d1b      	ldrb	r3, [r3, #20]
 8011874:	2b0a      	cmp	r3, #10
 8011876:	d106      	bne.n	8011886 <tcp_slowtmr+0x6e>
 8011878:	4b83      	ldr	r3, [pc, #524]	; (8011a88 <tcp_slowtmr+0x270>)
 801187a:	f240 32f2 	movw	r2, #1010	; 0x3f2
 801187e:	4986      	ldr	r1, [pc, #536]	; (8011a98 <tcp_slowtmr+0x280>)
 8011880:	4883      	ldr	r0, [pc, #524]	; (8011a90 <tcp_slowtmr+0x278>)
 8011882:	f007 fd2d 	bl	80192e0 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011888:	7f5a      	ldrb	r2, [r3, #29]
 801188a:	4b7d      	ldr	r3, [pc, #500]	; (8011a80 <tcp_slowtmr+0x268>)
 801188c:	781b      	ldrb	r3, [r3, #0]
 801188e:	429a      	cmp	r2, r3
 8011890:	d103      	bne.n	801189a <tcp_slowtmr+0x82>
      /* skip this pcb, we have already processed it */
      pcb = pcb->next;
 8011892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011894:	68db      	ldr	r3, [r3, #12]
 8011896:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 8011898:	e1fc      	b.n	8011c94 <tcp_slowtmr+0x47c>
    }
    pcb->last_timer = tcp_timer_ctr;
 801189a:	4b79      	ldr	r3, [pc, #484]	; (8011a80 <tcp_slowtmr+0x268>)
 801189c:	781a      	ldrb	r2, [r3, #0]
 801189e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118a0:	775a      	strb	r2, [r3, #29]

    pcb_remove = 0;
 80118a2:	2300      	movs	r3, #0
 80118a4:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 80118a6:	2300      	movs	r3, #0
 80118a8:	77bb      	strb	r3, [r7, #30]

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80118aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118ac:	7d1b      	ldrb	r3, [r3, #20]
 80118ae:	2b02      	cmp	r3, #2
 80118b0:	d108      	bne.n	80118c4 <tcp_slowtmr+0xac>
 80118b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80118b8:	2b05      	cmp	r3, #5
 80118ba:	d903      	bls.n	80118c4 <tcp_slowtmr+0xac>
      ++pcb_remove;
 80118bc:	7ffb      	ldrb	r3, [r7, #31]
 80118be:	3301      	adds	r3, #1
 80118c0:	77fb      	strb	r3, [r7, #31]
 80118c2:	e0a2      	b.n	8011a0a <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    }
    else if (pcb->nrtx >= TCP_MAXRTX) {
 80118c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80118ca:	2b0b      	cmp	r3, #11
 80118cc:	d903      	bls.n	80118d6 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 80118ce:	7ffb      	ldrb	r3, [r7, #31]
 80118d0:	3301      	adds	r3, #1
 80118d2:	77fb      	strb	r3, [r7, #31]
 80118d4:	e099      	b.n	8011a0a <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 80118d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118d8:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d032      	beq.n	8011946 <tcp_slowtmr+0x12e>
        /* If snd_wnd is zero, use persist timer to send 1 byte probes
         * instead of using the standard retransmission mechanism. */
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 80118e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118e2:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80118e6:	3b01      	subs	r3, #1
 80118e8:	4a6c      	ldr	r2, [pc, #432]	; (8011a9c <tcp_slowtmr+0x284>)
 80118ea:	5cd3      	ldrb	r3, [r2, r3]
 80118ec:	74fb      	strb	r3, [r7, #19]
        if (pcb->persist_cnt < backoff_cnt) {
 80118ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118f0:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 80118f4:	7cfa      	ldrb	r2, [r7, #19]
 80118f6:	429a      	cmp	r2, r3
 80118f8:	d907      	bls.n	801190a <tcp_slowtmr+0xf2>
          pcb->persist_cnt++;
 80118fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118fc:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8011900:	3301      	adds	r3, #1
 8011902:	b2da      	uxtb	r2, r3
 8011904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011906:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
        }
        if (pcb->persist_cnt >= backoff_cnt) {
 801190a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801190c:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8011910:	7cfa      	ldrb	r2, [r7, #19]
 8011912:	429a      	cmp	r2, r3
 8011914:	d879      	bhi.n	8011a0a <tcp_slowtmr+0x1f2>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 8011916:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011918:	f004 fbd2 	bl	80160c0 <tcp_zero_window_probe>
 801191c:	4603      	mov	r3, r0
 801191e:	2b00      	cmp	r3, #0
 8011920:	d173      	bne.n	8011a0a <tcp_slowtmr+0x1f2>
            pcb->persist_cnt = 0;
 8011922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011924:	2200      	movs	r2, #0
 8011926:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801192a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801192c:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8011930:	2b06      	cmp	r3, #6
 8011932:	d86a      	bhi.n	8011a0a <tcp_slowtmr+0x1f2>
              pcb->persist_backoff++;
 8011934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011936:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801193a:	3301      	adds	r3, #1
 801193c:	b2da      	uxtb	r2, r3
 801193e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011940:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8011944:	e061      	b.n	8011a0a <tcp_slowtmr+0x1f2>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if (pcb->rtime >= 0) {
 8011946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011948:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801194c:	2b00      	cmp	r3, #0
 801194e:	db08      	blt.n	8011962 <tcp_slowtmr+0x14a>
          ++pcb->rtime;
 8011950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011952:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011956:	b29b      	uxth	r3, r3
 8011958:	3301      	adds	r3, #1
 801195a:	b29b      	uxth	r3, r3
 801195c:	b21a      	sxth	r2, r3
 801195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011960:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 8011962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011964:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011966:	2b00      	cmp	r3, #0
 8011968:	d04f      	beq.n	8011a0a <tcp_slowtmr+0x1f2>
 801196a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801196c:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8011970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011972:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011976:	429a      	cmp	r2, r3
 8011978:	db47      	blt.n	8011a0a <tcp_slowtmr+0x1f2>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));

          /* Double retransmission time-out unless we are trying to
           * connect to somebody (i.e., we are in SYN_SENT). */
          if (pcb->state != SYN_SENT) {
 801197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801197c:	7d1b      	ldrb	r3, [r3, #20]
 801197e:	2b02      	cmp	r3, #2
 8011980:	d018      	beq.n	80119b4 <tcp_slowtmr+0x19c>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 8011982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011984:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011988:	2b0c      	cmp	r3, #12
 801198a:	bf28      	it	cs
 801198c:	230c      	movcs	r3, #12
 801198e:	75fb      	strb	r3, [r7, #23]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8011990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011992:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011996:	10db      	asrs	r3, r3, #3
 8011998:	b21b      	sxth	r3, r3
 801199a:	461a      	mov	r2, r3
 801199c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801199e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80119a2:	4413      	add	r3, r2
 80119a4:	7dfa      	ldrb	r2, [r7, #23]
 80119a6:	493e      	ldr	r1, [pc, #248]	; (8011aa0 <tcp_slowtmr+0x288>)
 80119a8:	5c8a      	ldrb	r2, [r1, r2]
 80119aa:	4093      	lsls	r3, r2
 80119ac:	b21a      	sxth	r2, r3
 80119ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
          }

          /* Reset the retransmission timer. */
          pcb->rtime = 0;
 80119b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119b6:	2200      	movs	r2, #0
 80119b8:	861a      	strh	r2, [r3, #48]	; 0x30

          /* Reduce congestion window and ssthresh. */
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80119ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119bc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80119c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119c2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80119c6:	4293      	cmp	r3, r2
 80119c8:	bf28      	it	cs
 80119ca:	4613      	movcs	r3, r2
 80119cc:	82bb      	strh	r3, [r7, #20]
          pcb->ssthresh = eff_wnd >> 1;
 80119ce:	8abb      	ldrh	r3, [r7, #20]
 80119d0:	085b      	lsrs	r3, r3, #1
 80119d2:	b29a      	uxth	r2, r3
 80119d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119d6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80119da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119dc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80119e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80119e4:	005b      	lsls	r3, r3, #1
 80119e6:	b29b      	uxth	r3, r3
 80119e8:	429a      	cmp	r2, r3
 80119ea:	d206      	bcs.n	80119fa <tcp_slowtmr+0x1e2>
            pcb->ssthresh = (pcb->mss << 1);
 80119ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119ee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80119f0:	005b      	lsls	r3, r3, #1
 80119f2:	b29a      	uxth	r2, r3
 80119f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119f6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          }
          pcb->cwnd = pcb->mss;
 80119fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119fc:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80119fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a00:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          /* The following needs to be called AFTER cwnd is set to one
             mss - STJ */
          tcp_rexmit_rto(pcb);
 8011a04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011a06:	f004 fa3f 	bl	8015e88 <tcp_rexmit_rto>
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8011a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a0c:	7d1b      	ldrb	r3, [r3, #20]
 8011a0e:	2b06      	cmp	r3, #6
 8011a10:	d10f      	bne.n	8011a32 <tcp_slowtmr+0x21a>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8011a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a14:	7e9b      	ldrb	r3, [r3, #26]
 8011a16:	f003 0310 	and.w	r3, r3, #16
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d009      	beq.n	8011a32 <tcp_slowtmr+0x21a>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011a1e:	4b17      	ldr	r3, [pc, #92]	; (8011a7c <tcp_slowtmr+0x264>)
 8011a20:	681a      	ldr	r2, [r3, #0]
 8011a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a24:	6a1b      	ldr	r3, [r3, #32]
 8011a26:	1ad3      	subs	r3, r2, r3
 8011a28:	2b28      	cmp	r3, #40	; 0x28
 8011a2a:	d902      	bls.n	8011a32 <tcp_slowtmr+0x21a>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8011a2c:	7ffb      	ldrb	r3, [r7, #31]
 8011a2e:	3301      	adds	r3, #1
 8011a30:	77fb      	strb	r3, [r7, #31]
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a34:	7a1b      	ldrb	r3, [r3, #8]
 8011a36:	f003 0308 	and.w	r3, r3, #8
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d05d      	beq.n	8011afa <tcp_slowtmr+0x2e2>
       ((pcb->state == ESTABLISHED) ||
 8011a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a40:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011a42:	2b04      	cmp	r3, #4
 8011a44:	d003      	beq.n	8011a4e <tcp_slowtmr+0x236>
        (pcb->state == CLOSE_WAIT))) {
 8011a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a48:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 8011a4a:	2b07      	cmp	r3, #7
 8011a4c:	d155      	bne.n	8011afa <tcp_slowtmr+0x2e2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011a4e:	4b0b      	ldr	r3, [pc, #44]	; (8011a7c <tcp_slowtmr+0x264>)
 8011a50:	681a      	ldr	r2, [r3, #0]
 8011a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a54:	6a1b      	ldr	r3, [r3, #32]
 8011a56:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 8011a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a5a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8011a5e:	4b11      	ldr	r3, [pc, #68]	; (8011aa4 <tcp_slowtmr+0x28c>)
 8011a60:	440b      	add	r3, r1
 8011a62:	4911      	ldr	r1, [pc, #68]	; (8011aa8 <tcp_slowtmr+0x290>)
 8011a64:	fba1 1303 	umull	r1, r3, r1, r3
 8011a68:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011a6a:	429a      	cmp	r2, r3
 8011a6c:	d91e      	bls.n	8011aac <tcp_slowtmr+0x294>
      {
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print(TCP_DEBUG, &pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8011a6e:	7ffb      	ldrb	r3, [r7, #31]
 8011a70:	3301      	adds	r3, #1
 8011a72:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 8011a74:	7fbb      	ldrb	r3, [r7, #30]
 8011a76:	3301      	adds	r3, #1
 8011a78:	77bb      	strb	r3, [r7, #30]
 8011a7a:	e03e      	b.n	8011afa <tcp_slowtmr+0x2e2>
 8011a7c:	200101d0 	.word	0x200101d0
 8011a80:	2000c802 	.word	0x2000c802
 8011a84:	200101cc 	.word	0x200101cc
 8011a88:	0801b994 	.word	0x0801b994
 8011a8c:	0801bb68 	.word	0x0801bb68
 8011a90:	0801b9f4 	.word	0x0801b9f4
 8011a94:	0801bb94 	.word	0x0801bb94
 8011a98:	0801bbc0 	.word	0x0801bbc0
 8011a9c:	0801cf70 	.word	0x0801cf70
 8011aa0:	0801cf60 	.word	0x0801cf60
 8011aa4:	000a4cb8 	.word	0x000a4cb8
 8011aa8:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011aac:	4b97      	ldr	r3, [pc, #604]	; (8011d0c <tcp_slowtmr+0x4f4>)
 8011aae:	681a      	ldr	r2, [r3, #0]
 8011ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ab2:	6a1b      	ldr	r3, [r3, #32]
 8011ab4:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ab8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8011abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011abe:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	4b92      	ldr	r3, [pc, #584]	; (8011d10 <tcp_slowtmr+0x4f8>)
 8011ac6:	fb03 f300 	mul.w	r3, r3, r0
 8011aca:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 8011acc:	4991      	ldr	r1, [pc, #580]	; (8011d14 <tcp_slowtmr+0x4fc>)
 8011ace:	fba1 1303 	umull	r1, r3, r1, r3
 8011ad2:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011ad4:	429a      	cmp	r2, r3
 8011ad6:	d910      	bls.n	8011afa <tcp_slowtmr+0x2e2>
      {
        err = tcp_keepalive(pcb);
 8011ad8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011ada:	f004 fab4 	bl	8016046 <tcp_keepalive>
 8011ade:	4603      	mov	r3, r0
 8011ae0:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 8011ae2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d107      	bne.n	8011afa <tcp_slowtmr+0x2e2>
          pcb->keep_cnt_sent++;
 8011aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011aec:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8011af0:	3301      	adds	r3, #1
 8011af2:	b2da      	uxtb	r2, r3
 8011af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011af6:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8011afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d016      	beq.n	8011b30 <tcp_slowtmr+0x318>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 8011b02:	4b82      	ldr	r3, [pc, #520]	; (8011d0c <tcp_slowtmr+0x4f4>)
 8011b04:	681a      	ldr	r2, [r3, #0]
 8011b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b08:	6a1b      	ldr	r3, [r3, #32]
 8011b0a:	1ad2      	subs	r2, r2, r3
 8011b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b0e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011b12:	4619      	mov	r1, r3
 8011b14:	460b      	mov	r3, r1
 8011b16:	005b      	lsls	r3, r3, #1
 8011b18:	440b      	add	r3, r1
 8011b1a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011b1c:	429a      	cmp	r2, r3
 8011b1e:	d307      	bcc.n	8011b30 <tcp_slowtmr+0x318>
      tcp_segs_free(pcb->ooseq);
 8011b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011b24:	4618      	mov	r0, r3
 8011b26:	f000 fa04 	bl	8011f32 <tcp_segs_free>
      pcb->ooseq = NULL;
 8011b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b2c:	2200      	movs	r2, #0
 8011b2e:	671a      	str	r2, [r3, #112]	; 0x70
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8011b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b32:	7d1b      	ldrb	r3, [r3, #20]
 8011b34:	2b03      	cmp	r3, #3
 8011b36:	d109      	bne.n	8011b4c <tcp_slowtmr+0x334>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011b38:	4b74      	ldr	r3, [pc, #464]	; (8011d0c <tcp_slowtmr+0x4f4>)
 8011b3a:	681a      	ldr	r2, [r3, #0]
 8011b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b3e:	6a1b      	ldr	r3, [r3, #32]
 8011b40:	1ad3      	subs	r3, r2, r3
 8011b42:	2b28      	cmp	r3, #40	; 0x28
 8011b44:	d902      	bls.n	8011b4c <tcp_slowtmr+0x334>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8011b46:	7ffb      	ldrb	r3, [r7, #31]
 8011b48:	3301      	adds	r3, #1
 8011b4a:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8011b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b4e:	7d1b      	ldrb	r3, [r3, #20]
 8011b50:	2b09      	cmp	r3, #9
 8011b52:	d109      	bne.n	8011b68 <tcp_slowtmr+0x350>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011b54:	4b6d      	ldr	r3, [pc, #436]	; (8011d0c <tcp_slowtmr+0x4f4>)
 8011b56:	681a      	ldr	r2, [r3, #0]
 8011b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b5a:	6a1b      	ldr	r3, [r3, #32]
 8011b5c:	1ad3      	subs	r3, r2, r3
 8011b5e:	2bf0      	cmp	r3, #240	; 0xf0
 8011b60:	d902      	bls.n	8011b68 <tcp_slowtmr+0x350>
        ++pcb_remove;
 8011b62:	7ffb      	ldrb	r3, [r7, #31]
 8011b64:	3301      	adds	r3, #1
 8011b66:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011b68:	7ffb      	ldrb	r3, [r7, #31]
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d05d      	beq.n	8011c2a <tcp_slowtmr+0x412>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8011b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011b74:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8011b76:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011b78:	f000 fc44 	bl	8012404 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8011b7c:	6a3b      	ldr	r3, [r7, #32]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d010      	beq.n	8011ba4 <tcp_slowtmr+0x38c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8011b82:	4b65      	ldr	r3, [pc, #404]	; (8011d18 <tcp_slowtmr+0x500>)
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011b88:	429a      	cmp	r2, r3
 8011b8a:	d106      	bne.n	8011b9a <tcp_slowtmr+0x382>
 8011b8c:	4b63      	ldr	r3, [pc, #396]	; (8011d1c <tcp_slowtmr+0x504>)
 8011b8e:	f240 4289 	movw	r2, #1161	; 0x489
 8011b92:	4963      	ldr	r1, [pc, #396]	; (8011d20 <tcp_slowtmr+0x508>)
 8011b94:	4863      	ldr	r0, [pc, #396]	; (8011d24 <tcp_slowtmr+0x50c>)
 8011b96:	f007 fba3 	bl	80192e0 <iprintf>
        prev->next = pcb->next;
 8011b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b9c:	68da      	ldr	r2, [r3, #12]
 8011b9e:	6a3b      	ldr	r3, [r7, #32]
 8011ba0:	60da      	str	r2, [r3, #12]
 8011ba2:	e00f      	b.n	8011bc4 <tcp_slowtmr+0x3ac>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011ba4:	4b5c      	ldr	r3, [pc, #368]	; (8011d18 <tcp_slowtmr+0x500>)
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011baa:	429a      	cmp	r2, r3
 8011bac:	d006      	beq.n	8011bbc <tcp_slowtmr+0x3a4>
 8011bae:	4b5b      	ldr	r3, [pc, #364]	; (8011d1c <tcp_slowtmr+0x504>)
 8011bb0:	f240 428d 	movw	r2, #1165	; 0x48d
 8011bb4:	495c      	ldr	r1, [pc, #368]	; (8011d28 <tcp_slowtmr+0x510>)
 8011bb6:	485b      	ldr	r0, [pc, #364]	; (8011d24 <tcp_slowtmr+0x50c>)
 8011bb8:	f007 fb92 	bl	80192e0 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bbe:	68db      	ldr	r3, [r3, #12]
 8011bc0:	4a55      	ldr	r2, [pc, #340]	; (8011d18 <tcp_slowtmr+0x500>)
 8011bc2:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011bc4:	7fbb      	ldrb	r3, [r7, #30]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d010      	beq.n	8011bec <tcp_slowtmr+0x3d4>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bcc:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8011bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bd0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8011bd2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8011bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bd6:	1d1d      	adds	r5, r3, #4
 8011bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bda:	8adb      	ldrh	r3, [r3, #22]
 8011bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011bde:	8b12      	ldrh	r2, [r2, #24]
 8011be0:	9201      	str	r2, [sp, #4]
 8011be2:	9300      	str	r3, [sp, #0]
 8011be4:	462b      	mov	r3, r5
 8011be6:	4622      	mov	r2, r4
 8011be8:	f004 f8d8 	bl	8015d9c <tcp_rst>
                 pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8011bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bee:	691b      	ldr	r3, [r3, #16]
 8011bf0:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bf4:	7d1b      	ldrb	r3, [r3, #20]
 8011bf6:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bfa:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bfe:	68db      	ldr	r3, [r3, #12]
 8011c00:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 8011c02:	6839      	ldr	r1, [r7, #0]
 8011c04:	2001      	movs	r0, #1
 8011c06:	f7fe f8f7 	bl	800fdf8 <memp_free>

      tcp_active_pcbs_changed = 0;
 8011c0a:	4b48      	ldr	r3, [pc, #288]	; (8011d2c <tcp_slowtmr+0x514>)
 8011c0c:	2200      	movs	r2, #0
 8011c0e:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d004      	beq.n	8011c20 <tcp_slowtmr+0x408>
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	f06f 010c 	mvn.w	r1, #12
 8011c1c:	68b8      	ldr	r0, [r7, #8]
 8011c1e:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8011c20:	4b42      	ldr	r3, [pc, #264]	; (8011d2c <tcp_slowtmr+0x514>)
 8011c22:	781b      	ldrb	r3, [r3, #0]
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d035      	beq.n	8011c94 <tcp_slowtmr+0x47c>
        goto tcp_slowtmr_start;
 8011c28:	e606      	b.n	8011838 <tcp_slowtmr+0x20>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8011c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c2c:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8011c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c30:	68db      	ldr	r3, [r3, #12]
 8011c32:	627b      	str	r3, [r7, #36]	; 0x24

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8011c34:	6a3b      	ldr	r3, [r7, #32]
 8011c36:	7edb      	ldrb	r3, [r3, #27]
 8011c38:	3301      	adds	r3, #1
 8011c3a:	b2da      	uxtb	r2, r3
 8011c3c:	6a3b      	ldr	r3, [r7, #32]
 8011c3e:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 8011c40:	6a3b      	ldr	r3, [r7, #32]
 8011c42:	7eda      	ldrb	r2, [r3, #27]
 8011c44:	6a3b      	ldr	r3, [r7, #32]
 8011c46:	7f1b      	ldrb	r3, [r3, #28]
 8011c48:	429a      	cmp	r2, r3
 8011c4a:	d323      	bcc.n	8011c94 <tcp_slowtmr+0x47c>
        prev->polltmr = 0;
 8011c4c:	6a3b      	ldr	r3, [r7, #32]
 8011c4e:	2200      	movs	r2, #0
 8011c50:	76da      	strb	r2, [r3, #27]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8011c52:	4b36      	ldr	r3, [pc, #216]	; (8011d2c <tcp_slowtmr+0x514>)
 8011c54:	2200      	movs	r2, #0
 8011c56:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8011c58:	6a3b      	ldr	r3, [r7, #32]
 8011c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d00a      	beq.n	8011c78 <tcp_slowtmr+0x460>
 8011c62:	6a3b      	ldr	r3, [r7, #32]
 8011c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011c68:	6a3a      	ldr	r2, [r7, #32]
 8011c6a:	6912      	ldr	r2, [r2, #16]
 8011c6c:	6a39      	ldr	r1, [r7, #32]
 8011c6e:	4610      	mov	r0, r2
 8011c70:	4798      	blx	r3
 8011c72:	4603      	mov	r3, r0
 8011c74:	777b      	strb	r3, [r7, #29]
 8011c76:	e001      	b.n	8011c7c <tcp_slowtmr+0x464>
 8011c78:	2300      	movs	r3, #0
 8011c7a:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 8011c7c:	4b2b      	ldr	r3, [pc, #172]	; (8011d2c <tcp_slowtmr+0x514>)
 8011c7e:	781b      	ldrb	r3, [r3, #0]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d000      	beq.n	8011c86 <tcp_slowtmr+0x46e>
          goto tcp_slowtmr_start;
 8011c84:	e5d8      	b.n	8011838 <tcp_slowtmr+0x20>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011c86:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d102      	bne.n	8011c94 <tcp_slowtmr+0x47c>
          tcp_output(prev);
 8011c8e:	6a38      	ldr	r0, [r7, #32]
 8011c90:	f003 fdfa 	bl	8015888 <tcp_output>
  while (pcb != NULL) {
 8011c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	f47f add4 	bne.w	8011844 <tcp_slowtmr+0x2c>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 8011ca0:	4b23      	ldr	r3, [pc, #140]	; (8011d30 <tcp_slowtmr+0x518>)
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8011ca6:	e068      	b.n	8011d7a <tcp_slowtmr+0x562>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011caa:	7d1b      	ldrb	r3, [r3, #20]
 8011cac:	2b0a      	cmp	r3, #10
 8011cae:	d006      	beq.n	8011cbe <tcp_slowtmr+0x4a6>
 8011cb0:	4b1a      	ldr	r3, [pc, #104]	; (8011d1c <tcp_slowtmr+0x504>)
 8011cb2:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8011cb6:	491f      	ldr	r1, [pc, #124]	; (8011d34 <tcp_slowtmr+0x51c>)
 8011cb8:	481a      	ldr	r0, [pc, #104]	; (8011d24 <tcp_slowtmr+0x50c>)
 8011cba:	f007 fb11 	bl	80192e0 <iprintf>
    pcb_remove = 0;
 8011cbe:	2300      	movs	r3, #0
 8011cc0:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011cc2:	4b12      	ldr	r3, [pc, #72]	; (8011d0c <tcp_slowtmr+0x4f4>)
 8011cc4:	681a      	ldr	r2, [r3, #0]
 8011cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cc8:	6a1b      	ldr	r3, [r3, #32]
 8011cca:	1ad3      	subs	r3, r2, r3
 8011ccc:	2bf0      	cmp	r3, #240	; 0xf0
 8011cce:	d902      	bls.n	8011cd6 <tcp_slowtmr+0x4be>
      ++pcb_remove;
 8011cd0:	7ffb      	ldrb	r3, [r7, #31]
 8011cd2:	3301      	adds	r3, #1
 8011cd4:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011cd6:	7ffb      	ldrb	r3, [r7, #31]
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d049      	beq.n	8011d70 <tcp_slowtmr+0x558>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011cdc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011cde:	f000 fb91 	bl	8012404 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011ce2:	6a3b      	ldr	r3, [r7, #32]
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d029      	beq.n	8011d3c <tcp_slowtmr+0x524>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011ce8:	4b11      	ldr	r3, [pc, #68]	; (8011d30 <tcp_slowtmr+0x518>)
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011cee:	429a      	cmp	r2, r3
 8011cf0:	d106      	bne.n	8011d00 <tcp_slowtmr+0x4e8>
 8011cf2:	4b0a      	ldr	r3, [pc, #40]	; (8011d1c <tcp_slowtmr+0x504>)
 8011cf4:	f240 42cb 	movw	r2, #1227	; 0x4cb
 8011cf8:	490f      	ldr	r1, [pc, #60]	; (8011d38 <tcp_slowtmr+0x520>)
 8011cfa:	480a      	ldr	r0, [pc, #40]	; (8011d24 <tcp_slowtmr+0x50c>)
 8011cfc:	f007 faf0 	bl	80192e0 <iprintf>
        prev->next = pcb->next;
 8011d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d02:	68da      	ldr	r2, [r3, #12]
 8011d04:	6a3b      	ldr	r3, [r7, #32]
 8011d06:	60da      	str	r2, [r3, #12]
 8011d08:	e028      	b.n	8011d5c <tcp_slowtmr+0x544>
 8011d0a:	bf00      	nop
 8011d0c:	200101d0 	.word	0x200101d0
 8011d10:	000124f8 	.word	0x000124f8
 8011d14:	10624dd3 	.word	0x10624dd3
 8011d18:	200101cc 	.word	0x200101cc
 8011d1c:	0801b994 	.word	0x0801b994
 8011d20:	0801bbf0 	.word	0x0801bbf0
 8011d24:	0801b9f4 	.word	0x0801b9f4
 8011d28:	0801bc1c 	.word	0x0801bc1c
 8011d2c:	200101c8 	.word	0x200101c8
 8011d30:	200101dc 	.word	0x200101dc
 8011d34:	0801bc48 	.word	0x0801bc48
 8011d38:	0801bc78 	.word	0x0801bc78
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011d3c:	4b12      	ldr	r3, [pc, #72]	; (8011d88 <tcp_slowtmr+0x570>)
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d42:	429a      	cmp	r2, r3
 8011d44:	d006      	beq.n	8011d54 <tcp_slowtmr+0x53c>
 8011d46:	4b11      	ldr	r3, [pc, #68]	; (8011d8c <tcp_slowtmr+0x574>)
 8011d48:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8011d4c:	4910      	ldr	r1, [pc, #64]	; (8011d90 <tcp_slowtmr+0x578>)
 8011d4e:	4811      	ldr	r0, [pc, #68]	; (8011d94 <tcp_slowtmr+0x57c>)
 8011d50:	f007 fac6 	bl	80192e0 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8011d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d56:	68db      	ldr	r3, [r3, #12]
 8011d58:	4a0b      	ldr	r2, [pc, #44]	; (8011d88 <tcp_slowtmr+0x570>)
 8011d5a:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d5e:	61bb      	str	r3, [r7, #24]
      pcb = pcb->next;
 8011d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d62:	68db      	ldr	r3, [r3, #12]
 8011d64:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 8011d66:	69b9      	ldr	r1, [r7, #24]
 8011d68:	2001      	movs	r0, #1
 8011d6a:	f7fe f845 	bl	800fdf8 <memp_free>
 8011d6e:	e004      	b.n	8011d7a <tcp_slowtmr+0x562>
    } else {
      prev = pcb;
 8011d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d72:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8011d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d76:	68db      	ldr	r3, [r3, #12]
 8011d78:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8011d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d193      	bne.n	8011ca8 <tcp_slowtmr+0x490>
    }
  }
}
 8011d80:	bf00      	nop
 8011d82:	3728      	adds	r7, #40	; 0x28
 8011d84:	46bd      	mov	sp, r7
 8011d86:	bdb0      	pop	{r4, r5, r7, pc}
 8011d88:	200101dc 	.word	0x200101dc
 8011d8c:	0801b994 	.word	0x0801b994
 8011d90:	0801bca0 	.word	0x0801bca0
 8011d94:	0801b9f4 	.word	0x0801b9f4

08011d98 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011d98:	b580      	push	{r7, lr}
 8011d9a:	b082      	sub	sp, #8
 8011d9c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011d9e:	4b2d      	ldr	r3, [pc, #180]	; (8011e54 <tcp_fasttmr+0xbc>)
 8011da0:	781b      	ldrb	r3, [r3, #0]
 8011da2:	3301      	adds	r3, #1
 8011da4:	b2da      	uxtb	r2, r3
 8011da6:	4b2b      	ldr	r3, [pc, #172]	; (8011e54 <tcp_fasttmr+0xbc>)
 8011da8:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011daa:	4b2b      	ldr	r3, [pc, #172]	; (8011e58 <tcp_fasttmr+0xc0>)
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011db0:	e048      	b.n	8011e44 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	7f5a      	ldrb	r2, [r3, #29]
 8011db6:	4b27      	ldr	r3, [pc, #156]	; (8011e54 <tcp_fasttmr+0xbc>)
 8011db8:	781b      	ldrb	r3, [r3, #0]
 8011dba:	429a      	cmp	r2, r3
 8011dbc:	d03f      	beq.n	8011e3e <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011dbe:	4b25      	ldr	r3, [pc, #148]	; (8011e54 <tcp_fasttmr+0xbc>)
 8011dc0:	781a      	ldrb	r2, [r3, #0]
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	7e9b      	ldrb	r3, [r3, #26]
 8011dca:	f003 0301 	and.w	r3, r3, #1
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d010      	beq.n	8011df4 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	7e9b      	ldrb	r3, [r3, #26]
 8011dd6:	f043 0302 	orr.w	r3, r3, #2
 8011dda:	b2da      	uxtb	r2, r3
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 8011de0:	6878      	ldr	r0, [r7, #4]
 8011de2:	f003 fd51 	bl	8015888 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	7e9b      	ldrb	r3, [r3, #26]
 8011dea:	f023 0303 	bic.w	r3, r3, #3
 8011dee:	b2da      	uxtb	r2, r3
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	7e9b      	ldrb	r3, [r3, #26]
 8011df8:	f003 0308 	and.w	r3, r3, #8
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d009      	beq.n	8011e14 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	7e9b      	ldrb	r3, [r3, #26]
 8011e04:	f023 0308 	bic.w	r3, r3, #8
 8011e08:	b2da      	uxtb	r2, r3
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011e0e:	6878      	ldr	r0, [r7, #4]
 8011e10:	f7ff f958 	bl	80110c4 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	68db      	ldr	r3, [r3, #12]
 8011e18:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d00a      	beq.n	8011e38 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011e22:	4b0e      	ldr	r3, [pc, #56]	; (8011e5c <tcp_fasttmr+0xc4>)
 8011e24:	2200      	movs	r2, #0
 8011e26:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8011e28:	6878      	ldr	r0, [r7, #4]
 8011e2a:	f000 f819 	bl	8011e60 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011e2e:	4b0b      	ldr	r3, [pc, #44]	; (8011e5c <tcp_fasttmr+0xc4>)
 8011e30:	781b      	ldrb	r3, [r3, #0]
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d000      	beq.n	8011e38 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8011e36:	e7b8      	b.n	8011daa <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8011e38:	683b      	ldr	r3, [r7, #0]
 8011e3a:	607b      	str	r3, [r7, #4]
 8011e3c:	e002      	b.n	8011e44 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	68db      	ldr	r3, [r3, #12]
 8011e42:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d1b3      	bne.n	8011db2 <tcp_fasttmr+0x1a>
    }
  }
}
 8011e4a:	bf00      	nop
 8011e4c:	3708      	adds	r7, #8
 8011e4e:	46bd      	mov	sp, r7
 8011e50:	bd80      	pop	{r7, pc}
 8011e52:	bf00      	nop
 8011e54:	2000c802 	.word	0x2000c802
 8011e58:	200101cc 	.word	0x200101cc
 8011e5c:	200101c8 	.word	0x200101c8

08011e60 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011e60:	b590      	push	{r4, r7, lr}
 8011e62:	b085      	sub	sp, #20
 8011e64:	af00      	add	r7, sp, #0
 8011e66:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e6c:	7b5b      	ldrb	r3, [r3, #13]
 8011e6e:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e74:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	2200      	movs	r2, #0
 8011e7a:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d00b      	beq.n	8011e9e <tcp_process_refused_data+0x3e>
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	6918      	ldr	r0, [r3, #16]
 8011e90:	2300      	movs	r3, #0
 8011e92:	68ba      	ldr	r2, [r7, #8]
 8011e94:	6879      	ldr	r1, [r7, #4]
 8011e96:	47a0      	blx	r4
 8011e98:	4603      	mov	r3, r0
 8011e9a:	73fb      	strb	r3, [r7, #15]
 8011e9c:	e007      	b.n	8011eae <tcp_process_refused_data+0x4e>
 8011e9e:	2300      	movs	r3, #0
 8011ea0:	68ba      	ldr	r2, [r7, #8]
 8011ea2:	6879      	ldr	r1, [r7, #4]
 8011ea4:	2000      	movs	r0, #0
 8011ea6:	f000 f88c 	bl	8011fc2 <tcp_recv_null>
 8011eaa:	4603      	mov	r3, r0
 8011eac:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d12a      	bne.n	8011f0c <tcp_process_refused_data+0xac>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 8011eb6:	7bbb      	ldrb	r3, [r7, #14]
 8011eb8:	f003 0320 	and.w	r3, r3, #32
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d033      	beq.n	8011f28 <tcp_process_refused_data+0xc8>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011ec4:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011ec8:	d005      	beq.n	8011ed6 <tcp_process_refused_data+0x76>
          pcb->rcv_wnd++;
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011ece:	3301      	adds	r3, #1
 8011ed0:	b29a      	uxth	r2, r3
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d00b      	beq.n	8011ef8 <tcp_process_refused_data+0x98>
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	6918      	ldr	r0, [r3, #16]
 8011eea:	2300      	movs	r3, #0
 8011eec:	2200      	movs	r2, #0
 8011eee:	6879      	ldr	r1, [r7, #4]
 8011ef0:	47a0      	blx	r4
 8011ef2:	4603      	mov	r3, r0
 8011ef4:	73fb      	strb	r3, [r7, #15]
 8011ef6:	e001      	b.n	8011efc <tcp_process_refused_data+0x9c>
 8011ef8:	2300      	movs	r3, #0
 8011efa:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8011efc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f00:	f113 0f0d 	cmn.w	r3, #13
 8011f04:	d110      	bne.n	8011f28 <tcp_process_refused_data+0xc8>
          return ERR_ABRT;
 8011f06:	f06f 030c 	mvn.w	r3, #12
 8011f0a:	e00e      	b.n	8011f2a <tcp_process_refused_data+0xca>
        }
      }
    } else if (err == ERR_ABRT) {
 8011f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f10:	f113 0f0d 	cmn.w	r3, #13
 8011f14:	d102      	bne.n	8011f1c <tcp_process_refused_data+0xbc>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011f16:	f06f 030c 	mvn.w	r3, #12
 8011f1a:	e006      	b.n	8011f2a <tcp_process_refused_data+0xca>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	68ba      	ldr	r2, [r7, #8]
 8011f20:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 8011f22:	f06f 0304 	mvn.w	r3, #4
 8011f26:	e000      	b.n	8011f2a <tcp_process_refused_data+0xca>
    }
  }
  return ERR_OK;
 8011f28:	2300      	movs	r3, #0
}
 8011f2a:	4618      	mov	r0, r3
 8011f2c:	3714      	adds	r7, #20
 8011f2e:	46bd      	mov	sp, r7
 8011f30:	bd90      	pop	{r4, r7, pc}

08011f32 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8011f32:	b580      	push	{r7, lr}
 8011f34:	b084      	sub	sp, #16
 8011f36:	af00      	add	r7, sp, #0
 8011f38:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8011f3a:	e007      	b.n	8011f4c <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8011f42:	6878      	ldr	r0, [r7, #4]
 8011f44:	f000 f809 	bl	8011f5a <tcp_seg_free>
    seg = next;
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d1f4      	bne.n	8011f3c <tcp_segs_free+0xa>
  }
}
 8011f52:	bf00      	nop
 8011f54:	3710      	adds	r7, #16
 8011f56:	46bd      	mov	sp, r7
 8011f58:	bd80      	pop	{r7, pc}

08011f5a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8011f5a:	b580      	push	{r7, lr}
 8011f5c:	b082      	sub	sp, #8
 8011f5e:	af00      	add	r7, sp, #0
 8011f60:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d00c      	beq.n	8011f82 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	685b      	ldr	r3, [r3, #4]
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d004      	beq.n	8011f7a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	685b      	ldr	r3, [r3, #4]
 8011f74:	4618      	mov	r0, r3
 8011f76:	f7fe fcd7 	bl	8010928 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011f7a:	6879      	ldr	r1, [r7, #4]
 8011f7c:	2003      	movs	r0, #3
 8011f7e:	f7fd ff3b 	bl	800fdf8 <memp_free>
  }
}
 8011f82:	bf00      	nop
 8011f84:	3708      	adds	r7, #8
 8011f86:	46bd      	mov	sp, r7
 8011f88:	bd80      	pop	{r7, pc}

08011f8a <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011f8a:	b580      	push	{r7, lr}
 8011f8c:	b084      	sub	sp, #16
 8011f8e:	af00      	add	r7, sp, #0
 8011f90:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8011f92:	2003      	movs	r0, #3
 8011f94:	f7fd feba 	bl	800fd0c <memp_malloc>
 8011f98:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d101      	bne.n	8011fa4 <tcp_seg_copy+0x1a>
    return NULL;
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	e00a      	b.n	8011fba <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8011fa4:	2210      	movs	r2, #16
 8011fa6:	6879      	ldr	r1, [r7, #4]
 8011fa8:	68f8      	ldr	r0, [r7, #12]
 8011faa:	f007 f986 	bl	80192ba <memcpy>
  pbuf_ref(cseg->p);
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	685b      	ldr	r3, [r3, #4]
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	f7fe fd6a 	bl	8010a8c <pbuf_ref>
  return cseg;
 8011fb8:	68fb      	ldr	r3, [r7, #12]
}
 8011fba:	4618      	mov	r0, r3
 8011fbc:	3710      	adds	r7, #16
 8011fbe:	46bd      	mov	sp, r7
 8011fc0:	bd80      	pop	{r7, pc}

08011fc2 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8011fc2:	b580      	push	{r7, lr}
 8011fc4:	b084      	sub	sp, #16
 8011fc6:	af00      	add	r7, sp, #0
 8011fc8:	60f8      	str	r0, [r7, #12]
 8011fca:	60b9      	str	r1, [r7, #8]
 8011fcc:	607a      	str	r2, [r7, #4]
 8011fce:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d009      	beq.n	8011fea <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	891b      	ldrh	r3, [r3, #8]
 8011fda:	4619      	mov	r1, r3
 8011fdc:	68b8      	ldr	r0, [r7, #8]
 8011fde:	f7ff fb7d 	bl	80116dc <tcp_recved>
    pbuf_free(p);
 8011fe2:	6878      	ldr	r0, [r7, #4]
 8011fe4:	f7fe fca0 	bl	8010928 <pbuf_free>
 8011fe8:	e008      	b.n	8011ffc <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 8011fea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d104      	bne.n	8011ffc <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 8011ff2:	68b8      	ldr	r0, [r7, #8]
 8011ff4:	f7ff f8cc 	bl	8011190 <tcp_close>
 8011ff8:	4603      	mov	r3, r0
 8011ffa:	e000      	b.n	8011ffe <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 8011ffc:	2300      	movs	r3, #0
}
 8011ffe:	4618      	mov	r0, r3
 8012000:	3710      	adds	r7, #16
 8012002:	46bd      	mov	sp, r7
 8012004:	bd80      	pop	{r7, pc}
	...

08012008 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012008:	b580      	push	{r7, lr}
 801200a:	b086      	sub	sp, #24
 801200c:	af00      	add	r7, sp, #0
 801200e:	4603      	mov	r3, r0
 8012010:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8012012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012016:	2b00      	cmp	r3, #0
 8012018:	db01      	blt.n	801201e <tcp_kill_prio+0x16>
 801201a:	79fb      	ldrb	r3, [r7, #7]
 801201c:	e000      	b.n	8012020 <tcp_kill_prio+0x18>
 801201e:	237f      	movs	r3, #127	; 0x7f
 8012020:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 8012022:	2300      	movs	r3, #0
 8012024:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012026:	2300      	movs	r3, #0
 8012028:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801202a:	4b16      	ldr	r3, [pc, #88]	; (8012084 <tcp_kill_prio+0x7c>)
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	617b      	str	r3, [r7, #20]
 8012030:	e01a      	b.n	8012068 <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 8012032:	697b      	ldr	r3, [r7, #20]
 8012034:	7d5b      	ldrb	r3, [r3, #21]
 8012036:	7afa      	ldrb	r2, [r7, #11]
 8012038:	429a      	cmp	r2, r3
 801203a:	d312      	bcc.n	8012062 <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801203c:	4b12      	ldr	r3, [pc, #72]	; (8012088 <tcp_kill_prio+0x80>)
 801203e:	681a      	ldr	r2, [r3, #0]
 8012040:	697b      	ldr	r3, [r7, #20]
 8012042:	6a1b      	ldr	r3, [r3, #32]
 8012044:	1ad3      	subs	r3, r2, r3
    if (pcb->prio <= mprio &&
 8012046:	68fa      	ldr	r2, [r7, #12]
 8012048:	429a      	cmp	r2, r3
 801204a:	d80a      	bhi.n	8012062 <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 801204c:	4b0e      	ldr	r3, [pc, #56]	; (8012088 <tcp_kill_prio+0x80>)
 801204e:	681a      	ldr	r2, [r3, #0]
 8012050:	697b      	ldr	r3, [r7, #20]
 8012052:	6a1b      	ldr	r3, [r3, #32]
 8012054:	1ad3      	subs	r3, r2, r3
 8012056:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 8012058:	697b      	ldr	r3, [r7, #20]
 801205a:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 801205c:	697b      	ldr	r3, [r7, #20]
 801205e:	7d5b      	ldrb	r3, [r3, #21]
 8012060:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012062:	697b      	ldr	r3, [r7, #20]
 8012064:	68db      	ldr	r3, [r3, #12]
 8012066:	617b      	str	r3, [r7, #20]
 8012068:	697b      	ldr	r3, [r7, #20]
 801206a:	2b00      	cmp	r3, #0
 801206c:	d1e1      	bne.n	8012032 <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 801206e:	693b      	ldr	r3, [r7, #16]
 8012070:	2b00      	cmp	r3, #0
 8012072:	d002      	beq.n	801207a <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012074:	6938      	ldr	r0, [r7, #16]
 8012076:	f7ff f99d 	bl	80113b4 <tcp_abort>
  }
}
 801207a:	bf00      	nop
 801207c:	3718      	adds	r7, #24
 801207e:	46bd      	mov	sp, r7
 8012080:	bd80      	pop	{r7, pc}
 8012082:	bf00      	nop
 8012084:	200101cc 	.word	0x200101cc
 8012088:	200101d0 	.word	0x200101d0

0801208c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 801208c:	b580      	push	{r7, lr}
 801208e:	b086      	sub	sp, #24
 8012090:	af00      	add	r7, sp, #0
 8012092:	4603      	mov	r3, r0
 8012094:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8012096:	79fb      	ldrb	r3, [r7, #7]
 8012098:	2b08      	cmp	r3, #8
 801209a:	d009      	beq.n	80120b0 <tcp_kill_state+0x24>
 801209c:	79fb      	ldrb	r3, [r7, #7]
 801209e:	2b09      	cmp	r3, #9
 80120a0:	d006      	beq.n	80120b0 <tcp_kill_state+0x24>
 80120a2:	4b1a      	ldr	r3, [pc, #104]	; (801210c <tcp_kill_state+0x80>)
 80120a4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80120a8:	4919      	ldr	r1, [pc, #100]	; (8012110 <tcp_kill_state+0x84>)
 80120aa:	481a      	ldr	r0, [pc, #104]	; (8012114 <tcp_kill_state+0x88>)
 80120ac:	f007 f918 	bl	80192e0 <iprintf>

  inactivity = 0;
 80120b0:	2300      	movs	r3, #0
 80120b2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80120b4:	2300      	movs	r3, #0
 80120b6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80120b8:	4b17      	ldr	r3, [pc, #92]	; (8012118 <tcp_kill_state+0x8c>)
 80120ba:	681b      	ldr	r3, [r3, #0]
 80120bc:	617b      	str	r3, [r7, #20]
 80120be:	e017      	b.n	80120f0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80120c0:	697b      	ldr	r3, [r7, #20]
 80120c2:	7d1b      	ldrb	r3, [r3, #20]
 80120c4:	79fa      	ldrb	r2, [r7, #7]
 80120c6:	429a      	cmp	r2, r3
 80120c8:	d10f      	bne.n	80120ea <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80120ca:	4b14      	ldr	r3, [pc, #80]	; (801211c <tcp_kill_state+0x90>)
 80120cc:	681a      	ldr	r2, [r3, #0]
 80120ce:	697b      	ldr	r3, [r7, #20]
 80120d0:	6a1b      	ldr	r3, [r3, #32]
 80120d2:	1ad3      	subs	r3, r2, r3
 80120d4:	68fa      	ldr	r2, [r7, #12]
 80120d6:	429a      	cmp	r2, r3
 80120d8:	d807      	bhi.n	80120ea <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80120da:	4b10      	ldr	r3, [pc, #64]	; (801211c <tcp_kill_state+0x90>)
 80120dc:	681a      	ldr	r2, [r3, #0]
 80120de:	697b      	ldr	r3, [r7, #20]
 80120e0:	6a1b      	ldr	r3, [r3, #32]
 80120e2:	1ad3      	subs	r3, r2, r3
 80120e4:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80120e6:	697b      	ldr	r3, [r7, #20]
 80120e8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80120ea:	697b      	ldr	r3, [r7, #20]
 80120ec:	68db      	ldr	r3, [r3, #12]
 80120ee:	617b      	str	r3, [r7, #20]
 80120f0:	697b      	ldr	r3, [r7, #20]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d1e4      	bne.n	80120c0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80120f6:	693b      	ldr	r3, [r7, #16]
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d003      	beq.n	8012104 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80120fc:	2100      	movs	r1, #0
 80120fe:	6938      	ldr	r0, [r7, #16]
 8012100:	f7ff f8a6 	bl	8011250 <tcp_abandon>
  }
}
 8012104:	bf00      	nop
 8012106:	3718      	adds	r7, #24
 8012108:	46bd      	mov	sp, r7
 801210a:	bd80      	pop	{r7, pc}
 801210c:	0801b994 	.word	0x0801b994
 8012110:	0801bcc8 	.word	0x0801bcc8
 8012114:	0801b9f4 	.word	0x0801b9f4
 8012118:	200101cc 	.word	0x200101cc
 801211c:	200101d0 	.word	0x200101d0

08012120 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b084      	sub	sp, #16
 8012124:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8012126:	2300      	movs	r3, #0
 8012128:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801212a:	2300      	movs	r3, #0
 801212c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801212e:	4b12      	ldr	r3, [pc, #72]	; (8012178 <tcp_kill_timewait+0x58>)
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	60fb      	str	r3, [r7, #12]
 8012134:	e012      	b.n	801215c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012136:	4b11      	ldr	r3, [pc, #68]	; (801217c <tcp_kill_timewait+0x5c>)
 8012138:	681a      	ldr	r2, [r3, #0]
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	6a1b      	ldr	r3, [r3, #32]
 801213e:	1ad3      	subs	r3, r2, r3
 8012140:	687a      	ldr	r2, [r7, #4]
 8012142:	429a      	cmp	r2, r3
 8012144:	d807      	bhi.n	8012156 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8012146:	4b0d      	ldr	r3, [pc, #52]	; (801217c <tcp_kill_timewait+0x5c>)
 8012148:	681a      	ldr	r2, [r3, #0]
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	6a1b      	ldr	r3, [r3, #32]
 801214e:	1ad3      	subs	r3, r2, r3
 8012150:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012156:	68fb      	ldr	r3, [r7, #12]
 8012158:	68db      	ldr	r3, [r3, #12]
 801215a:	60fb      	str	r3, [r7, #12]
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d1e9      	bne.n	8012136 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8012162:	68bb      	ldr	r3, [r7, #8]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d002      	beq.n	801216e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012168:	68b8      	ldr	r0, [r7, #8]
 801216a:	f7ff f923 	bl	80113b4 <tcp_abort>
  }
}
 801216e:	bf00      	nop
 8012170:	3710      	adds	r7, #16
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}
 8012176:	bf00      	nop
 8012178:	200101dc 	.word	0x200101dc
 801217c:	200101d0 	.word	0x200101d0

08012180 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b084      	sub	sp, #16
 8012184:	af00      	add	r7, sp, #0
 8012186:	4603      	mov	r3, r0
 8012188:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801218a:	2001      	movs	r0, #1
 801218c:	f7fd fdbe 	bl	800fd0c <memp_malloc>
 8012190:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	2b00      	cmp	r3, #0
 8012196:	d124      	bne.n	80121e2 <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8012198:	f7ff ffc2 	bl	8012120 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801219c:	2001      	movs	r0, #1
 801219e:	f7fd fdb5 	bl	800fd0c <memp_malloc>
 80121a2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d11b      	bne.n	80121e2 <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80121aa:	2009      	movs	r0, #9
 80121ac:	f7ff ff6e 	bl	801208c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80121b0:	2001      	movs	r0, #1
 80121b2:	f7fd fdab 	bl	800fd0c <memp_malloc>
 80121b6:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d111      	bne.n	80121e2 <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80121be:	2008      	movs	r0, #8
 80121c0:	f7ff ff64 	bl	801208c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80121c4:	2001      	movs	r0, #1
 80121c6:	f7fd fda1 	bl	800fd0c <memp_malloc>
 80121ca:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d107      	bne.n	80121e2 <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80121d2:	79fb      	ldrb	r3, [r7, #7]
 80121d4:	4618      	mov	r0, r3
 80121d6:	f7ff ff17 	bl	8012008 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80121da:	2001      	movs	r0, #1
 80121dc:	f7fd fd96 	bl	800fd0c <memp_malloc>
 80121e0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d03f      	beq.n	8012268 <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80121e8:	2298      	movs	r2, #152	; 0x98
 80121ea:	2100      	movs	r1, #0
 80121ec:	68f8      	ldr	r0, [r7, #12]
 80121ee:	f007 f86f 	bl	80192d0 <memset>
    pcb->prio = prio;
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	79fa      	ldrb	r2, [r7, #7]
 80121f6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80121fe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8012208:	855a      	strh	r2, [r3, #42]	; 0x2a
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8012212:	68fb      	ldr	r3, [r7, #12]
 8012214:	22ff      	movs	r2, #255	; 0xff
 8012216:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	f44f 7206 	mov.w	r2, #536	; 0x218
 801221e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	2206      	movs	r2, #6
 8012224:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8012228:	68fb      	ldr	r3, [r7, #12]
 801222a:	2206      	movs	r2, #6
 801222c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801222e:	68fb      	ldr	r3, [r7, #12]
 8012230:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012234:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	2201      	movs	r2, #1
 801223a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 801223e:	4b0d      	ldr	r3, [pc, #52]	; (8012274 <tcp_alloc+0xf4>)
 8012240:	681a      	ldr	r2, [r3, #0]
 8012242:	68fb      	ldr	r3, [r7, #12]
 8012244:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8012246:	4b0c      	ldr	r3, [pc, #48]	; (8012278 <tcp_alloc+0xf8>)
 8012248:	781a      	ldrb	r2, [r3, #0]
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8012254:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	4a08      	ldr	r2, [pc, #32]	; (801227c <tcp_alloc+0xfc>)
 801225c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8012260:	68fb      	ldr	r3, [r7, #12]
 8012262:	4a07      	ldr	r2, [pc, #28]	; (8012280 <tcp_alloc+0x100>)
 8012264:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8012268:	68fb      	ldr	r3, [r7, #12]
}
 801226a:	4618      	mov	r0, r3
 801226c:	3710      	adds	r7, #16
 801226e:	46bd      	mov	sp, r7
 8012270:	bd80      	pop	{r7, pc}
 8012272:	bf00      	nop
 8012274:	200101d0 	.word	0x200101d0
 8012278:	2000c802 	.word	0x2000c802
 801227c:	08011fc3 	.word	0x08011fc3
 8012280:	006ddd00 	.word	0x006ddd00

08012284 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8012284:	b580      	push	{r7, lr}
 8012286:	b084      	sub	sp, #16
 8012288:	af00      	add	r7, sp, #0
 801228a:	4603      	mov	r3, r0
 801228c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb * pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801228e:	2040      	movs	r0, #64	; 0x40
 8012290:	f7ff ff76 	bl	8012180 <tcp_alloc>
 8012294:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8012296:	68fb      	ldr	r3, [r7, #12]
}
 8012298:	4618      	mov	r0, r3
 801229a:	3710      	adds	r7, #16
 801229c:	46bd      	mov	sp, r7
 801229e:	bd80      	pop	{r7, pc}

080122a0 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 80122a0:	b480      	push	{r7}
 80122a2:	b083      	sub	sp, #12
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	6078      	str	r0, [r7, #4]
 80122a8:	6039      	str	r1, [r7, #0]
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d002      	beq.n	80122b6 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	683a      	ldr	r2, [r7, #0]
 80122b4:	611a      	str	r2, [r3, #16]
  }
}
 80122b6:	bf00      	nop
 80122b8:	370c      	adds	r7, #12
 80122ba:	46bd      	mov	sp, r7
 80122bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122c0:	4770      	bx	lr
	...

080122c4 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b082      	sub	sp, #8
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	6078      	str	r0, [r7, #4]
 80122cc:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d00e      	beq.n	80122f2 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	7d1b      	ldrb	r3, [r3, #20]
 80122d8:	2b01      	cmp	r3, #1
 80122da:	d106      	bne.n	80122ea <tcp_recv+0x26>
 80122dc:	4b07      	ldr	r3, [pc, #28]	; (80122fc <tcp_recv+0x38>)
 80122de:	f240 62bb 	movw	r2, #1723	; 0x6bb
 80122e2:	4907      	ldr	r1, [pc, #28]	; (8012300 <tcp_recv+0x3c>)
 80122e4:	4807      	ldr	r0, [pc, #28]	; (8012304 <tcp_recv+0x40>)
 80122e6:	f006 fffb 	bl	80192e0 <iprintf>
    pcb->recv = recv;
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	683a      	ldr	r2, [r7, #0]
 80122ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 80122f2:	bf00      	nop
 80122f4:	3708      	adds	r7, #8
 80122f6:	46bd      	mov	sp, r7
 80122f8:	bd80      	pop	{r7, pc}
 80122fa:	bf00      	nop
 80122fc:	0801b994 	.word	0x0801b994
 8012300:	0801bcd8 	.word	0x0801bcd8
 8012304:	0801b9f4 	.word	0x0801b9f4

08012308 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8012308:	b580      	push	{r7, lr}
 801230a:	b082      	sub	sp, #8
 801230c:	af00      	add	r7, sp, #0
 801230e:	6078      	str	r0, [r7, #4]
 8012310:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d00d      	beq.n	8012334 <tcp_sent+0x2c>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	7d1b      	ldrb	r3, [r3, #20]
 801231c:	2b01      	cmp	r3, #1
 801231e:	d106      	bne.n	801232e <tcp_sent+0x26>
 8012320:	4b06      	ldr	r3, [pc, #24]	; (801233c <tcp_sent+0x34>)
 8012322:	f240 62cc 	movw	r2, #1740	; 0x6cc
 8012326:	4906      	ldr	r1, [pc, #24]	; (8012340 <tcp_sent+0x38>)
 8012328:	4806      	ldr	r0, [pc, #24]	; (8012344 <tcp_sent+0x3c>)
 801232a:	f006 ffd9 	bl	80192e0 <iprintf>
    pcb->sent = sent;
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	683a      	ldr	r2, [r7, #0]
 8012332:	67da      	str	r2, [r3, #124]	; 0x7c
  }
}
 8012334:	bf00      	nop
 8012336:	3708      	adds	r7, #8
 8012338:	46bd      	mov	sp, r7
 801233a:	bd80      	pop	{r7, pc}
 801233c:	0801b994 	.word	0x0801b994
 8012340:	0801bd00 	.word	0x0801bd00
 8012344:	0801b9f4 	.word	0x0801b9f4

08012348 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8012348:	b580      	push	{r7, lr}
 801234a:	b082      	sub	sp, #8
 801234c:	af00      	add	r7, sp, #0
 801234e:	6078      	str	r0, [r7, #4]
 8012350:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d00e      	beq.n	8012376 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	7d1b      	ldrb	r3, [r3, #20]
 801235c:	2b01      	cmp	r3, #1
 801235e:	d106      	bne.n	801236e <tcp_err+0x26>
 8012360:	4b07      	ldr	r3, [pc, #28]	; (8012380 <tcp_err+0x38>)
 8012362:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8012366:	4907      	ldr	r1, [pc, #28]	; (8012384 <tcp_err+0x3c>)
 8012368:	4807      	ldr	r0, [pc, #28]	; (8012388 <tcp_err+0x40>)
 801236a:	f006 ffb9 	bl	80192e0 <iprintf>
    pcb->errf = err;
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	683a      	ldr	r2, [r7, #0]
 8012372:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8012376:	bf00      	nop
 8012378:	3708      	adds	r7, #8
 801237a:	46bd      	mov	sp, r7
 801237c:	bd80      	pop	{r7, pc}
 801237e:	bf00      	nop
 8012380:	0801b994 	.word	0x0801b994
 8012384:	0801bd28 	.word	0x0801bd28
 8012388:	0801b9f4 	.word	0x0801b9f4

0801238c <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 801238c:	b480      	push	{r7}
 801238e:	b085      	sub	sp, #20
 8012390:	af00      	add	r7, sp, #0
 8012392:	6078      	str	r0, [r7, #4]
 8012394:	6039      	str	r1, [r7, #0]
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d008      	beq.n	80123ae <tcp_accept+0x22>
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	7d1b      	ldrb	r3, [r3, #20]
 80123a0:	2b01      	cmp	r3, #1
 80123a2:	d104      	bne.n	80123ae <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen*)pcb;
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	683a      	ldr	r2, [r7, #0]
 80123ac:	619a      	str	r2, [r3, #24]
  }
}
 80123ae:	bf00      	nop
 80123b0:	3714      	adds	r7, #20
 80123b2:	46bd      	mov	sp, r7
 80123b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123b8:	4770      	bx	lr
	...

080123bc <tcp_poll>:
 * timer interval, which is called twice a second.
 *
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 80123bc:	b580      	push	{r7, lr}
 80123be:	b084      	sub	sp, #16
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	60f8      	str	r0, [r7, #12]
 80123c4:	60b9      	str	r1, [r7, #8]
 80123c6:	4613      	mov	r3, r2
 80123c8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	7d1b      	ldrb	r3, [r3, #20]
 80123ce:	2b01      	cmp	r3, #1
 80123d0:	d106      	bne.n	80123e0 <tcp_poll+0x24>
 80123d2:	4b09      	ldr	r3, [pc, #36]	; (80123f8 <tcp_poll+0x3c>)
 80123d4:	f240 7203 	movw	r2, #1795	; 0x703
 80123d8:	4908      	ldr	r1, [pc, #32]	; (80123fc <tcp_poll+0x40>)
 80123da:	4809      	ldr	r0, [pc, #36]	; (8012400 <tcp_poll+0x44>)
 80123dc:	f006 ff80 	bl	80192e0 <iprintf>
#if LWIP_CALLBACK_API
  pcb->poll = poll;
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	68ba      	ldr	r2, [r7, #8]
 80123e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	79fa      	ldrb	r2, [r7, #7]
 80123ec:	771a      	strb	r2, [r3, #28]
}
 80123ee:	bf00      	nop
 80123f0:	3710      	adds	r7, #16
 80123f2:	46bd      	mov	sp, r7
 80123f4:	bd80      	pop	{r7, pc}
 80123f6:	bf00      	nop
 80123f8:	0801b994 	.word	0x0801b994
 80123fc:	0801bd50 	.word	0x0801bd50
 8012400:	0801b9f4 	.word	0x0801b9f4

08012404 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8012404:	b580      	push	{r7, lr}
 8012406:	b082      	sub	sp, #8
 8012408:	af00      	add	r7, sp, #0
 801240a:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	7d1b      	ldrb	r3, [r3, #20]
 8012410:	2b00      	cmp	r3, #0
 8012412:	d034      	beq.n	801247e <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8012418:	2b0a      	cmp	r3, #10
 801241a:	d030      	beq.n	801247e <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 8012420:	2b01      	cmp	r3, #1
 8012422:	d02c      	beq.n	801247e <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012428:	2b00      	cmp	r3, #0
 801242a:	d007      	beq.n	801243c <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012430:	4618      	mov	r0, r3
 8012432:	f7fe fa79 	bl	8010928 <pbuf_free>
      pcb->refused_data = NULL;
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	2200      	movs	r2, #0
 801243a:	675a      	str	r2, [r3, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012440:	4618      	mov	r0, r3
 8012442:	f7ff fd76 	bl	8011f32 <tcp_segs_free>
    pcb->ooseq = NULL;
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	2200      	movs	r2, #0
 801244a:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012452:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012458:	4618      	mov	r0, r3
 801245a:	f7ff fd6a 	bl	8011f32 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012462:	4618      	mov	r0, r3
 8012464:	f7ff fd65 	bl	8011f32 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	2200      	movs	r2, #0
 801246c:	669a      	str	r2, [r3, #104]	; 0x68
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	66da      	str	r2, [r3, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	2200      	movs	r2, #0
 801247a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */
  }
}
 801247e:	bf00      	nop
 8012480:	3708      	adds	r7, #8
 8012482:	46bd      	mov	sp, r7
 8012484:	bd80      	pop	{r7, pc}
	...

08012488 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8012488:	b580      	push	{r7, lr}
 801248a:	b084      	sub	sp, #16
 801248c:	af00      	add	r7, sp, #0
 801248e:	6078      	str	r0, [r7, #4]
 8012490:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	683a      	ldr	r2, [r7, #0]
 8012498:	429a      	cmp	r2, r3
 801249a:	d105      	bne.n	80124a8 <tcp_pcb_remove+0x20>
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	68da      	ldr	r2, [r3, #12]
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	601a      	str	r2, [r3, #0]
 80124a6:	e013      	b.n	80124d0 <tcp_pcb_remove+0x48>
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	60fb      	str	r3, [r7, #12]
 80124ae:	e00c      	b.n	80124ca <tcp_pcb_remove+0x42>
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	68db      	ldr	r3, [r3, #12]
 80124b4:	683a      	ldr	r2, [r7, #0]
 80124b6:	429a      	cmp	r2, r3
 80124b8:	d104      	bne.n	80124c4 <tcp_pcb_remove+0x3c>
 80124ba:	683b      	ldr	r3, [r7, #0]
 80124bc:	68da      	ldr	r2, [r3, #12]
 80124be:	68fb      	ldr	r3, [r7, #12]
 80124c0:	60da      	str	r2, [r3, #12]
 80124c2:	e005      	b.n	80124d0 <tcp_pcb_remove+0x48>
 80124c4:	68fb      	ldr	r3, [r7, #12]
 80124c6:	68db      	ldr	r3, [r3, #12]
 80124c8:	60fb      	str	r3, [r7, #12]
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d1ef      	bne.n	80124b0 <tcp_pcb_remove+0x28>
 80124d0:	683b      	ldr	r3, [r7, #0]
 80124d2:	2200      	movs	r2, #0
 80124d4:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80124d6:	6838      	ldr	r0, [r7, #0]
 80124d8:	f7ff ff94 	bl	8012404 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 80124dc:	683b      	ldr	r3, [r7, #0]
 80124de:	7d1b      	ldrb	r3, [r3, #20]
 80124e0:	2b0a      	cmp	r3, #10
 80124e2:	d013      	beq.n	801250c <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 80124e4:	683b      	ldr	r3, [r7, #0]
 80124e6:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 80124e8:	2b01      	cmp	r3, #1
 80124ea:	d00f      	beq.n	801250c <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 80124ec:	683b      	ldr	r3, [r7, #0]
 80124ee:	7e9b      	ldrb	r3, [r3, #26]
 80124f0:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d009      	beq.n	801250c <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 80124f8:	683b      	ldr	r3, [r7, #0]
 80124fa:	7e9b      	ldrb	r3, [r3, #26]
 80124fc:	f043 0302 	orr.w	r3, r3, #2
 8012500:	b2da      	uxtb	r2, r3
 8012502:	683b      	ldr	r3, [r7, #0]
 8012504:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8012506:	6838      	ldr	r0, [r7, #0]
 8012508:	f003 f9be 	bl	8015888 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 801250c:	683b      	ldr	r3, [r7, #0]
 801250e:	7d1b      	ldrb	r3, [r3, #20]
 8012510:	2b01      	cmp	r3, #1
 8012512:	d020      	beq.n	8012556 <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012514:	683b      	ldr	r3, [r7, #0]
 8012516:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012518:	2b00      	cmp	r3, #0
 801251a:	d006      	beq.n	801252a <tcp_pcb_remove+0xa2>
 801251c:	4b13      	ldr	r3, [pc, #76]	; (801256c <tcp_pcb_remove+0xe4>)
 801251e:	f240 7253 	movw	r2, #1875	; 0x753
 8012522:	4913      	ldr	r1, [pc, #76]	; (8012570 <tcp_pcb_remove+0xe8>)
 8012524:	4813      	ldr	r0, [pc, #76]	; (8012574 <tcp_pcb_remove+0xec>)
 8012526:	f006 fedb 	bl	80192e0 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801252a:	683b      	ldr	r3, [r7, #0]
 801252c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801252e:	2b00      	cmp	r3, #0
 8012530:	d006      	beq.n	8012540 <tcp_pcb_remove+0xb8>
 8012532:	4b0e      	ldr	r3, [pc, #56]	; (801256c <tcp_pcb_remove+0xe4>)
 8012534:	f240 7254 	movw	r2, #1876	; 0x754
 8012538:	490f      	ldr	r1, [pc, #60]	; (8012578 <tcp_pcb_remove+0xf0>)
 801253a:	480e      	ldr	r0, [pc, #56]	; (8012574 <tcp_pcb_remove+0xec>)
 801253c:	f006 fed0 	bl	80192e0 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8012540:	683b      	ldr	r3, [r7, #0]
 8012542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012544:	2b00      	cmp	r3, #0
 8012546:	d006      	beq.n	8012556 <tcp_pcb_remove+0xce>
 8012548:	4b08      	ldr	r3, [pc, #32]	; (801256c <tcp_pcb_remove+0xe4>)
 801254a:	f240 7256 	movw	r2, #1878	; 0x756
 801254e:	490b      	ldr	r1, [pc, #44]	; (801257c <tcp_pcb_remove+0xf4>)
 8012550:	4808      	ldr	r0, [pc, #32]	; (8012574 <tcp_pcb_remove+0xec>)
 8012552:	f006 fec5 	bl	80192e0 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8012556:	683b      	ldr	r3, [r7, #0]
 8012558:	2200      	movs	r2, #0
 801255a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 801255c:	683b      	ldr	r3, [r7, #0]
 801255e:	2200      	movs	r2, #0
 8012560:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8012562:	bf00      	nop
 8012564:	3710      	adds	r7, #16
 8012566:	46bd      	mov	sp, r7
 8012568:	bd80      	pop	{r7, pc}
 801256a:	bf00      	nop
 801256c:	0801b994 	.word	0x0801b994
 8012570:	0801bd70 	.word	0x0801bd70
 8012574:	0801b9f4 	.word	0x0801b9f4
 8012578:	0801bd88 	.word	0x0801bd88
 801257c:	0801bda4 	.word	0x0801bda4

08012580 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8012580:	b480      	push	{r7}
 8012582:	b083      	sub	sp, #12
 8012584:	af00      	add	r7, sp, #0
 8012586:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8012588:	4b07      	ldr	r3, [pc, #28]	; (80125a8 <tcp_next_iss+0x28>)
 801258a:	681a      	ldr	r2, [r3, #0]
 801258c:	4b07      	ldr	r3, [pc, #28]	; (80125ac <tcp_next_iss+0x2c>)
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	4413      	add	r3, r2
 8012592:	4a05      	ldr	r2, [pc, #20]	; (80125a8 <tcp_next_iss+0x28>)
 8012594:	6013      	str	r3, [r2, #0]
  return iss;
 8012596:	4b04      	ldr	r3, [pc, #16]	; (80125a8 <tcp_next_iss+0x28>)
 8012598:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801259a:	4618      	mov	r0, r3
 801259c:	370c      	adds	r7, #12
 801259e:	46bd      	mov	sp, r7
 80125a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125a4:	4770      	bx	lr
 80125a6:	bf00      	nop
 80125a8:	2000002c 	.word	0x2000002c
 80125ac:	200101d0 	.word	0x200101d0

080125b0 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 80125b0:	b580      	push	{r7, lr}
 80125b2:	b084      	sub	sp, #16
 80125b4:	af00      	add	r7, sp, #0
 80125b6:	4603      	mov	r3, r0
 80125b8:	6039      	str	r1, [r7, #0]
 80125ba:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 80125bc:	6838      	ldr	r0, [r7, #0]
 80125be:	f005 faed 	bl	8017b9c <ip4_route>
 80125c2:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d101      	bne.n	80125ce <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 80125ca:	88fb      	ldrh	r3, [r7, #6]
 80125cc:	e010      	b.n	80125f0 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 80125ce:	68fb      	ldr	r3, [r7, #12]
 80125d0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80125d2:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80125d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d008      	beq.n	80125ee <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 80125dc:	897b      	ldrh	r3, [r7, #10]
 80125de:	3b28      	subs	r3, #40	; 0x28
 80125e0:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80125e2:	893a      	ldrh	r2, [r7, #8]
 80125e4:	88fb      	ldrh	r3, [r7, #6]
 80125e6:	4293      	cmp	r3, r2
 80125e8:	bf28      	it	cs
 80125ea:	4613      	movcs	r3, r2
 80125ec:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 80125ee:	88fb      	ldrh	r3, [r7, #6]
}
 80125f0:	4618      	mov	r0, r3
 80125f2:	3710      	adds	r7, #16
 80125f4:	46bd      	mov	sp, r7
 80125f6:	bd80      	pop	{r7, pc}

080125f8 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 80125f8:	b580      	push	{r7, lr}
 80125fa:	b084      	sub	sp, #16
 80125fc:	af00      	add	r7, sp, #0
 80125fe:	6078      	str	r0, [r7, #4]
 8012600:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8012602:	683b      	ldr	r3, [r7, #0]
 8012604:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8012606:	e011      	b.n	801262c <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	681a      	ldr	r2, [r3, #0]
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	429a      	cmp	r2, r3
 8012612:	d108      	bne.n	8012626 <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	68db      	ldr	r3, [r3, #12]
 8012618:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801261a:	68f8      	ldr	r0, [r7, #12]
 801261c:	f7fe feca 	bl	80113b4 <tcp_abort>
      pcb = next;
 8012620:	68bb      	ldr	r3, [r7, #8]
 8012622:	60fb      	str	r3, [r7, #12]
 8012624:	e002      	b.n	801262c <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	68db      	ldr	r3, [r3, #12]
 801262a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	2b00      	cmp	r3, #0
 8012630:	d1ea      	bne.n	8012608 <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 8012632:	bf00      	nop
 8012634:	3710      	adds	r7, #16
 8012636:	46bd      	mov	sp, r7
 8012638:	bd80      	pop	{r7, pc}
	...

0801263c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 801263c:	b580      	push	{r7, lr}
 801263e:	b084      	sub	sp, #16
 8012640:	af00      	add	r7, sp, #0
 8012642:	6078      	str	r0, [r7, #4]
 8012644:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	2b00      	cmp	r3, #0
 801264a:	d02c      	beq.n	80126a6 <tcp_netif_ip_addr_changed+0x6a>
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	2b00      	cmp	r3, #0
 8012652:	d028      	beq.n	80126a6 <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8012654:	4b16      	ldr	r3, [pc, #88]	; (80126b0 <tcp_netif_ip_addr_changed+0x74>)
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	4619      	mov	r1, r3
 801265a:	6878      	ldr	r0, [r7, #4]
 801265c:	f7ff ffcc 	bl	80125f8 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8012660:	4b14      	ldr	r3, [pc, #80]	; (80126b4 <tcp_netif_ip_addr_changed+0x78>)
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	4619      	mov	r1, r3
 8012666:	6878      	ldr	r0, [r7, #4]
 8012668:	f7ff ffc6 	bl	80125f8 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801266c:	683b      	ldr	r3, [r7, #0]
 801266e:	2b00      	cmp	r3, #0
 8012670:	d019      	beq.n	80126a6 <tcp_netif_ip_addr_changed+0x6a>
 8012672:	683b      	ldr	r3, [r7, #0]
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	2b00      	cmp	r3, #0
 8012678:	d015      	beq.n	80126a6 <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 801267a:	4b0f      	ldr	r3, [pc, #60]	; (80126b8 <tcp_netif_ip_addr_changed+0x7c>)
 801267c:	681b      	ldr	r3, [r3, #0]
 801267e:	60fb      	str	r3, [r7, #12]
 8012680:	e00e      	b.n	80126a0 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 8012682:	68fb      	ldr	r3, [r7, #12]
 8012684:	68db      	ldr	r3, [r3, #12]
 8012686:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8012688:	68fb      	ldr	r3, [r7, #12]
 801268a:	681a      	ldr	r2, [r3, #0]
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	429a      	cmp	r2, r3
 8012692:	d103      	bne.n	801269c <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8012694:	683b      	ldr	r3, [r7, #0]
 8012696:	681a      	ldr	r2, [r3, #0]
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 801269c:	68bb      	ldr	r3, [r7, #8]
 801269e:	60fb      	str	r3, [r7, #12]
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d1ed      	bne.n	8012682 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80126a6:	bf00      	nop
 80126a8:	3710      	adds	r7, #16
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}
 80126ae:	bf00      	nop
 80126b0:	200101cc 	.word	0x200101cc
 80126b4:	200101d8 	.word	0x200101d8
 80126b8:	200101d4 	.word	0x200101d4

080126bc <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80126bc:	b590      	push	{r4, r7, lr}
 80126be:	b08b      	sub	sp, #44	; 0x2c
 80126c0:	af02      	add	r7, sp, #8
 80126c2:	6078      	str	r0, [r7, #4]
 80126c4:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	685b      	ldr	r3, [r3, #4]
 80126ca:	4a82      	ldr	r2, [pc, #520]	; (80128d4 <tcp_input+0x218>)
 80126cc:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	895b      	ldrh	r3, [r3, #10]
 80126d2:	2b13      	cmp	r3, #19
 80126d4:	f240 838a 	bls.w	8012dec <tcp_input+0x730>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80126d8:	4b7f      	ldr	r3, [pc, #508]	; (80128d8 <tcp_input+0x21c>)
 80126da:	695a      	ldr	r2, [r3, #20]
 80126dc:	4b7e      	ldr	r3, [pc, #504]	; (80128d8 <tcp_input+0x21c>)
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	4619      	mov	r1, r3
 80126e2:	4610      	mov	r0, r2
 80126e4:	f005 fcd4 	bl	8018090 <ip4_addr_isbroadcast_u32>
 80126e8:	4603      	mov	r3, r0
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	f040 8380 	bne.w	8012df0 <tcp_input+0x734>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80126f0:	4b79      	ldr	r3, [pc, #484]	; (80128d8 <tcp_input+0x21c>)
 80126f2:	695b      	ldr	r3, [r3, #20]
 80126f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80126f8:	2be0      	cmp	r3, #224	; 0xe0
 80126fa:	f000 8379 	beq.w	8012df0 <tcp_input+0x734>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 80126fe:	4b75      	ldr	r3, [pc, #468]	; (80128d4 <tcp_input+0x218>)
 8012700:	681b      	ldr	r3, [r3, #0]
 8012702:	899b      	ldrh	r3, [r3, #12]
 8012704:	b29b      	uxth	r3, r3
 8012706:	4618      	mov	r0, r3
 8012708:	f7fc fef4 	bl	800f4f4 <lwip_htons>
 801270c:	4603      	mov	r3, r0
 801270e:	0b1b      	lsrs	r3, r3, #12
 8012710:	b29b      	uxth	r3, r3
 8012712:	b2db      	uxtb	r3, r3
 8012714:	009b      	lsls	r3, r3, #2
 8012716:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8012718:	7cbb      	ldrb	r3, [r7, #18]
 801271a:	2b13      	cmp	r3, #19
 801271c:	f240 8368 	bls.w	8012df0 <tcp_input+0x734>
 8012720:	7cbb      	ldrb	r3, [r7, #18]
 8012722:	b29a      	uxth	r2, r3
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	891b      	ldrh	r3, [r3, #8]
 8012728:	429a      	cmp	r2, r3
 801272a:	f200 8361 	bhi.w	8012df0 <tcp_input+0x734>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 801272e:	7cbb      	ldrb	r3, [r7, #18]
 8012730:	b29b      	uxth	r3, r3
 8012732:	3b14      	subs	r3, #20
 8012734:	b29a      	uxth	r2, r3
 8012736:	4b69      	ldr	r3, [pc, #420]	; (80128dc <tcp_input+0x220>)
 8012738:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801273a:	4b69      	ldr	r3, [pc, #420]	; (80128e0 <tcp_input+0x224>)
 801273c:	2200      	movs	r2, #0
 801273e:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	895a      	ldrh	r2, [r3, #10]
 8012744:	7cbb      	ldrb	r3, [r7, #18]
 8012746:	b29b      	uxth	r3, r3
 8012748:	429a      	cmp	r2, r3
 801274a:	d30d      	bcc.n	8012768 <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801274c:	4b63      	ldr	r3, [pc, #396]	; (80128dc <tcp_input+0x220>)
 801274e:	881a      	ldrh	r2, [r3, #0]
 8012750:	4b64      	ldr	r3, [pc, #400]	; (80128e4 <tcp_input+0x228>)
 8012752:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 8012754:	7cbb      	ldrb	r3, [r7, #18]
 8012756:	b29b      	uxth	r3, r3
 8012758:	425b      	negs	r3, r3
 801275a:	b29b      	uxth	r3, r3
 801275c:	b21b      	sxth	r3, r3
 801275e:	4619      	mov	r1, r3
 8012760:	6878      	ldr	r0, [r7, #4]
 8012762:	f7fe f8bd 	bl	80108e0 <pbuf_header>
 8012766:	e055      	b.n	8012814 <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	2b00      	cmp	r3, #0
 801276e:	d105      	bne.n	801277c <tcp_input+0xc0>
 8012770:	4b5d      	ldr	r3, [pc, #372]	; (80128e8 <tcp_input+0x22c>)
 8012772:	22b2      	movs	r2, #178	; 0xb2
 8012774:	495d      	ldr	r1, [pc, #372]	; (80128ec <tcp_input+0x230>)
 8012776:	485e      	ldr	r0, [pc, #376]	; (80128f0 <tcp_input+0x234>)
 8012778:	f006 fdb2 	bl	80192e0 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 801277c:	f06f 0113 	mvn.w	r1, #19
 8012780:	6878      	ldr	r0, [r7, #4]
 8012782:	f7fe f8ad 	bl	80108e0 <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	895a      	ldrh	r2, [r3, #10]
 801278a:	4b56      	ldr	r3, [pc, #344]	; (80128e4 <tcp_input+0x228>)
 801278c:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 801278e:	4b53      	ldr	r3, [pc, #332]	; (80128dc <tcp_input+0x220>)
 8012790:	881a      	ldrh	r2, [r3, #0]
 8012792:	4b54      	ldr	r3, [pc, #336]	; (80128e4 <tcp_input+0x228>)
 8012794:	881b      	ldrh	r3, [r3, #0]
 8012796:	1ad3      	subs	r3, r2, r3
 8012798:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 801279a:	4b52      	ldr	r3, [pc, #328]	; (80128e4 <tcp_input+0x228>)
 801279c:	881b      	ldrh	r3, [r3, #0]
 801279e:	425b      	negs	r3, r3
 80127a0:	b29b      	uxth	r3, r3
 80127a2:	b21b      	sxth	r3, r3
 80127a4:	4619      	mov	r1, r3
 80127a6:	6878      	ldr	r0, [r7, #4]
 80127a8:	f7fe f89a 	bl	80108e0 <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	895b      	ldrh	r3, [r3, #10]
 80127b2:	8a3a      	ldrh	r2, [r7, #16]
 80127b4:	429a      	cmp	r2, r3
 80127b6:	f200 831d 	bhi.w	8012df4 <tcp_input+0x738>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	685b      	ldr	r3, [r3, #4]
 80127c0:	4a47      	ldr	r2, [pc, #284]	; (80128e0 <tcp_input+0x224>)
 80127c2:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	681a      	ldr	r2, [r3, #0]
 80127c8:	8a3b      	ldrh	r3, [r7, #16]
 80127ca:	425b      	negs	r3, r3
 80127cc:	b29b      	uxth	r3, r3
 80127ce:	b21b      	sxth	r3, r3
 80127d0:	4619      	mov	r1, r3
 80127d2:	4610      	mov	r0, r2
 80127d4:	f7fe f884 	bl	80108e0 <pbuf_header>
    p->tot_len -= opt2len;
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	891a      	ldrh	r2, [r3, #8]
 80127dc:	8a3b      	ldrh	r3, [r7, #16]
 80127de:	1ad3      	subs	r3, r2, r3
 80127e0:	b29a      	uxth	r2, r3
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	895b      	ldrh	r3, [r3, #10]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d005      	beq.n	80127fa <tcp_input+0x13e>
 80127ee:	4b3e      	ldr	r3, [pc, #248]	; (80128e8 <tcp_input+0x22c>)
 80127f0:	22cf      	movs	r2, #207	; 0xcf
 80127f2:	4940      	ldr	r1, [pc, #256]	; (80128f4 <tcp_input+0x238>)
 80127f4:	483e      	ldr	r0, [pc, #248]	; (80128f0 <tcp_input+0x234>)
 80127f6:	f006 fd73 	bl	80192e0 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	891a      	ldrh	r2, [r3, #8]
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	891b      	ldrh	r3, [r3, #8]
 8012804:	429a      	cmp	r2, r3
 8012806:	d005      	beq.n	8012814 <tcp_input+0x158>
 8012808:	4b37      	ldr	r3, [pc, #220]	; (80128e8 <tcp_input+0x22c>)
 801280a:	22d0      	movs	r2, #208	; 0xd0
 801280c:	493a      	ldr	r1, [pc, #232]	; (80128f8 <tcp_input+0x23c>)
 801280e:	4838      	ldr	r0, [pc, #224]	; (80128f0 <tcp_input+0x234>)
 8012810:	f006 fd66 	bl	80192e0 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8012814:	4b2f      	ldr	r3, [pc, #188]	; (80128d4 <tcp_input+0x218>)
 8012816:	681b      	ldr	r3, [r3, #0]
 8012818:	881b      	ldrh	r3, [r3, #0]
 801281a:	b29a      	uxth	r2, r3
 801281c:	4b2d      	ldr	r3, [pc, #180]	; (80128d4 <tcp_input+0x218>)
 801281e:	681c      	ldr	r4, [r3, #0]
 8012820:	4610      	mov	r0, r2
 8012822:	f7fc fe67 	bl	800f4f4 <lwip_htons>
 8012826:	4603      	mov	r3, r0
 8012828:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801282a:	4b2a      	ldr	r3, [pc, #168]	; (80128d4 <tcp_input+0x218>)
 801282c:	681b      	ldr	r3, [r3, #0]
 801282e:	885b      	ldrh	r3, [r3, #2]
 8012830:	b29a      	uxth	r2, r3
 8012832:	4b28      	ldr	r3, [pc, #160]	; (80128d4 <tcp_input+0x218>)
 8012834:	681c      	ldr	r4, [r3, #0]
 8012836:	4610      	mov	r0, r2
 8012838:	f7fc fe5c 	bl	800f4f4 <lwip_htons>
 801283c:	4603      	mov	r3, r0
 801283e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8012840:	4b24      	ldr	r3, [pc, #144]	; (80128d4 <tcp_input+0x218>)
 8012842:	681b      	ldr	r3, [r3, #0]
 8012844:	685a      	ldr	r2, [r3, #4]
 8012846:	4b23      	ldr	r3, [pc, #140]	; (80128d4 <tcp_input+0x218>)
 8012848:	681c      	ldr	r4, [r3, #0]
 801284a:	4610      	mov	r0, r2
 801284c:	f7fc fe60 	bl	800f510 <lwip_htonl>
 8012850:	4603      	mov	r3, r0
 8012852:	6063      	str	r3, [r4, #4]
 8012854:	6863      	ldr	r3, [r4, #4]
 8012856:	4a29      	ldr	r2, [pc, #164]	; (80128fc <tcp_input+0x240>)
 8012858:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801285a:	4b1e      	ldr	r3, [pc, #120]	; (80128d4 <tcp_input+0x218>)
 801285c:	681b      	ldr	r3, [r3, #0]
 801285e:	689a      	ldr	r2, [r3, #8]
 8012860:	4b1c      	ldr	r3, [pc, #112]	; (80128d4 <tcp_input+0x218>)
 8012862:	681c      	ldr	r4, [r3, #0]
 8012864:	4610      	mov	r0, r2
 8012866:	f7fc fe53 	bl	800f510 <lwip_htonl>
 801286a:	4603      	mov	r3, r0
 801286c:	60a3      	str	r3, [r4, #8]
 801286e:	68a3      	ldr	r3, [r4, #8]
 8012870:	4a23      	ldr	r2, [pc, #140]	; (8012900 <tcp_input+0x244>)
 8012872:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012874:	4b17      	ldr	r3, [pc, #92]	; (80128d4 <tcp_input+0x218>)
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	89db      	ldrh	r3, [r3, #14]
 801287a:	b29a      	uxth	r2, r3
 801287c:	4b15      	ldr	r3, [pc, #84]	; (80128d4 <tcp_input+0x218>)
 801287e:	681c      	ldr	r4, [r3, #0]
 8012880:	4610      	mov	r0, r2
 8012882:	f7fc fe37 	bl	800f4f4 <lwip_htons>
 8012886:	4603      	mov	r3, r0
 8012888:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801288a:	4b12      	ldr	r3, [pc, #72]	; (80128d4 <tcp_input+0x218>)
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	899b      	ldrh	r3, [r3, #12]
 8012890:	b29b      	uxth	r3, r3
 8012892:	4618      	mov	r0, r3
 8012894:	f7fc fe2e 	bl	800f4f4 <lwip_htons>
 8012898:	4603      	mov	r3, r0
 801289a:	b2db      	uxtb	r3, r3
 801289c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80128a0:	b2da      	uxtb	r2, r3
 80128a2:	4b18      	ldr	r3, [pc, #96]	; (8012904 <tcp_input+0x248>)
 80128a4:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	891a      	ldrh	r2, [r3, #8]
 80128aa:	4b16      	ldr	r3, [pc, #88]	; (8012904 <tcp_input+0x248>)
 80128ac:	781b      	ldrb	r3, [r3, #0]
 80128ae:	f003 0303 	and.w	r3, r3, #3
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	bf14      	ite	ne
 80128b6:	2301      	movne	r3, #1
 80128b8:	2300      	moveq	r3, #0
 80128ba:	b2db      	uxtb	r3, r3
 80128bc:	b29b      	uxth	r3, r3
 80128be:	4413      	add	r3, r2
 80128c0:	b29a      	uxth	r2, r3
 80128c2:	4b11      	ldr	r3, [pc, #68]	; (8012908 <tcp_input+0x24c>)
 80128c4:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80128c6:	2300      	movs	r3, #0
 80128c8:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80128ca:	4b10      	ldr	r3, [pc, #64]	; (801290c <tcp_input+0x250>)
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	61fb      	str	r3, [r7, #28]
 80128d0:	e082      	b.n	80129d8 <tcp_input+0x31c>
 80128d2:	bf00      	nop
 80128d4:	2000c814 	.word	0x2000c814
 80128d8:	2000d110 	.word	0x2000d110
 80128dc:	2000c818 	.word	0x2000c818
 80128e0:	2000c81c 	.word	0x2000c81c
 80128e4:	2000c81a 	.word	0x2000c81a
 80128e8:	0801bdbc 	.word	0x0801bdbc
 80128ec:	0801be14 	.word	0x0801be14
 80128f0:	0801be24 	.word	0x0801be24
 80128f4:	0801be4c 	.word	0x0801be4c
 80128f8:	0801be58 	.word	0x0801be58
 80128fc:	2000c824 	.word	0x2000c824
 8012900:	2000c828 	.word	0x2000c828
 8012904:	2000c830 	.word	0x2000c830
 8012908:	2000c82e 	.word	0x2000c82e
 801290c:	200101cc 	.word	0x200101cc
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8012910:	69fb      	ldr	r3, [r7, #28]
 8012912:	7d1b      	ldrb	r3, [r3, #20]
 8012914:	2b00      	cmp	r3, #0
 8012916:	d105      	bne.n	8012924 <tcp_input+0x268>
 8012918:	4b8f      	ldr	r3, [pc, #572]	; (8012b58 <tcp_input+0x49c>)
 801291a:	22e2      	movs	r2, #226	; 0xe2
 801291c:	498f      	ldr	r1, [pc, #572]	; (8012b5c <tcp_input+0x4a0>)
 801291e:	4890      	ldr	r0, [pc, #576]	; (8012b60 <tcp_input+0x4a4>)
 8012920:	f006 fcde 	bl	80192e0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8012924:	69fb      	ldr	r3, [r7, #28]
 8012926:	7d1b      	ldrb	r3, [r3, #20]
 8012928:	2b0a      	cmp	r3, #10
 801292a:	d105      	bne.n	8012938 <tcp_input+0x27c>
 801292c:	4b8a      	ldr	r3, [pc, #552]	; (8012b58 <tcp_input+0x49c>)
 801292e:	22e3      	movs	r2, #227	; 0xe3
 8012930:	498c      	ldr	r1, [pc, #560]	; (8012b64 <tcp_input+0x4a8>)
 8012932:	488b      	ldr	r0, [pc, #556]	; (8012b60 <tcp_input+0x4a4>)
 8012934:	f006 fcd4 	bl	80192e0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8012938:	69fb      	ldr	r3, [r7, #28]
 801293a:	7d1b      	ldrb	r3, [r3, #20]
 801293c:	2b01      	cmp	r3, #1
 801293e:	d105      	bne.n	801294c <tcp_input+0x290>
 8012940:	4b85      	ldr	r3, [pc, #532]	; (8012b58 <tcp_input+0x49c>)
 8012942:	22e4      	movs	r2, #228	; 0xe4
 8012944:	4988      	ldr	r1, [pc, #544]	; (8012b68 <tcp_input+0x4ac>)
 8012946:	4886      	ldr	r0, [pc, #536]	; (8012b60 <tcp_input+0x4a4>)
 8012948:	f006 fcca 	bl	80192e0 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 801294c:	69fb      	ldr	r3, [r7, #28]
 801294e:	8b1a      	ldrh	r2, [r3, #24]
 8012950:	4b86      	ldr	r3, [pc, #536]	; (8012b6c <tcp_input+0x4b0>)
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	881b      	ldrh	r3, [r3, #0]
 8012956:	b29b      	uxth	r3, r3
 8012958:	429a      	cmp	r2, r3
 801295a:	d138      	bne.n	80129ce <tcp_input+0x312>
        pcb->local_port == tcphdr->dest &&
 801295c:	69fb      	ldr	r3, [r7, #28]
 801295e:	8ada      	ldrh	r2, [r3, #22]
 8012960:	4b82      	ldr	r3, [pc, #520]	; (8012b6c <tcp_input+0x4b0>)
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	885b      	ldrh	r3, [r3, #2]
 8012966:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012968:	429a      	cmp	r2, r3
 801296a:	d130      	bne.n	80129ce <tcp_input+0x312>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801296c:	69fb      	ldr	r3, [r7, #28]
 801296e:	685a      	ldr	r2, [r3, #4]
 8012970:	4b7f      	ldr	r3, [pc, #508]	; (8012b70 <tcp_input+0x4b4>)
 8012972:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8012974:	429a      	cmp	r2, r3
 8012976:	d12a      	bne.n	80129ce <tcp_input+0x312>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012978:	69fb      	ldr	r3, [r7, #28]
 801297a:	681a      	ldr	r2, [r3, #0]
 801297c:	4b7c      	ldr	r3, [pc, #496]	; (8012b70 <tcp_input+0x4b4>)
 801297e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012980:	429a      	cmp	r2, r3
 8012982:	d124      	bne.n	80129ce <tcp_input+0x312>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8012984:	69fb      	ldr	r3, [r7, #28]
 8012986:	68db      	ldr	r3, [r3, #12]
 8012988:	69fa      	ldr	r2, [r7, #28]
 801298a:	429a      	cmp	r2, r3
 801298c:	d105      	bne.n	801299a <tcp_input+0x2de>
 801298e:	4b72      	ldr	r3, [pc, #456]	; (8012b58 <tcp_input+0x49c>)
 8012990:	22ec      	movs	r2, #236	; 0xec
 8012992:	4978      	ldr	r1, [pc, #480]	; (8012b74 <tcp_input+0x4b8>)
 8012994:	4872      	ldr	r0, [pc, #456]	; (8012b60 <tcp_input+0x4a4>)
 8012996:	f006 fca3 	bl	80192e0 <iprintf>
      if (prev != NULL) {
 801299a:	69bb      	ldr	r3, [r7, #24]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d00a      	beq.n	80129b6 <tcp_input+0x2fa>
        prev->next = pcb->next;
 80129a0:	69fb      	ldr	r3, [r7, #28]
 80129a2:	68da      	ldr	r2, [r3, #12]
 80129a4:	69bb      	ldr	r3, [r7, #24]
 80129a6:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80129a8:	4b73      	ldr	r3, [pc, #460]	; (8012b78 <tcp_input+0x4bc>)
 80129aa:	681a      	ldr	r2, [r3, #0]
 80129ac:	69fb      	ldr	r3, [r7, #28]
 80129ae:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80129b0:	4a71      	ldr	r2, [pc, #452]	; (8012b78 <tcp_input+0x4bc>)
 80129b2:	69fb      	ldr	r3, [r7, #28]
 80129b4:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80129b6:	69fb      	ldr	r3, [r7, #28]
 80129b8:	68db      	ldr	r3, [r3, #12]
 80129ba:	69fa      	ldr	r2, [r7, #28]
 80129bc:	429a      	cmp	r2, r3
 80129be:	d10f      	bne.n	80129e0 <tcp_input+0x324>
 80129c0:	4b65      	ldr	r3, [pc, #404]	; (8012b58 <tcp_input+0x49c>)
 80129c2:	22f4      	movs	r2, #244	; 0xf4
 80129c4:	496d      	ldr	r1, [pc, #436]	; (8012b7c <tcp_input+0x4c0>)
 80129c6:	4866      	ldr	r0, [pc, #408]	; (8012b60 <tcp_input+0x4a4>)
 80129c8:	f006 fc8a 	bl	80192e0 <iprintf>
      break;
 80129cc:	e008      	b.n	80129e0 <tcp_input+0x324>
    }
    prev = pcb;
 80129ce:	69fb      	ldr	r3, [r7, #28]
 80129d0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80129d2:	69fb      	ldr	r3, [r7, #28]
 80129d4:	68db      	ldr	r3, [r3, #12]
 80129d6:	61fb      	str	r3, [r7, #28]
 80129d8:	69fb      	ldr	r3, [r7, #28]
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d198      	bne.n	8012910 <tcp_input+0x254>
 80129de:	e000      	b.n	80129e2 <tcp_input+0x326>
      break;
 80129e0:	bf00      	nop
  }

  if (pcb == NULL) {
 80129e2:	69fb      	ldr	r3, [r7, #28]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d173      	bne.n	8012ad0 <tcp_input+0x414>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80129e8:	4b65      	ldr	r3, [pc, #404]	; (8012b80 <tcp_input+0x4c4>)
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	61fb      	str	r3, [r7, #28]
 80129ee:	e02f      	b.n	8012a50 <tcp_input+0x394>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80129f0:	69fb      	ldr	r3, [r7, #28]
 80129f2:	7d1b      	ldrb	r3, [r3, #20]
 80129f4:	2b0a      	cmp	r3, #10
 80129f6:	d005      	beq.n	8012a04 <tcp_input+0x348>
 80129f8:	4b57      	ldr	r3, [pc, #348]	; (8012b58 <tcp_input+0x49c>)
 80129fa:	22fe      	movs	r2, #254	; 0xfe
 80129fc:	4961      	ldr	r1, [pc, #388]	; (8012b84 <tcp_input+0x4c8>)
 80129fe:	4858      	ldr	r0, [pc, #352]	; (8012b60 <tcp_input+0x4a4>)
 8012a00:	f006 fc6e 	bl	80192e0 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 8012a04:	69fb      	ldr	r3, [r7, #28]
 8012a06:	8b1a      	ldrh	r2, [r3, #24]
 8012a08:	4b58      	ldr	r3, [pc, #352]	; (8012b6c <tcp_input+0x4b0>)
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	881b      	ldrh	r3, [r3, #0]
 8012a0e:	b29b      	uxth	r3, r3
 8012a10:	429a      	cmp	r2, r3
 8012a12:	d11a      	bne.n	8012a4a <tcp_input+0x38e>
          pcb->local_port == tcphdr->dest &&
 8012a14:	69fb      	ldr	r3, [r7, #28]
 8012a16:	8ada      	ldrh	r2, [r3, #22]
 8012a18:	4b54      	ldr	r3, [pc, #336]	; (8012b6c <tcp_input+0x4b0>)
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	885b      	ldrh	r3, [r3, #2]
 8012a1e:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8012a20:	429a      	cmp	r2, r3
 8012a22:	d112      	bne.n	8012a4a <tcp_input+0x38e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012a24:	69fb      	ldr	r3, [r7, #28]
 8012a26:	685a      	ldr	r2, [r3, #4]
 8012a28:	4b51      	ldr	r3, [pc, #324]	; (8012b70 <tcp_input+0x4b4>)
 8012a2a:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8012a2c:	429a      	cmp	r2, r3
 8012a2e:	d10c      	bne.n	8012a4a <tcp_input+0x38e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012a30:	69fb      	ldr	r3, [r7, #28]
 8012a32:	681a      	ldr	r2, [r3, #0]
 8012a34:	4b4e      	ldr	r3, [pc, #312]	; (8012b70 <tcp_input+0x4b4>)
 8012a36:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012a38:	429a      	cmp	r2, r3
 8012a3a:	d106      	bne.n	8012a4a <tcp_input+0x38e>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 8012a3c:	69f8      	ldr	r0, [r7, #28]
 8012a3e:	f000 fb15 	bl	801306c <tcp_timewait_input>
        pbuf_free(p);
 8012a42:	6878      	ldr	r0, [r7, #4]
 8012a44:	f7fd ff70 	bl	8010928 <pbuf_free>
        return;
 8012a48:	e1da      	b.n	8012e00 <tcp_input+0x744>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012a4a:	69fb      	ldr	r3, [r7, #28]
 8012a4c:	68db      	ldr	r3, [r3, #12]
 8012a4e:	61fb      	str	r3, [r7, #28]
 8012a50:	69fb      	ldr	r3, [r7, #28]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d1cc      	bne.n	80129f0 <tcp_input+0x334>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8012a56:	2300      	movs	r3, #0
 8012a58:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012a5a:	4b4b      	ldr	r3, [pc, #300]	; (8012b88 <tcp_input+0x4cc>)
 8012a5c:	681b      	ldr	r3, [r3, #0]
 8012a5e:	617b      	str	r3, [r7, #20]
 8012a60:	e019      	b.n	8012a96 <tcp_input+0x3da>
      if (lpcb->local_port == tcphdr->dest) {
 8012a62:	697b      	ldr	r3, [r7, #20]
 8012a64:	8ada      	ldrh	r2, [r3, #22]
 8012a66:	4b41      	ldr	r3, [pc, #260]	; (8012b6c <tcp_input+0x4b0>)
 8012a68:	681b      	ldr	r3, [r3, #0]
 8012a6a:	885b      	ldrh	r3, [r3, #2]
 8012a6c:	b29b      	uxth	r3, r3
 8012a6e:	429a      	cmp	r2, r3
 8012a70:	d10c      	bne.n	8012a8c <tcp_input+0x3d0>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8012a72:	697b      	ldr	r3, [r7, #20]
 8012a74:	681a      	ldr	r2, [r3, #0]
 8012a76:	4b3e      	ldr	r3, [pc, #248]	; (8012b70 <tcp_input+0x4b4>)
 8012a78:	695b      	ldr	r3, [r3, #20]
 8012a7a:	429a      	cmp	r2, r3
 8012a7c:	d00f      	beq.n	8012a9e <tcp_input+0x3e2>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8012a7e:	697b      	ldr	r3, [r7, #20]
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	d00d      	beq.n	8012aa0 <tcp_input+0x3e4>
 8012a84:	697b      	ldr	r3, [r7, #20]
 8012a86:	681b      	ldr	r3, [r3, #0]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d009      	beq.n	8012aa0 <tcp_input+0x3e4>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8012a8c:	697b      	ldr	r3, [r7, #20]
 8012a8e:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012a90:	697b      	ldr	r3, [r7, #20]
 8012a92:	68db      	ldr	r3, [r3, #12]
 8012a94:	617b      	str	r3, [r7, #20]
 8012a96:	697b      	ldr	r3, [r7, #20]
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d1e2      	bne.n	8012a62 <tcp_input+0x3a6>
 8012a9c:	e000      	b.n	8012aa0 <tcp_input+0x3e4>
            break;
 8012a9e:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012aa0:	697b      	ldr	r3, [r7, #20]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d014      	beq.n	8012ad0 <tcp_input+0x414>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012aa6:	69bb      	ldr	r3, [r7, #24]
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d00a      	beq.n	8012ac2 <tcp_input+0x406>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8012aac:	697b      	ldr	r3, [r7, #20]
 8012aae:	68da      	ldr	r2, [r3, #12]
 8012ab0:	69bb      	ldr	r3, [r7, #24]
 8012ab2:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012ab4:	4b34      	ldr	r3, [pc, #208]	; (8012b88 <tcp_input+0x4cc>)
 8012ab6:	681a      	ldr	r2, [r3, #0]
 8012ab8:	697b      	ldr	r3, [r7, #20]
 8012aba:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8012abc:	4a32      	ldr	r2, [pc, #200]	; (8012b88 <tcp_input+0x4cc>)
 8012abe:	697b      	ldr	r3, [r7, #20]
 8012ac0:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 8012ac2:	6978      	ldr	r0, [r7, #20]
 8012ac4:	f000 f9f0 	bl	8012ea8 <tcp_listen_input>
      pbuf_free(p);
 8012ac8:	6878      	ldr	r0, [r7, #4]
 8012aca:	f7fd ff2d 	bl	8010928 <pbuf_free>
      return;
 8012ace:	e197      	b.n	8012e00 <tcp_input+0x744>
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 8012ad0:	69fb      	ldr	r3, [r7, #28]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	f000 8164 	beq.w	8012da0 <tcp_input+0x6e4>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012ad8:	4b2c      	ldr	r3, [pc, #176]	; (8012b8c <tcp_input+0x4d0>)
 8012ada:	2200      	movs	r2, #0
 8012adc:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	891a      	ldrh	r2, [r3, #8]
 8012ae2:	4b2a      	ldr	r3, [pc, #168]	; (8012b8c <tcp_input+0x4d0>)
 8012ae4:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012ae6:	4a29      	ldr	r2, [pc, #164]	; (8012b8c <tcp_input+0x4d0>)
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8012aec:	4b1f      	ldr	r3, [pc, #124]	; (8012b6c <tcp_input+0x4b0>)
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	4a26      	ldr	r2, [pc, #152]	; (8012b8c <tcp_input+0x4d0>)
 8012af2:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012af4:	4b26      	ldr	r3, [pc, #152]	; (8012b90 <tcp_input+0x4d4>)
 8012af6:	2200      	movs	r2, #0
 8012af8:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8012afa:	4b26      	ldr	r3, [pc, #152]	; (8012b94 <tcp_input+0x4d8>)
 8012afc:	2200      	movs	r2, #0
 8012afe:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012b00:	4b25      	ldr	r3, [pc, #148]	; (8012b98 <tcp_input+0x4dc>)
 8012b02:	2200      	movs	r2, #0
 8012b04:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012b06:	4b25      	ldr	r3, [pc, #148]	; (8012b9c <tcp_input+0x4e0>)
 8012b08:	781b      	ldrb	r3, [r3, #0]
 8012b0a:	f003 0308 	and.w	r3, r3, #8
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d006      	beq.n	8012b20 <tcp_input+0x464>
      p->flags |= PBUF_FLAG_PUSH;
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	7b5b      	ldrb	r3, [r3, #13]
 8012b16:	f043 0301 	orr.w	r3, r3, #1
 8012b1a:	b2da      	uxtb	r2, r3
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012b20:	69fb      	ldr	r3, [r7, #28]
 8012b22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d03d      	beq.n	8012ba4 <tcp_input+0x4e8>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012b28:	69f8      	ldr	r0, [r7, #28]
 8012b2a:	f7ff f999 	bl	8011e60 <tcp_process_refused_data>
 8012b2e:	4603      	mov	r3, r0
 8012b30:	f113 0f0d 	cmn.w	r3, #13
 8012b34:	d007      	beq.n	8012b46 <tcp_input+0x48a>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012b36:	69fb      	ldr	r3, [r7, #28]
 8012b38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d032      	beq.n	8012ba4 <tcp_input+0x4e8>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012b3e:	4b18      	ldr	r3, [pc, #96]	; (8012ba0 <tcp_input+0x4e4>)
 8012b40:	881b      	ldrh	r3, [r3, #0]
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d02e      	beq.n	8012ba4 <tcp_input+0x4e8>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8012b46:	69fb      	ldr	r3, [r7, #28]
 8012b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	f040 8108 	bne.w	8012d60 <tcp_input+0x6a4>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012b50:	69f8      	ldr	r0, [r7, #28]
 8012b52:	f002 fe3d 	bl	80157d0 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012b56:	e103      	b.n	8012d60 <tcp_input+0x6a4>
 8012b58:	0801bdbc 	.word	0x0801bdbc
 8012b5c:	0801be78 	.word	0x0801be78
 8012b60:	0801be24 	.word	0x0801be24
 8012b64:	0801bea0 	.word	0x0801bea0
 8012b68:	0801becc 	.word	0x0801becc
 8012b6c:	2000c814 	.word	0x2000c814
 8012b70:	2000d110 	.word	0x2000d110
 8012b74:	0801bef4 	.word	0x0801bef4
 8012b78:	200101cc 	.word	0x200101cc
 8012b7c:	0801bf20 	.word	0x0801bf20
 8012b80:	200101dc 	.word	0x200101dc
 8012b84:	0801bf4c 	.word	0x0801bf4c
 8012b88:	200101d4 	.word	0x200101d4
 8012b8c:	2000c804 	.word	0x2000c804
 8012b90:	2000c834 	.word	0x2000c834
 8012b94:	2000c831 	.word	0x2000c831
 8012b98:	2000c82c 	.word	0x2000c82c
 8012b9c:	2000c830 	.word	0x2000c830
 8012ba0:	2000c82e 	.word	0x2000c82e
      }
    }
    tcp_input_pcb = pcb;
 8012ba4:	4a98      	ldr	r2, [pc, #608]	; (8012e08 <tcp_input+0x74c>)
 8012ba6:	69fb      	ldr	r3, [r7, #28]
 8012ba8:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8012baa:	69f8      	ldr	r0, [r7, #28]
 8012bac:	f000 fac6 	bl	801313c <tcp_process>
 8012bb0:	4603      	mov	r3, r0
 8012bb2:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8012bb4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012bb8:	f113 0f0d 	cmn.w	r3, #13
 8012bbc:	f000 80d2 	beq.w	8012d64 <tcp_input+0x6a8>
      if (recv_flags & TF_RESET) {
 8012bc0:	4b92      	ldr	r3, [pc, #584]	; (8012e0c <tcp_input+0x750>)
 8012bc2:	781b      	ldrb	r3, [r3, #0]
 8012bc4:	f003 0308 	and.w	r3, r3, #8
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d016      	beq.n	8012bfa <tcp_input+0x53e>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012bcc:	69fb      	ldr	r3, [r7, #28]
 8012bce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d008      	beq.n	8012be8 <tcp_input+0x52c>
 8012bd6:	69fb      	ldr	r3, [r7, #28]
 8012bd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012bdc:	69fa      	ldr	r2, [r7, #28]
 8012bde:	6912      	ldr	r2, [r2, #16]
 8012be0:	f06f 010d 	mvn.w	r1, #13
 8012be4:	4610      	mov	r0, r2
 8012be6:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012be8:	69f9      	ldr	r1, [r7, #28]
 8012bea:	4889      	ldr	r0, [pc, #548]	; (8012e10 <tcp_input+0x754>)
 8012bec:	f7ff fc4c 	bl	8012488 <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 8012bf0:	69f9      	ldr	r1, [r7, #28]
 8012bf2:	2001      	movs	r0, #1
 8012bf4:	f7fd f900 	bl	800fdf8 <memp_free>
 8012bf8:	e0bf      	b.n	8012d7a <tcp_input+0x6be>
      } else {
        err = ERR_OK;
 8012bfa:	2300      	movs	r3, #0
 8012bfc:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8012bfe:	4b85      	ldr	r3, [pc, #532]	; (8012e14 <tcp_input+0x758>)
 8012c00:	881b      	ldrh	r3, [r3, #0]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d01b      	beq.n	8012c3e <tcp_input+0x582>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8012c06:	4b83      	ldr	r3, [pc, #524]	; (8012e14 <tcp_input+0x758>)
 8012c08:	881b      	ldrh	r3, [r3, #0]
 8012c0a:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8012c0c:	69fb      	ldr	r3, [r7, #28]
 8012c0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d009      	beq.n	8012c28 <tcp_input+0x56c>
 8012c14:	69fb      	ldr	r3, [r7, #28]
 8012c16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012c18:	69fa      	ldr	r2, [r7, #28]
 8012c1a:	6910      	ldr	r0, [r2, #16]
 8012c1c:	89fa      	ldrh	r2, [r7, #14]
 8012c1e:	69f9      	ldr	r1, [r7, #28]
 8012c20:	4798      	blx	r3
 8012c22:	4603      	mov	r3, r0
 8012c24:	74fb      	strb	r3, [r7, #19]
 8012c26:	e001      	b.n	8012c2c <tcp_input+0x570>
 8012c28:	2300      	movs	r3, #0
 8012c2a:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012c2c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012c30:	f113 0f0d 	cmn.w	r3, #13
 8012c34:	f000 8098 	beq.w	8012d68 <tcp_input+0x6ac>
              goto aborted;
            }
          }
          recv_acked = 0;
 8012c38:	4b76      	ldr	r3, [pc, #472]	; (8012e14 <tcp_input+0x758>)
 8012c3a:	2200      	movs	r2, #0
 8012c3c:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8012c3e:	69f8      	ldr	r0, [r7, #28]
 8012c40:	f000 f900 	bl	8012e44 <tcp_input_delayed_close>
 8012c44:	4603      	mov	r3, r0
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	f040 8090 	bne.w	8012d6c <tcp_input+0x6b0>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8012c4c:	4b72      	ldr	r3, [pc, #456]	; (8012e18 <tcp_input+0x75c>)
 8012c4e:	681b      	ldr	r3, [r3, #0]
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	d041      	beq.n	8012cd8 <tcp_input+0x61c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8012c54:	69fb      	ldr	r3, [r7, #28]
 8012c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d006      	beq.n	8012c6a <tcp_input+0x5ae>
 8012c5c:	4b6f      	ldr	r3, [pc, #444]	; (8012e1c <tcp_input+0x760>)
 8012c5e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8012c62:	496f      	ldr	r1, [pc, #444]	; (8012e20 <tcp_input+0x764>)
 8012c64:	486f      	ldr	r0, [pc, #444]	; (8012e24 <tcp_input+0x768>)
 8012c66:	f006 fb3b 	bl	80192e0 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012c6a:	69fb      	ldr	r3, [r7, #28]
 8012c6c:	7e9b      	ldrb	r3, [r3, #26]
 8012c6e:	f003 0310 	and.w	r3, r3, #16
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d008      	beq.n	8012c88 <tcp_input+0x5cc>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012c76:	4b68      	ldr	r3, [pc, #416]	; (8012e18 <tcp_input+0x75c>)
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	4618      	mov	r0, r3
 8012c7c:	f7fd fe54 	bl	8010928 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012c80:	69f8      	ldr	r0, [r7, #28]
 8012c82:	f7fe fb97 	bl	80113b4 <tcp_abort>
            goto aborted;
 8012c86:	e078      	b.n	8012d7a <tcp_input+0x6be>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8012c88:	69fb      	ldr	r3, [r7, #28]
 8012c8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d00c      	beq.n	8012cac <tcp_input+0x5f0>
 8012c92:	69fb      	ldr	r3, [r7, #28]
 8012c94:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8012c98:	69fb      	ldr	r3, [r7, #28]
 8012c9a:	6918      	ldr	r0, [r3, #16]
 8012c9c:	4b5e      	ldr	r3, [pc, #376]	; (8012e18 <tcp_input+0x75c>)
 8012c9e:	681a      	ldr	r2, [r3, #0]
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	69f9      	ldr	r1, [r7, #28]
 8012ca4:	47a0      	blx	r4
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	74fb      	strb	r3, [r7, #19]
 8012caa:	e008      	b.n	8012cbe <tcp_input+0x602>
 8012cac:	4b5a      	ldr	r3, [pc, #360]	; (8012e18 <tcp_input+0x75c>)
 8012cae:	681a      	ldr	r2, [r3, #0]
 8012cb0:	2300      	movs	r3, #0
 8012cb2:	69f9      	ldr	r1, [r7, #28]
 8012cb4:	2000      	movs	r0, #0
 8012cb6:	f7ff f984 	bl	8011fc2 <tcp_recv_null>
 8012cba:	4603      	mov	r3, r0
 8012cbc:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012cbe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012cc2:	f113 0f0d 	cmn.w	r3, #13
 8012cc6:	d053      	beq.n	8012d70 <tcp_input+0x6b4>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012cc8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d003      	beq.n	8012cd8 <tcp_input+0x61c>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8012cd0:	4b51      	ldr	r3, [pc, #324]	; (8012e18 <tcp_input+0x75c>)
 8012cd2:	681a      	ldr	r2, [r3, #0]
 8012cd4:	69fb      	ldr	r3, [r7, #28]
 8012cd6:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012cd8:	4b4c      	ldr	r3, [pc, #304]	; (8012e0c <tcp_input+0x750>)
 8012cda:	781b      	ldrb	r3, [r3, #0]
 8012cdc:	f003 0320 	and.w	r3, r3, #32
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	d030      	beq.n	8012d46 <tcp_input+0x68a>
          if (pcb->refused_data != NULL) {
 8012ce4:	69fb      	ldr	r3, [r7, #28]
 8012ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d009      	beq.n	8012d00 <tcp_input+0x644>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012cec:	69fb      	ldr	r3, [r7, #28]
 8012cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012cf0:	7b5a      	ldrb	r2, [r3, #13]
 8012cf2:	69fb      	ldr	r3, [r7, #28]
 8012cf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012cf6:	f042 0220 	orr.w	r2, r2, #32
 8012cfa:	b2d2      	uxtb	r2, r2
 8012cfc:	735a      	strb	r2, [r3, #13]
 8012cfe:	e022      	b.n	8012d46 <tcp_input+0x68a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012d00:	69fb      	ldr	r3, [r7, #28]
 8012d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012d04:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012d08:	d005      	beq.n	8012d16 <tcp_input+0x65a>
              pcb->rcv_wnd++;
 8012d0a:	69fb      	ldr	r3, [r7, #28]
 8012d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012d0e:	3301      	adds	r3, #1
 8012d10:	b29a      	uxth	r2, r3
 8012d12:	69fb      	ldr	r3, [r7, #28]
 8012d14:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012d16:	69fb      	ldr	r3, [r7, #28]
 8012d18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012d1c:	2b00      	cmp	r3, #0
 8012d1e:	d00b      	beq.n	8012d38 <tcp_input+0x67c>
 8012d20:	69fb      	ldr	r3, [r7, #28]
 8012d22:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8012d26:	69fb      	ldr	r3, [r7, #28]
 8012d28:	6918      	ldr	r0, [r3, #16]
 8012d2a:	2300      	movs	r3, #0
 8012d2c:	2200      	movs	r2, #0
 8012d2e:	69f9      	ldr	r1, [r7, #28]
 8012d30:	47a0      	blx	r4
 8012d32:	4603      	mov	r3, r0
 8012d34:	74fb      	strb	r3, [r7, #19]
 8012d36:	e001      	b.n	8012d3c <tcp_input+0x680>
 8012d38:	2300      	movs	r3, #0
 8012d3a:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012d3c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012d40:	f113 0f0d 	cmn.w	r3, #13
 8012d44:	d016      	beq.n	8012d74 <tcp_input+0x6b8>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8012d46:	4b30      	ldr	r3, [pc, #192]	; (8012e08 <tcp_input+0x74c>)
 8012d48:	2200      	movs	r2, #0
 8012d4a:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8012d4c:	69f8      	ldr	r0, [r7, #28]
 8012d4e:	f000 f879 	bl	8012e44 <tcp_input_delayed_close>
 8012d52:	4603      	mov	r3, r0
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d10f      	bne.n	8012d78 <tcp_input+0x6bc>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8012d58:	69f8      	ldr	r0, [r7, #28]
 8012d5a:	f002 fd95 	bl	8015888 <tcp_output>
 8012d5e:	e00c      	b.n	8012d7a <tcp_input+0x6be>
        goto aborted;
 8012d60:	bf00      	nop
 8012d62:	e00a      	b.n	8012d7a <tcp_input+0x6be>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8012d64:	bf00      	nop
 8012d66:	e008      	b.n	8012d7a <tcp_input+0x6be>
              goto aborted;
 8012d68:	bf00      	nop
 8012d6a:	e006      	b.n	8012d7a <tcp_input+0x6be>
          goto aborted;
 8012d6c:	bf00      	nop
 8012d6e:	e004      	b.n	8012d7a <tcp_input+0x6be>
            goto aborted;
 8012d70:	bf00      	nop
 8012d72:	e002      	b.n	8012d7a <tcp_input+0x6be>
              goto aborted;
 8012d74:	bf00      	nop
 8012d76:	e000      	b.n	8012d7a <tcp_input+0x6be>
          goto aborted;
 8012d78:	bf00      	nop
    tcp_input_pcb = NULL;
 8012d7a:	4b23      	ldr	r3, [pc, #140]	; (8012e08 <tcp_input+0x74c>)
 8012d7c:	2200      	movs	r2, #0
 8012d7e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8012d80:	4b25      	ldr	r3, [pc, #148]	; (8012e18 <tcp_input+0x75c>)
 8012d82:	2200      	movs	r2, #0
 8012d84:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 8012d86:	4b28      	ldr	r3, [pc, #160]	; (8012e28 <tcp_input+0x76c>)
 8012d88:	685b      	ldr	r3, [r3, #4]
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	d037      	beq.n	8012dfe <tcp_input+0x742>
    {
      pbuf_free(inseg.p);
 8012d8e:	4b26      	ldr	r3, [pc, #152]	; (8012e28 <tcp_input+0x76c>)
 8012d90:	685b      	ldr	r3, [r3, #4]
 8012d92:	4618      	mov	r0, r3
 8012d94:	f7fd fdc8 	bl	8010928 <pbuf_free>
      inseg.p = NULL;
 8012d98:	4b23      	ldr	r3, [pc, #140]	; (8012e28 <tcp_input+0x76c>)
 8012d9a:	2200      	movs	r2, #0
 8012d9c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012d9e:	e02e      	b.n	8012dfe <tcp_input+0x742>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8012da0:	4b22      	ldr	r3, [pc, #136]	; (8012e2c <tcp_input+0x770>)
 8012da2:	681b      	ldr	r3, [r3, #0]
 8012da4:	899b      	ldrh	r3, [r3, #12]
 8012da6:	b29b      	uxth	r3, r3
 8012da8:	4618      	mov	r0, r3
 8012daa:	f7fc fba3 	bl	800f4f4 <lwip_htons>
 8012dae:	4603      	mov	r3, r0
 8012db0:	f003 0304 	and.w	r3, r3, #4
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d115      	bne.n	8012de4 <tcp_input+0x728>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012db8:	4b1d      	ldr	r3, [pc, #116]	; (8012e30 <tcp_input+0x774>)
 8012dba:	6818      	ldr	r0, [r3, #0]
 8012dbc:	4b1d      	ldr	r3, [pc, #116]	; (8012e34 <tcp_input+0x778>)
 8012dbe:	881b      	ldrh	r3, [r3, #0]
 8012dc0:	461a      	mov	r2, r3
 8012dc2:	4b1d      	ldr	r3, [pc, #116]	; (8012e38 <tcp_input+0x77c>)
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012dc8:	4b18      	ldr	r3, [pc, #96]	; (8012e2c <tcp_input+0x770>)
 8012dca:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012dcc:	885b      	ldrh	r3, [r3, #2]
 8012dce:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012dd0:	4a16      	ldr	r2, [pc, #88]	; (8012e2c <tcp_input+0x770>)
 8012dd2:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012dd4:	8812      	ldrh	r2, [r2, #0]
 8012dd6:	b292      	uxth	r2, r2
 8012dd8:	9201      	str	r2, [sp, #4]
 8012dda:	9300      	str	r3, [sp, #0]
 8012ddc:	4b17      	ldr	r3, [pc, #92]	; (8012e3c <tcp_input+0x780>)
 8012dde:	4a18      	ldr	r2, [pc, #96]	; (8012e40 <tcp_input+0x784>)
 8012de0:	f002 ffdc 	bl	8015d9c <tcp_rst>
    pbuf_free(p);
 8012de4:	6878      	ldr	r0, [r7, #4]
 8012de6:	f7fd fd9f 	bl	8010928 <pbuf_free>
  return;
 8012dea:	e008      	b.n	8012dfe <tcp_input+0x742>
    goto dropped;
 8012dec:	bf00      	nop
 8012dee:	e002      	b.n	8012df6 <tcp_input+0x73a>
dropped:
 8012df0:	bf00      	nop
 8012df2:	e000      	b.n	8012df6 <tcp_input+0x73a>
      goto dropped;
 8012df4:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8012df6:	6878      	ldr	r0, [r7, #4]
 8012df8:	f7fd fd96 	bl	8010928 <pbuf_free>
 8012dfc:	e000      	b.n	8012e00 <tcp_input+0x744>
  return;
 8012dfe:	bf00      	nop
}
 8012e00:	3724      	adds	r7, #36	; 0x24
 8012e02:	46bd      	mov	sp, r7
 8012e04:	bd90      	pop	{r4, r7, pc}
 8012e06:	bf00      	nop
 8012e08:	200101e0 	.word	0x200101e0
 8012e0c:	2000c831 	.word	0x2000c831
 8012e10:	200101cc 	.word	0x200101cc
 8012e14:	2000c82c 	.word	0x2000c82c
 8012e18:	2000c834 	.word	0x2000c834
 8012e1c:	0801bdbc 	.word	0x0801bdbc
 8012e20:	0801bf7c 	.word	0x0801bf7c
 8012e24:	0801be24 	.word	0x0801be24
 8012e28:	2000c804 	.word	0x2000c804
 8012e2c:	2000c814 	.word	0x2000c814
 8012e30:	2000c828 	.word	0x2000c828
 8012e34:	2000c82e 	.word	0x2000c82e
 8012e38:	2000c824 	.word	0x2000c824
 8012e3c:	2000d120 	.word	0x2000d120
 8012e40:	2000d124 	.word	0x2000d124

08012e44 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8012e44:	b580      	push	{r7, lr}
 8012e46:	b082      	sub	sp, #8
 8012e48:	af00      	add	r7, sp, #0
 8012e4a:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 8012e4c:	4b14      	ldr	r3, [pc, #80]	; (8012ea0 <tcp_input_delayed_close+0x5c>)
 8012e4e:	781b      	ldrb	r3, [r3, #0]
 8012e50:	f003 0310 	and.w	r3, r3, #16
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d01d      	beq.n	8012e94 <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	7e9b      	ldrb	r3, [r3, #26]
 8012e5c:	f003 0310 	and.w	r3, r3, #16
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d10d      	bne.n	8012e80 <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d008      	beq.n	8012e80 <tcp_input_delayed_close+0x3c>
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012e74:	687a      	ldr	r2, [r7, #4]
 8012e76:	6912      	ldr	r2, [r2, #16]
 8012e78:	f06f 010e 	mvn.w	r1, #14
 8012e7c:	4610      	mov	r0, r2
 8012e7e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012e80:	6879      	ldr	r1, [r7, #4]
 8012e82:	4808      	ldr	r0, [pc, #32]	; (8012ea4 <tcp_input_delayed_close+0x60>)
 8012e84:	f7ff fb00 	bl	8012488 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8012e88:	6879      	ldr	r1, [r7, #4]
 8012e8a:	2001      	movs	r0, #1
 8012e8c:	f7fc ffb4 	bl	800fdf8 <memp_free>
    return 1;
 8012e90:	2301      	movs	r3, #1
 8012e92:	e000      	b.n	8012e96 <tcp_input_delayed_close+0x52>
  }
  return 0;
 8012e94:	2300      	movs	r3, #0
}
 8012e96:	4618      	mov	r0, r3
 8012e98:	3708      	adds	r7, #8
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}
 8012e9e:	bf00      	nop
 8012ea0:	2000c831 	.word	0x2000c831
 8012ea4:	200101cc 	.word	0x200101cc

08012ea8 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8012ea8:	b580      	push	{r7, lr}
 8012eaa:	b088      	sub	sp, #32
 8012eac:	af02      	add	r7, sp, #8
 8012eae:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8012eb0:	4b64      	ldr	r3, [pc, #400]	; (8013044 <tcp_listen_input+0x19c>)
 8012eb2:	781b      	ldrb	r3, [r3, #0]
 8012eb4:	f003 0304 	and.w	r3, r3, #4
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	f040 80bc 	bne.w	8013036 <tcp_listen_input+0x18e>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8012ebe:	4b61      	ldr	r3, [pc, #388]	; (8013044 <tcp_listen_input+0x19c>)
 8012ec0:	781b      	ldrb	r3, [r3, #0]
 8012ec2:	f003 0310 	and.w	r3, r3, #16
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d016      	beq.n	8012ef8 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012eca:	4b5f      	ldr	r3, [pc, #380]	; (8013048 <tcp_listen_input+0x1a0>)
 8012ecc:	6818      	ldr	r0, [r3, #0]
 8012ece:	4b5f      	ldr	r3, [pc, #380]	; (801304c <tcp_listen_input+0x1a4>)
 8012ed0:	881b      	ldrh	r3, [r3, #0]
 8012ed2:	461a      	mov	r2, r3
 8012ed4:	4b5e      	ldr	r3, [pc, #376]	; (8013050 <tcp_listen_input+0x1a8>)
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012eda:	4b5e      	ldr	r3, [pc, #376]	; (8013054 <tcp_listen_input+0x1ac>)
 8012edc:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012ede:	885b      	ldrh	r3, [r3, #2]
 8012ee0:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012ee2:	4a5c      	ldr	r2, [pc, #368]	; (8013054 <tcp_listen_input+0x1ac>)
 8012ee4:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012ee6:	8812      	ldrh	r2, [r2, #0]
 8012ee8:	b292      	uxth	r2, r2
 8012eea:	9201      	str	r2, [sp, #4]
 8012eec:	9300      	str	r3, [sp, #0]
 8012eee:	4b5a      	ldr	r3, [pc, #360]	; (8013058 <tcp_listen_input+0x1b0>)
 8012ef0:	4a5a      	ldr	r2, [pc, #360]	; (801305c <tcp_listen_input+0x1b4>)
 8012ef2:	f002 ff53 	bl	8015d9c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8012ef6:	e0a0      	b.n	801303a <tcp_listen_input+0x192>
  } else if (flags & TCP_SYN) {
 8012ef8:	4b52      	ldr	r3, [pc, #328]	; (8013044 <tcp_listen_input+0x19c>)
 8012efa:	781b      	ldrb	r3, [r3, #0]
 8012efc:	f003 0302 	and.w	r3, r3, #2
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	f000 809a 	beq.w	801303a <tcp_listen_input+0x192>
    npcb = tcp_alloc(pcb->prio);
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	7d5b      	ldrb	r3, [r3, #21]
 8012f0a:	4618      	mov	r0, r3
 8012f0c:	f7ff f938 	bl	8012180 <tcp_alloc>
 8012f10:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8012f12:	697b      	ldr	r3, [r7, #20]
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d111      	bne.n	8012f3c <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	699b      	ldr	r3, [r3, #24]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d00a      	beq.n	8012f36 <tcp_listen_input+0x8e>
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	699b      	ldr	r3, [r3, #24]
 8012f24:	687a      	ldr	r2, [r7, #4]
 8012f26:	6910      	ldr	r0, [r2, #16]
 8012f28:	f04f 32ff 	mov.w	r2, #4294967295
 8012f2c:	2100      	movs	r1, #0
 8012f2e:	4798      	blx	r3
 8012f30:	4603      	mov	r3, r0
 8012f32:	73bb      	strb	r3, [r7, #14]
      return;
 8012f34:	e082      	b.n	801303c <tcp_listen_input+0x194>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012f36:	23f0      	movs	r3, #240	; 0xf0
 8012f38:	73bb      	strb	r3, [r7, #14]
      return;
 8012f3a:	e07f      	b.n	801303c <tcp_listen_input+0x194>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012f3c:	4b48      	ldr	r3, [pc, #288]	; (8013060 <tcp_listen_input+0x1b8>)
 8012f3e:	695a      	ldr	r2, [r3, #20]
 8012f40:	697b      	ldr	r3, [r7, #20]
 8012f42:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8012f44:	4b46      	ldr	r3, [pc, #280]	; (8013060 <tcp_listen_input+0x1b8>)
 8012f46:	691a      	ldr	r2, [r3, #16]
 8012f48:	697b      	ldr	r3, [r7, #20]
 8012f4a:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	8ada      	ldrh	r2, [r3, #22]
 8012f50:	697b      	ldr	r3, [r7, #20]
 8012f52:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8012f54:	4b3f      	ldr	r3, [pc, #252]	; (8013054 <tcp_listen_input+0x1ac>)
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	881b      	ldrh	r3, [r3, #0]
 8012f5a:	b29a      	uxth	r2, r3
 8012f5c:	697b      	ldr	r3, [r7, #20]
 8012f5e:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8012f60:	697b      	ldr	r3, [r7, #20]
 8012f62:	2203      	movs	r2, #3
 8012f64:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8012f66:	4b3a      	ldr	r3, [pc, #232]	; (8013050 <tcp_listen_input+0x1a8>)
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	1c5a      	adds	r2, r3, #1
 8012f6c:	697b      	ldr	r3, [r7, #20]
 8012f6e:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8012f70:	697b      	ldr	r3, [r7, #20]
 8012f72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012f74:	697b      	ldr	r3, [r7, #20]
 8012f76:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8012f78:	6978      	ldr	r0, [r7, #20]
 8012f7a:	f7ff fb01 	bl	8012580 <tcp_next_iss>
 8012f7e:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8012f80:	697b      	ldr	r3, [r7, #20]
 8012f82:	693a      	ldr	r2, [r7, #16]
 8012f84:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->snd_nxt = iss;
 8012f86:	697b      	ldr	r3, [r7, #20]
 8012f88:	693a      	ldr	r2, [r7, #16]
 8012f8a:	64da      	str	r2, [r3, #76]	; 0x4c
    npcb->lastack = iss;
 8012f8c:	697b      	ldr	r3, [r7, #20]
 8012f8e:	693a      	ldr	r2, [r7, #16]
 8012f90:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8012f92:	697b      	ldr	r3, [r7, #20]
 8012f94:	693a      	ldr	r2, [r7, #16]
 8012f96:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8012f98:	4b2d      	ldr	r3, [pc, #180]	; (8013050 <tcp_listen_input+0x1a8>)
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	1e5a      	subs	r2, r3, #1
 8012f9e:	697b      	ldr	r3, [r7, #20]
 8012fa0:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	691a      	ldr	r2, [r3, #16]
 8012fa6:	697b      	ldr	r3, [r7, #20]
 8012fa8:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8012faa:	697b      	ldr	r3, [r7, #20]
 8012fac:	687a      	ldr	r2, [r7, #4]
 8012fae:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	7a1b      	ldrb	r3, [r3, #8]
 8012fb4:	f003 030c 	and.w	r3, r3, #12
 8012fb8:	b2da      	uxtb	r2, r3
 8012fba:	697b      	ldr	r3, [r7, #20]
 8012fbc:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8012fbe:	4b29      	ldr	r3, [pc, #164]	; (8013064 <tcp_listen_input+0x1bc>)
 8012fc0:	681a      	ldr	r2, [r3, #0]
 8012fc2:	697b      	ldr	r3, [r7, #20]
 8012fc4:	60da      	str	r2, [r3, #12]
 8012fc6:	4a27      	ldr	r2, [pc, #156]	; (8013064 <tcp_listen_input+0x1bc>)
 8012fc8:	697b      	ldr	r3, [r7, #20]
 8012fca:	6013      	str	r3, [r2, #0]
 8012fcc:	f003 f938 	bl	8016240 <tcp_timer_needed>
 8012fd0:	4b25      	ldr	r3, [pc, #148]	; (8013068 <tcp_listen_input+0x1c0>)
 8012fd2:	2201      	movs	r2, #1
 8012fd4:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8012fd6:	6978      	ldr	r0, [r7, #20]
 8012fd8:	f001 fd14 	bl	8014a04 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8012fdc:	4b1d      	ldr	r3, [pc, #116]	; (8013054 <tcp_listen_input+0x1ac>)
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	89db      	ldrh	r3, [r3, #14]
 8012fe2:	b29a      	uxth	r2, r3
 8012fe4:	697b      	ldr	r3, [r7, #20]
 8012fe6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 8012fea:	697b      	ldr	r3, [r7, #20]
 8012fec:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8012ff0:	697b      	ldr	r3, [r7, #20]
 8012ff2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8012ff6:	697b      	ldr	r3, [r7, #20]
 8012ff8:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8012ffa:	697b      	ldr	r3, [r7, #20]
 8012ffc:	3304      	adds	r3, #4
 8012ffe:	4619      	mov	r1, r3
 8013000:	4610      	mov	r0, r2
 8013002:	f7ff fad5 	bl	80125b0 <tcp_eff_send_mss_impl>
 8013006:	4603      	mov	r3, r0
 8013008:	461a      	mov	r2, r3
 801300a:	697b      	ldr	r3, [r7, #20]
 801300c:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801300e:	2112      	movs	r1, #18
 8013010:	6978      	ldr	r0, [r7, #20]
 8013012:	f002 fae1 	bl	80155d8 <tcp_enqueue_flags>
 8013016:	4603      	mov	r3, r0
 8013018:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 801301a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801301e:	2b00      	cmp	r3, #0
 8013020:	d004      	beq.n	801302c <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 8013022:	2100      	movs	r1, #0
 8013024:	6978      	ldr	r0, [r7, #20]
 8013026:	f7fe f913 	bl	8011250 <tcp_abandon>
      return;
 801302a:	e007      	b.n	801303c <tcp_listen_input+0x194>
    tcp_output(npcb);
 801302c:	6978      	ldr	r0, [r7, #20]
 801302e:	f002 fc2b 	bl	8015888 <tcp_output>
  return;
 8013032:	bf00      	nop
 8013034:	e001      	b.n	801303a <tcp_listen_input+0x192>
    return;
 8013036:	bf00      	nop
 8013038:	e000      	b.n	801303c <tcp_listen_input+0x194>
  return;
 801303a:	bf00      	nop
}
 801303c:	3718      	adds	r7, #24
 801303e:	46bd      	mov	sp, r7
 8013040:	bd80      	pop	{r7, pc}
 8013042:	bf00      	nop
 8013044:	2000c830 	.word	0x2000c830
 8013048:	2000c828 	.word	0x2000c828
 801304c:	2000c82e 	.word	0x2000c82e
 8013050:	2000c824 	.word	0x2000c824
 8013054:	2000c814 	.word	0x2000c814
 8013058:	2000d120 	.word	0x2000d120
 801305c:	2000d124 	.word	0x2000d124
 8013060:	2000d110 	.word	0x2000d110
 8013064:	200101cc 	.word	0x200101cc
 8013068:	200101c8 	.word	0x200101c8

0801306c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801306c:	b580      	push	{r7, lr}
 801306e:	b084      	sub	sp, #16
 8013070:	af02      	add	r7, sp, #8
 8013072:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8013074:	4b29      	ldr	r3, [pc, #164]	; (801311c <tcp_timewait_input+0xb0>)
 8013076:	781b      	ldrb	r3, [r3, #0]
 8013078:	f003 0304 	and.w	r3, r3, #4
 801307c:	2b00      	cmp	r3, #0
 801307e:	d147      	bne.n	8013110 <tcp_timewait_input+0xa4>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8013080:	4b26      	ldr	r3, [pc, #152]	; (801311c <tcp_timewait_input+0xb0>)
 8013082:	781b      	ldrb	r3, [r3, #0]
 8013084:	f003 0302 	and.w	r3, r3, #2
 8013088:	2b00      	cmp	r3, #0
 801308a:	d027      	beq.n	80130dc <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801308c:	4b24      	ldr	r3, [pc, #144]	; (8013120 <tcp_timewait_input+0xb4>)
 801308e:	681a      	ldr	r2, [r3, #0]
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013094:	1ad3      	subs	r3, r2, r3
 8013096:	2b00      	cmp	r3, #0
 8013098:	db2a      	blt.n	80130f0 <tcp_timewait_input+0x84>
 801309a:	4b21      	ldr	r3, [pc, #132]	; (8013120 <tcp_timewait_input+0xb4>)
 801309c:	681a      	ldr	r2, [r3, #0]
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80130a2:	6879      	ldr	r1, [r7, #4]
 80130a4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80130a6:	440b      	add	r3, r1
 80130a8:	1ad3      	subs	r3, r2, r3
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	dc20      	bgt.n	80130f0 <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80130ae:	4b1d      	ldr	r3, [pc, #116]	; (8013124 <tcp_timewait_input+0xb8>)
 80130b0:	6818      	ldr	r0, [r3, #0]
 80130b2:	4b1d      	ldr	r3, [pc, #116]	; (8013128 <tcp_timewait_input+0xbc>)
 80130b4:	881b      	ldrh	r3, [r3, #0]
 80130b6:	461a      	mov	r2, r3
 80130b8:	4b19      	ldr	r3, [pc, #100]	; (8013120 <tcp_timewait_input+0xb4>)
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80130be:	4b1b      	ldr	r3, [pc, #108]	; (801312c <tcp_timewait_input+0xc0>)
 80130c0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80130c2:	885b      	ldrh	r3, [r3, #2]
 80130c4:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80130c6:	4a19      	ldr	r2, [pc, #100]	; (801312c <tcp_timewait_input+0xc0>)
 80130c8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80130ca:	8812      	ldrh	r2, [r2, #0]
 80130cc:	b292      	uxth	r2, r2
 80130ce:	9201      	str	r2, [sp, #4]
 80130d0:	9300      	str	r3, [sp, #0]
 80130d2:	4b17      	ldr	r3, [pc, #92]	; (8013130 <tcp_timewait_input+0xc4>)
 80130d4:	4a17      	ldr	r2, [pc, #92]	; (8013134 <tcp_timewait_input+0xc8>)
 80130d6:	f002 fe61 	bl	8015d9c <tcp_rst>
      return;
 80130da:	e01c      	b.n	8013116 <tcp_timewait_input+0xaa>
    }
  } else if (flags & TCP_FIN) {
 80130dc:	4b0f      	ldr	r3, [pc, #60]	; (801311c <tcp_timewait_input+0xb0>)
 80130de:	781b      	ldrb	r3, [r3, #0]
 80130e0:	f003 0301 	and.w	r3, r3, #1
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d003      	beq.n	80130f0 <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80130e8:	4b13      	ldr	r3, [pc, #76]	; (8013138 <tcp_timewait_input+0xcc>)
 80130ea:	681a      	ldr	r2, [r3, #0]
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80130f0:	4b0d      	ldr	r3, [pc, #52]	; (8013128 <tcp_timewait_input+0xbc>)
 80130f2:	881b      	ldrh	r3, [r3, #0]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d00d      	beq.n	8013114 <tcp_timewait_input+0xa8>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	7e9b      	ldrb	r3, [r3, #26]
 80130fc:	f043 0302 	orr.w	r3, r3, #2
 8013100:	b2da      	uxtb	r2, r3
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8013106:	6878      	ldr	r0, [r7, #4]
 8013108:	f002 fbbe 	bl	8015888 <tcp_output>
  }
  return;
 801310c:	bf00      	nop
 801310e:	e001      	b.n	8013114 <tcp_timewait_input+0xa8>
    return;
 8013110:	bf00      	nop
 8013112:	e000      	b.n	8013116 <tcp_timewait_input+0xaa>
  return;
 8013114:	bf00      	nop
}
 8013116:	3708      	adds	r7, #8
 8013118:	46bd      	mov	sp, r7
 801311a:	bd80      	pop	{r7, pc}
 801311c:	2000c830 	.word	0x2000c830
 8013120:	2000c824 	.word	0x2000c824
 8013124:	2000c828 	.word	0x2000c828
 8013128:	2000c82e 	.word	0x2000c82e
 801312c:	2000c814 	.word	0x2000c814
 8013130:	2000d120 	.word	0x2000d120
 8013134:	2000d124 	.word	0x2000d124
 8013138:	200101d0 	.word	0x200101d0

0801313c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801313c:	b580      	push	{r7, lr}
 801313e:	b08a      	sub	sp, #40	; 0x28
 8013140:	af02      	add	r7, sp, #8
 8013142:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8013144:	2300      	movs	r3, #0
 8013146:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8013148:	2300      	movs	r3, #0
 801314a:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 801314c:	4ba4      	ldr	r3, [pc, #656]	; (80133e0 <tcp_process+0x2a4>)
 801314e:	781b      	ldrb	r3, [r3, #0]
 8013150:	f003 0304 	and.w	r3, r3, #4
 8013154:	2b00      	cmp	r3, #0
 8013156:	d04e      	beq.n	80131f6 <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	7d1b      	ldrb	r3, [r3, #20]
 801315c:	2b02      	cmp	r3, #2
 801315e:	d108      	bne.n	8013172 <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013164:	4b9f      	ldr	r3, [pc, #636]	; (80133e4 <tcp_process+0x2a8>)
 8013166:	681b      	ldr	r3, [r3, #0]
 8013168:	429a      	cmp	r2, r3
 801316a:	d123      	bne.n	80131b4 <tcp_process+0x78>
        acceptable = 1;
 801316c:	2301      	movs	r3, #1
 801316e:	76fb      	strb	r3, [r7, #27]
 8013170:	e020      	b.n	80131b4 <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013176:	4b9c      	ldr	r3, [pc, #624]	; (80133e8 <tcp_process+0x2ac>)
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	429a      	cmp	r2, r3
 801317c:	d102      	bne.n	8013184 <tcp_process+0x48>
        acceptable = 1;
 801317e:	2301      	movs	r3, #1
 8013180:	76fb      	strb	r3, [r7, #27]
 8013182:	e017      	b.n	80131b4 <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013184:	4b98      	ldr	r3, [pc, #608]	; (80133e8 <tcp_process+0x2ac>)
 8013186:	681a      	ldr	r2, [r3, #0]
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801318c:	1ad3      	subs	r3, r2, r3
 801318e:	2b00      	cmp	r3, #0
 8013190:	db10      	blt.n	80131b4 <tcp_process+0x78>
 8013192:	4b95      	ldr	r3, [pc, #596]	; (80133e8 <tcp_process+0x2ac>)
 8013194:	681a      	ldr	r2, [r3, #0]
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801319a:	6879      	ldr	r1, [r7, #4]
 801319c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801319e:	440b      	add	r3, r1
 80131a0:	1ad3      	subs	r3, r2, r3
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	dc06      	bgt.n	80131b4 <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	7e9b      	ldrb	r3, [r3, #26]
 80131aa:	f043 0302 	orr.w	r3, r3, #2
 80131ae:	b2da      	uxtb	r2, r3
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80131b4:	7efb      	ldrb	r3, [r7, #27]
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d01b      	beq.n	80131f2 <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	7d1b      	ldrb	r3, [r3, #20]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d106      	bne.n	80131d0 <tcp_process+0x94>
 80131c2:	4b8a      	ldr	r3, [pc, #552]	; (80133ec <tcp_process+0x2b0>)
 80131c4:	f240 22e7 	movw	r2, #743	; 0x2e7
 80131c8:	4989      	ldr	r1, [pc, #548]	; (80133f0 <tcp_process+0x2b4>)
 80131ca:	488a      	ldr	r0, [pc, #552]	; (80133f4 <tcp_process+0x2b8>)
 80131cc:	f006 f888 	bl	80192e0 <iprintf>
      recv_flags |= TF_RESET;
 80131d0:	4b89      	ldr	r3, [pc, #548]	; (80133f8 <tcp_process+0x2bc>)
 80131d2:	781b      	ldrb	r3, [r3, #0]
 80131d4:	f043 0308 	orr.w	r3, r3, #8
 80131d8:	b2da      	uxtb	r2, r3
 80131da:	4b87      	ldr	r3, [pc, #540]	; (80133f8 <tcp_process+0x2bc>)
 80131dc:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	7e9b      	ldrb	r3, [r3, #26]
 80131e2:	f023 0301 	bic.w	r3, r3, #1
 80131e6:	b2da      	uxtb	r2, r3
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 80131ec:	f06f 030d 	mvn.w	r3, #13
 80131f0:	e34d      	b.n	801388e <tcp_process+0x752>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 80131f2:	2300      	movs	r3, #0
 80131f4:	e34b      	b.n	801388e <tcp_process+0x752>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80131f6:	4b7a      	ldr	r3, [pc, #488]	; (80133e0 <tcp_process+0x2a4>)
 80131f8:	781b      	ldrb	r3, [r3, #0]
 80131fa:	f003 0302 	and.w	r3, r3, #2
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d010      	beq.n	8013224 <tcp_process+0xe8>
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	7d1b      	ldrb	r3, [r3, #20]
 8013206:	2b02      	cmp	r3, #2
 8013208:	d00c      	beq.n	8013224 <tcp_process+0xe8>
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	7d1b      	ldrb	r3, [r3, #20]
 801320e:	2b03      	cmp	r3, #3
 8013210:	d008      	beq.n	8013224 <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	7e9b      	ldrb	r3, [r3, #26]
 8013216:	f043 0302 	orr.w	r3, r3, #2
 801321a:	b2da      	uxtb	r2, r3
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 8013220:	2300      	movs	r3, #0
 8013222:	e334      	b.n	801388e <tcp_process+0x752>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	7e9b      	ldrb	r3, [r3, #26]
 8013228:	f003 0310 	and.w	r3, r3, #16
 801322c:	2b00      	cmp	r3, #0
 801322e:	d103      	bne.n	8013238 <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8013230:	4b72      	ldr	r3, [pc, #456]	; (80133fc <tcp_process+0x2c0>)
 8013232:	681a      	ldr	r2, [r3, #0]
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	2200      	movs	r2, #0
 801323c:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 8013240:	6878      	ldr	r0, [r7, #4]
 8013242:	f001 fbdf 	bl	8014a04 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	7d1b      	ldrb	r3, [r3, #20]
 801324a:	3b02      	subs	r3, #2
 801324c:	2b07      	cmp	r3, #7
 801324e:	f200 830e 	bhi.w	801386e <tcp_process+0x732>
 8013252:	a201      	add	r2, pc, #4	; (adr r2, 8013258 <tcp_process+0x11c>)
 8013254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013258:	08013279 	.word	0x08013279
 801325c:	08013471 	.word	0x08013471
 8013260:	080135c9 	.word	0x080135c9
 8013264:	080135f3 	.word	0x080135f3
 8013268:	0801371d 	.word	0x0801371d
 801326c:	080135c9 	.word	0x080135c9
 8013270:	080137a9 	.word	0x080137a9
 8013274:	08013839 	.word	0x08013839
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8013278:	4b59      	ldr	r3, [pc, #356]	; (80133e0 <tcp_process+0x2a4>)
 801327a:	781b      	ldrb	r3, [r3, #0]
 801327c:	f003 0310 	and.w	r3, r3, #16
 8013280:	2b00      	cmp	r3, #0
 8013282:	f000 80cb 	beq.w	801341c <tcp_process+0x2e0>
 8013286:	4b56      	ldr	r3, [pc, #344]	; (80133e0 <tcp_process+0x2a4>)
 8013288:	781b      	ldrb	r3, [r3, #0]
 801328a:	f003 0302 	and.w	r3, r3, #2
 801328e:	2b00      	cmp	r3, #0
 8013290:	f000 80c4 	beq.w	801341c <tcp_process+0x2e0>
        && (ackno == pcb->lastack + 1)) {
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013298:	1c5a      	adds	r2, r3, #1
 801329a:	4b52      	ldr	r3, [pc, #328]	; (80133e4 <tcp_process+0x2a8>)
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	429a      	cmp	r2, r3
 80132a0:	f040 80bc 	bne.w	801341c <tcp_process+0x2e0>
      pcb->rcv_nxt = seqno + 1;
 80132a4:	4b50      	ldr	r3, [pc, #320]	; (80133e8 <tcp_process+0x2ac>)
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	1c5a      	adds	r2, r3, #1
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	625a      	str	r2, [r3, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	62da      	str	r2, [r3, #44]	; 0x2c
      pcb->lastack = ackno;
 80132b6:	4b4b      	ldr	r3, [pc, #300]	; (80133e4 <tcp_process+0x2a8>)
 80132b8:	681a      	ldr	r2, [r3, #0]
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	645a      	str	r2, [r3, #68]	; 0x44
      pcb->snd_wnd = tcphdr->wnd;
 80132be:	4b50      	ldr	r3, [pc, #320]	; (8013400 <tcp_process+0x2c4>)
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	89db      	ldrh	r3, [r3, #14]
 80132c4:	b29a      	uxth	r2, r3
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80132d8:	4b43      	ldr	r3, [pc, #268]	; (80133e8 <tcp_process+0x2ac>)
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	1e5a      	subs	r2, r3, #1
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->state = ESTABLISHED;
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	2204      	movs	r2, #4
 80132e6:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	3304      	adds	r3, #4
 80132f0:	4619      	mov	r1, r3
 80132f2:	4610      	mov	r0, r2
 80132f4:	f7ff f95c 	bl	80125b0 <tcp_eff_send_mss_impl>
 80132f8:	4603      	mov	r3, r0
 80132fa:	461a      	mov	r2, r3
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013304:	005b      	lsls	r3, r3, #1
 8013306:	f241 121c 	movw	r2, #4380	; 0x111c
 801330a:	429a      	cmp	r2, r3
 801330c:	bf38      	it	cc
 801330e:	461a      	movcc	r2, r3
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013314:	009b      	lsls	r3, r3, #2
 8013316:	4293      	cmp	r3, r2
 8013318:	bf28      	it	cs
 801331a:	4613      	movcs	r3, r2
 801331c:	b29a      	uxth	r2, r3
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801332a:	2b00      	cmp	r3, #0
 801332c:	d106      	bne.n	801333c <tcp_process+0x200>
 801332e:	4b2f      	ldr	r3, [pc, #188]	; (80133ec <tcp_process+0x2b0>)
 8013330:	f240 321a 	movw	r2, #794	; 0x31a
 8013334:	4933      	ldr	r1, [pc, #204]	; (8013404 <tcp_process+0x2c8>)
 8013336:	482f      	ldr	r0, [pc, #188]	; (80133f4 <tcp_process+0x2b8>)
 8013338:	f005 ffd2 	bl	80192e0 <iprintf>
      --pcb->snd_queuelen;
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013342:	3b01      	subs	r3, #1
 8013344:	b29a      	uxth	r2, r3
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013350:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 8013352:	69fb      	ldr	r3, [r7, #28]
 8013354:	2b00      	cmp	r3, #0
 8013356:	d111      	bne.n	801337c <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801335c:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 801335e:	69fb      	ldr	r3, [r7, #28]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d106      	bne.n	8013372 <tcp_process+0x236>
 8013364:	4b21      	ldr	r3, [pc, #132]	; (80133ec <tcp_process+0x2b0>)
 8013366:	f240 3222 	movw	r2, #802	; 0x322
 801336a:	4927      	ldr	r1, [pc, #156]	; (8013408 <tcp_process+0x2cc>)
 801336c:	4821      	ldr	r0, [pc, #132]	; (80133f4 <tcp_process+0x2b8>)
 801336e:	f005 ffb7 	bl	80192e0 <iprintf>
        pcb->unsent = rseg->next;
 8013372:	69fb      	ldr	r3, [r7, #28]
 8013374:	681a      	ldr	r2, [r3, #0]
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	669a      	str	r2, [r3, #104]	; 0x68
 801337a:	e003      	b.n	8013384 <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 801337c:	69fb      	ldr	r3, [r7, #28]
 801337e:	681a      	ldr	r2, [r3, #0]
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      tcp_seg_free(rseg);
 8013384:	69f8      	ldr	r0, [r7, #28]
 8013386:	f7fe fde8 	bl	8011f5a <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801338e:	2b00      	cmp	r3, #0
 8013390:	d104      	bne.n	801339c <tcp_process+0x260>
        pcb->rtime = -1;
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013398:	861a      	strh	r2, [r3, #48]	; 0x30
 801339a:	e006      	b.n	80133aa <tcp_process+0x26e>
      } else {
        pcb->rtime = 0;
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	2200      	movs	r2, #0
 80133a0:	861a      	strh	r2, [r3, #48]	; 0x30
        pcb->nrtx = 0;
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	2200      	movs	r2, #0
 80133a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d00a      	beq.n	80133ca <tcp_process+0x28e>
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80133ba:	687a      	ldr	r2, [r7, #4]
 80133bc:	6910      	ldr	r0, [r2, #16]
 80133be:	2200      	movs	r2, #0
 80133c0:	6879      	ldr	r1, [r7, #4]
 80133c2:	4798      	blx	r3
 80133c4:	4603      	mov	r3, r0
 80133c6:	76bb      	strb	r3, [r7, #26]
 80133c8:	e001      	b.n	80133ce <tcp_process+0x292>
 80133ca:	2300      	movs	r3, #0
 80133cc:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 80133ce:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80133d2:	f113 0f0d 	cmn.w	r3, #13
 80133d6:	d119      	bne.n	801340c <tcp_process+0x2d0>
        return ERR_ABRT;
 80133d8:	f06f 030c 	mvn.w	r3, #12
 80133dc:	e257      	b.n	801388e <tcp_process+0x752>
 80133de:	bf00      	nop
 80133e0:	2000c830 	.word	0x2000c830
 80133e4:	2000c828 	.word	0x2000c828
 80133e8:	2000c824 	.word	0x2000c824
 80133ec:	0801bdbc 	.word	0x0801bdbc
 80133f0:	0801bf98 	.word	0x0801bf98
 80133f4:	0801be24 	.word	0x0801be24
 80133f8:	2000c831 	.word	0x2000c831
 80133fc:	200101d0 	.word	0x200101d0
 8013400:	2000c814 	.word	0x2000c814
 8013404:	0801bfb8 	.word	0x0801bfb8
 8013408:	0801bfd0 	.word	0x0801bfd0
      }
      tcp_ack_now(pcb);
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	7e9b      	ldrb	r3, [r3, #26]
 8013410:	f043 0302 	orr.w	r3, r3, #2
 8013414:	b2da      	uxtb	r2, r3
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 801341a:	e22a      	b.n	8013872 <tcp_process+0x736>
    else if (flags & TCP_ACK) {
 801341c:	4b9f      	ldr	r3, [pc, #636]	; (801369c <tcp_process+0x560>)
 801341e:	781b      	ldrb	r3, [r3, #0]
 8013420:	f003 0310 	and.w	r3, r3, #16
 8013424:	2b00      	cmp	r3, #0
 8013426:	f000 8224 	beq.w	8013872 <tcp_process+0x736>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801342a:	4b9d      	ldr	r3, [pc, #628]	; (80136a0 <tcp_process+0x564>)
 801342c:	6818      	ldr	r0, [r3, #0]
 801342e:	4b9d      	ldr	r3, [pc, #628]	; (80136a4 <tcp_process+0x568>)
 8013430:	881b      	ldrh	r3, [r3, #0]
 8013432:	461a      	mov	r2, r3
 8013434:	4b9c      	ldr	r3, [pc, #624]	; (80136a8 <tcp_process+0x56c>)
 8013436:	681b      	ldr	r3, [r3, #0]
 8013438:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801343a:	4b9c      	ldr	r3, [pc, #624]	; (80136ac <tcp_process+0x570>)
 801343c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801343e:	885b      	ldrh	r3, [r3, #2]
 8013440:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013442:	4a9a      	ldr	r2, [pc, #616]	; (80136ac <tcp_process+0x570>)
 8013444:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8013446:	8812      	ldrh	r2, [r2, #0]
 8013448:	b292      	uxth	r2, r2
 801344a:	9201      	str	r2, [sp, #4]
 801344c:	9300      	str	r3, [sp, #0]
 801344e:	4b98      	ldr	r3, [pc, #608]	; (80136b0 <tcp_process+0x574>)
 8013450:	4a98      	ldr	r2, [pc, #608]	; (80136b4 <tcp_process+0x578>)
 8013452:	f002 fca3 	bl	8015d9c <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801345c:	2b05      	cmp	r3, #5
 801345e:	f200 8208 	bhi.w	8013872 <tcp_process+0x736>
        pcb->rtime = 0;
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	2200      	movs	r2, #0
 8013466:	861a      	strh	r2, [r3, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 8013468:	6878      	ldr	r0, [r7, #4]
 801346a:	f002 fd0d 	bl	8015e88 <tcp_rexmit_rto>
    break;
 801346e:	e200      	b.n	8013872 <tcp_process+0x736>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 8013470:	4b8a      	ldr	r3, [pc, #552]	; (801369c <tcp_process+0x560>)
 8013472:	781b      	ldrb	r3, [r3, #0]
 8013474:	f003 0310 	and.w	r3, r3, #16
 8013478:	2b00      	cmp	r3, #0
 801347a:	f000 8091 	beq.w	80135a0 <tcp_process+0x464>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 801347e:	4b88      	ldr	r3, [pc, #544]	; (80136a0 <tcp_process+0x564>)
 8013480:	681a      	ldr	r2, [r3, #0]
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013486:	1ad3      	subs	r3, r2, r3
 8013488:	3b01      	subs	r3, #1
 801348a:	2b00      	cmp	r3, #0
 801348c:	db71      	blt.n	8013572 <tcp_process+0x436>
 801348e:	4b84      	ldr	r3, [pc, #528]	; (80136a0 <tcp_process+0x564>)
 8013490:	681a      	ldr	r2, [r3, #0]
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013496:	1ad3      	subs	r3, r2, r3
 8013498:	2b00      	cmp	r3, #0
 801349a:	dc6a      	bgt.n	8013572 <tcp_process+0x436>
        pcb->state = ESTABLISHED;
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	2204      	movs	r2, #4
 80134a0:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d00b      	beq.n	80134c2 <tcp_process+0x386>
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80134ae:	699b      	ldr	r3, [r3, #24]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d106      	bne.n	80134c2 <tcp_process+0x386>
 80134b4:	4b80      	ldr	r3, [pc, #512]	; (80136b8 <tcp_process+0x57c>)
 80134b6:	f240 3251 	movw	r2, #849	; 0x351
 80134ba:	4980      	ldr	r1, [pc, #512]	; (80136bc <tcp_process+0x580>)
 80134bc:	4880      	ldr	r0, [pc, #512]	; (80136c0 <tcp_process+0x584>)
 80134be:	f005 ff0f 	bl	80192e0 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d102      	bne.n	80134d0 <tcp_process+0x394>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 80134ca:	23fa      	movs	r3, #250	; 0xfa
 80134cc:	76bb      	strb	r3, [r7, #26]
 80134ce:	e011      	b.n	80134f4 <tcp_process+0x3b8>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80134d4:	699b      	ldr	r3, [r3, #24]
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	d00a      	beq.n	80134f0 <tcp_process+0x3b4>
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80134de:	699b      	ldr	r3, [r3, #24]
 80134e0:	687a      	ldr	r2, [r7, #4]
 80134e2:	6910      	ldr	r0, [r2, #16]
 80134e4:	2200      	movs	r2, #0
 80134e6:	6879      	ldr	r1, [r7, #4]
 80134e8:	4798      	blx	r3
 80134ea:	4603      	mov	r3, r0
 80134ec:	76bb      	strb	r3, [r7, #26]
 80134ee:	e001      	b.n	80134f4 <tcp_process+0x3b8>
 80134f0:	23f0      	movs	r3, #240	; 0xf0
 80134f2:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 80134f4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d00a      	beq.n	8013512 <tcp_process+0x3d6>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 80134fc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013500:	f113 0f0d 	cmn.w	r3, #13
 8013504:	d002      	beq.n	801350c <tcp_process+0x3d0>
            tcp_abort(pcb);
 8013506:	6878      	ldr	r0, [r7, #4]
 8013508:	f7fd ff54 	bl	80113b4 <tcp_abort>
          }
          return ERR_ABRT;
 801350c:	f06f 030c 	mvn.w	r3, #12
 8013510:	e1bd      	b.n	801388e <tcp_process+0x752>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 8013512:	6878      	ldr	r0, [r7, #4]
 8013514:	f000 fa42 	bl	801399c <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 8013518:	4b6a      	ldr	r3, [pc, #424]	; (80136c4 <tcp_process+0x588>)
 801351a:	881b      	ldrh	r3, [r3, #0]
 801351c:	2b00      	cmp	r3, #0
 801351e:	d005      	beq.n	801352c <tcp_process+0x3f0>
          recv_acked--;
 8013520:	4b68      	ldr	r3, [pc, #416]	; (80136c4 <tcp_process+0x588>)
 8013522:	881b      	ldrh	r3, [r3, #0]
 8013524:	3b01      	subs	r3, #1
 8013526:	b29a      	uxth	r2, r3
 8013528:	4b66      	ldr	r3, [pc, #408]	; (80136c4 <tcp_process+0x588>)
 801352a:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013530:	005b      	lsls	r3, r3, #1
 8013532:	f241 121c 	movw	r2, #4380	; 0x111c
 8013536:	429a      	cmp	r2, r3
 8013538:	bf38      	it	cc
 801353a:	461a      	movcc	r2, r3
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013540:	009b      	lsls	r3, r3, #2
 8013542:	4293      	cmp	r3, r2
 8013544:	bf28      	it	cs
 8013546:	4613      	movcs	r3, r2
 8013548:	b29a      	uxth	r2, r3
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 8013550:	4b5d      	ldr	r3, [pc, #372]	; (80136c8 <tcp_process+0x58c>)
 8013552:	781b      	ldrb	r3, [r3, #0]
 8013554:	f003 0320 	and.w	r3, r3, #32
 8013558:	2b00      	cmp	r3, #0
 801355a:	d034      	beq.n	80135c6 <tcp_process+0x48a>
          tcp_ack_now(pcb);
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	7e9b      	ldrb	r3, [r3, #26]
 8013560:	f043 0302 	orr.w	r3, r3, #2
 8013564:	b2da      	uxtb	r2, r3
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	2207      	movs	r2, #7
 801356e:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 8013570:	e029      	b.n	80135c6 <tcp_process+0x48a>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8013572:	4b4b      	ldr	r3, [pc, #300]	; (80136a0 <tcp_process+0x564>)
 8013574:	6818      	ldr	r0, [r3, #0]
 8013576:	4b4b      	ldr	r3, [pc, #300]	; (80136a4 <tcp_process+0x568>)
 8013578:	881b      	ldrh	r3, [r3, #0]
 801357a:	461a      	mov	r2, r3
 801357c:	4b4a      	ldr	r3, [pc, #296]	; (80136a8 <tcp_process+0x56c>)
 801357e:	681b      	ldr	r3, [r3, #0]
 8013580:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013582:	4b4a      	ldr	r3, [pc, #296]	; (80136ac <tcp_process+0x570>)
 8013584:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8013586:	885b      	ldrh	r3, [r3, #2]
 8013588:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801358a:	4a48      	ldr	r2, [pc, #288]	; (80136ac <tcp_process+0x570>)
 801358c:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801358e:	8812      	ldrh	r2, [r2, #0]
 8013590:	b292      	uxth	r2, r2
 8013592:	9201      	str	r2, [sp, #4]
 8013594:	9300      	str	r3, [sp, #0]
 8013596:	4b46      	ldr	r3, [pc, #280]	; (80136b0 <tcp_process+0x574>)
 8013598:	4a46      	ldr	r2, [pc, #280]	; (80136b4 <tcp_process+0x578>)
 801359a:	f002 fbff 	bl	8015d9c <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 801359e:	e16a      	b.n	8013876 <tcp_process+0x73a>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80135a0:	4b3e      	ldr	r3, [pc, #248]	; (801369c <tcp_process+0x560>)
 80135a2:	781b      	ldrb	r3, [r3, #0]
 80135a4:	f003 0302 	and.w	r3, r3, #2
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	f000 8164 	beq.w	8013876 <tcp_process+0x73a>
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80135b2:	1e5a      	subs	r2, r3, #1
 80135b4:	4b3c      	ldr	r3, [pc, #240]	; (80136a8 <tcp_process+0x56c>)
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	429a      	cmp	r2, r3
 80135ba:	f040 815c 	bne.w	8013876 <tcp_process+0x73a>
      tcp_rexmit(pcb);
 80135be:	6878      	ldr	r0, [r7, #4]
 80135c0:	f002 fc98 	bl	8015ef4 <tcp_rexmit>
    break;
 80135c4:	e157      	b.n	8013876 <tcp_process+0x73a>
 80135c6:	e156      	b.n	8013876 <tcp_process+0x73a>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 80135c8:	6878      	ldr	r0, [r7, #4]
 80135ca:	f000 f9e7 	bl	801399c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 80135ce:	4b3e      	ldr	r3, [pc, #248]	; (80136c8 <tcp_process+0x58c>)
 80135d0:	781b      	ldrb	r3, [r3, #0]
 80135d2:	f003 0320 	and.w	r3, r3, #32
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	f000 814f 	beq.w	801387a <tcp_process+0x73e>
      tcp_ack_now(pcb);
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	7e9b      	ldrb	r3, [r3, #26]
 80135e0:	f043 0302 	orr.w	r3, r3, #2
 80135e4:	b2da      	uxtb	r2, r3
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	2207      	movs	r2, #7
 80135ee:	751a      	strb	r2, [r3, #20]
    }
    break;
 80135f0:	e143      	b.n	801387a <tcp_process+0x73e>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 80135f2:	6878      	ldr	r0, [r7, #4]
 80135f4:	f000 f9d2 	bl	801399c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 80135f8:	4b33      	ldr	r3, [pc, #204]	; (80136c8 <tcp_process+0x58c>)
 80135fa:	781b      	ldrb	r3, [r3, #0]
 80135fc:	f003 0320 	and.w	r3, r3, #32
 8013600:	2b00      	cmp	r3, #0
 8013602:	d074      	beq.n	80136ee <tcp_process+0x5b2>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013604:	4b25      	ldr	r3, [pc, #148]	; (801369c <tcp_process+0x560>)
 8013606:	781b      	ldrb	r3, [r3, #0]
 8013608:	f003 0310 	and.w	r3, r3, #16
 801360c:	2b00      	cmp	r3, #0
 801360e:	d063      	beq.n	80136d8 <tcp_process+0x59c>
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013614:	4b22      	ldr	r3, [pc, #136]	; (80136a0 <tcp_process+0x564>)
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	429a      	cmp	r2, r3
 801361a:	d15d      	bne.n	80136d8 <tcp_process+0x59c>
          pcb->unsent == NULL) {
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013620:	2b00      	cmp	r3, #0
 8013622:	d159      	bne.n	80136d8 <tcp_process+0x59c>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	7e9b      	ldrb	r3, [r3, #26]
 8013628:	f043 0302 	orr.w	r3, r3, #2
 801362c:	b2da      	uxtb	r2, r3
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8013632:	6878      	ldr	r0, [r7, #4]
 8013634:	f7fe fee6 	bl	8012404 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013638:	4b24      	ldr	r3, [pc, #144]	; (80136cc <tcp_process+0x590>)
 801363a:	681b      	ldr	r3, [r3, #0]
 801363c:	687a      	ldr	r2, [r7, #4]
 801363e:	429a      	cmp	r2, r3
 8013640:	d105      	bne.n	801364e <tcp_process+0x512>
 8013642:	4b22      	ldr	r3, [pc, #136]	; (80136cc <tcp_process+0x590>)
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	68db      	ldr	r3, [r3, #12]
 8013648:	4a20      	ldr	r2, [pc, #128]	; (80136cc <tcp_process+0x590>)
 801364a:	6013      	str	r3, [r2, #0]
 801364c:	e013      	b.n	8013676 <tcp_process+0x53a>
 801364e:	4b1f      	ldr	r3, [pc, #124]	; (80136cc <tcp_process+0x590>)
 8013650:	681b      	ldr	r3, [r3, #0]
 8013652:	617b      	str	r3, [r7, #20]
 8013654:	e00c      	b.n	8013670 <tcp_process+0x534>
 8013656:	697b      	ldr	r3, [r7, #20]
 8013658:	68db      	ldr	r3, [r3, #12]
 801365a:	687a      	ldr	r2, [r7, #4]
 801365c:	429a      	cmp	r2, r3
 801365e:	d104      	bne.n	801366a <tcp_process+0x52e>
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	68da      	ldr	r2, [r3, #12]
 8013664:	697b      	ldr	r3, [r7, #20]
 8013666:	60da      	str	r2, [r3, #12]
 8013668:	e005      	b.n	8013676 <tcp_process+0x53a>
 801366a:	697b      	ldr	r3, [r7, #20]
 801366c:	68db      	ldr	r3, [r3, #12]
 801366e:	617b      	str	r3, [r7, #20]
 8013670:	697b      	ldr	r3, [r7, #20]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d1ef      	bne.n	8013656 <tcp_process+0x51a>
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	2200      	movs	r2, #0
 801367a:	60da      	str	r2, [r3, #12]
 801367c:	4b14      	ldr	r3, [pc, #80]	; (80136d0 <tcp_process+0x594>)
 801367e:	2201      	movs	r2, #1
 8013680:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	220a      	movs	r2, #10
 8013686:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013688:	4b12      	ldr	r3, [pc, #72]	; (80136d4 <tcp_process+0x598>)
 801368a:	681a      	ldr	r2, [r3, #0]
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	60da      	str	r2, [r3, #12]
 8013690:	4a10      	ldr	r2, [pc, #64]	; (80136d4 <tcp_process+0x598>)
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	6013      	str	r3, [r2, #0]
 8013696:	f002 fdd3 	bl	8016240 <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 801369a:	e0f0      	b.n	801387e <tcp_process+0x742>
 801369c:	2000c830 	.word	0x2000c830
 80136a0:	2000c828 	.word	0x2000c828
 80136a4:	2000c82e 	.word	0x2000c82e
 80136a8:	2000c824 	.word	0x2000c824
 80136ac:	2000c814 	.word	0x2000c814
 80136b0:	2000d120 	.word	0x2000d120
 80136b4:	2000d124 	.word	0x2000d124
 80136b8:	0801bdbc 	.word	0x0801bdbc
 80136bc:	0801bfe4 	.word	0x0801bfe4
 80136c0:	0801be24 	.word	0x0801be24
 80136c4:	2000c82c 	.word	0x2000c82c
 80136c8:	2000c831 	.word	0x2000c831
 80136cc:	200101cc 	.word	0x200101cc
 80136d0:	200101c8 	.word	0x200101c8
 80136d4:	200101dc 	.word	0x200101dc
        tcp_ack_now(pcb);
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	7e9b      	ldrb	r3, [r3, #26]
 80136dc:	f043 0302 	orr.w	r3, r3, #2
 80136e0:	b2da      	uxtb	r2, r3
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	2208      	movs	r2, #8
 80136ea:	751a      	strb	r2, [r3, #20]
    break;
 80136ec:	e0c7      	b.n	801387e <tcp_process+0x742>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80136ee:	4b6a      	ldr	r3, [pc, #424]	; (8013898 <tcp_process+0x75c>)
 80136f0:	781b      	ldrb	r3, [r3, #0]
 80136f2:	f003 0310 	and.w	r3, r3, #16
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	f000 80c1 	beq.w	801387e <tcp_process+0x742>
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013700:	4b66      	ldr	r3, [pc, #408]	; (801389c <tcp_process+0x760>)
 8013702:	681b      	ldr	r3, [r3, #0]
 8013704:	429a      	cmp	r2, r3
 8013706:	f040 80ba 	bne.w	801387e <tcp_process+0x742>
               pcb->unsent == NULL) {
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801370e:	2b00      	cmp	r3, #0
 8013710:	f040 80b5 	bne.w	801387e <tcp_process+0x742>
      pcb->state = FIN_WAIT_2;
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	2206      	movs	r2, #6
 8013718:	751a      	strb	r2, [r3, #20]
    break;
 801371a:	e0b0      	b.n	801387e <tcp_process+0x742>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 801371c:	6878      	ldr	r0, [r7, #4]
 801371e:	f000 f93d 	bl	801399c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 8013722:	4b5f      	ldr	r3, [pc, #380]	; (80138a0 <tcp_process+0x764>)
 8013724:	781b      	ldrb	r3, [r3, #0]
 8013726:	f003 0320 	and.w	r3, r3, #32
 801372a:	2b00      	cmp	r3, #0
 801372c:	f000 80a9 	beq.w	8013882 <tcp_process+0x746>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	7e9b      	ldrb	r3, [r3, #26]
 8013734:	f043 0302 	orr.w	r3, r3, #2
 8013738:	b2da      	uxtb	r2, r3
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 801373e:	6878      	ldr	r0, [r7, #4]
 8013740:	f7fe fe60 	bl	8012404 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8013744:	4b57      	ldr	r3, [pc, #348]	; (80138a4 <tcp_process+0x768>)
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	687a      	ldr	r2, [r7, #4]
 801374a:	429a      	cmp	r2, r3
 801374c:	d105      	bne.n	801375a <tcp_process+0x61e>
 801374e:	4b55      	ldr	r3, [pc, #340]	; (80138a4 <tcp_process+0x768>)
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	68db      	ldr	r3, [r3, #12]
 8013754:	4a53      	ldr	r2, [pc, #332]	; (80138a4 <tcp_process+0x768>)
 8013756:	6013      	str	r3, [r2, #0]
 8013758:	e013      	b.n	8013782 <tcp_process+0x646>
 801375a:	4b52      	ldr	r3, [pc, #328]	; (80138a4 <tcp_process+0x768>)
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	613b      	str	r3, [r7, #16]
 8013760:	e00c      	b.n	801377c <tcp_process+0x640>
 8013762:	693b      	ldr	r3, [r7, #16]
 8013764:	68db      	ldr	r3, [r3, #12]
 8013766:	687a      	ldr	r2, [r7, #4]
 8013768:	429a      	cmp	r2, r3
 801376a:	d104      	bne.n	8013776 <tcp_process+0x63a>
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	68da      	ldr	r2, [r3, #12]
 8013770:	693b      	ldr	r3, [r7, #16]
 8013772:	60da      	str	r2, [r3, #12]
 8013774:	e005      	b.n	8013782 <tcp_process+0x646>
 8013776:	693b      	ldr	r3, [r7, #16]
 8013778:	68db      	ldr	r3, [r3, #12]
 801377a:	613b      	str	r3, [r7, #16]
 801377c:	693b      	ldr	r3, [r7, #16]
 801377e:	2b00      	cmp	r3, #0
 8013780:	d1ef      	bne.n	8013762 <tcp_process+0x626>
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	2200      	movs	r2, #0
 8013786:	60da      	str	r2, [r3, #12]
 8013788:	4b47      	ldr	r3, [pc, #284]	; (80138a8 <tcp_process+0x76c>)
 801378a:	2201      	movs	r2, #1
 801378c:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	220a      	movs	r2, #10
 8013792:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 8013794:	4b45      	ldr	r3, [pc, #276]	; (80138ac <tcp_process+0x770>)
 8013796:	681a      	ldr	r2, [r3, #0]
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	60da      	str	r2, [r3, #12]
 801379c:	4a43      	ldr	r2, [pc, #268]	; (80138ac <tcp_process+0x770>)
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	6013      	str	r3, [r2, #0]
 80137a2:	f002 fd4d 	bl	8016240 <tcp_timer_needed>
    }
    break;
 80137a6:	e06c      	b.n	8013882 <tcp_process+0x746>
  case CLOSING:
    tcp_receive(pcb);
 80137a8:	6878      	ldr	r0, [r7, #4]
 80137aa:	f000 f8f7 	bl	801399c <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80137ae:	4b3a      	ldr	r3, [pc, #232]	; (8013898 <tcp_process+0x75c>)
 80137b0:	781b      	ldrb	r3, [r3, #0]
 80137b2:	f003 0310 	and.w	r3, r3, #16
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d065      	beq.n	8013886 <tcp_process+0x74a>
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80137be:	4b37      	ldr	r3, [pc, #220]	; (801389c <tcp_process+0x760>)
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	429a      	cmp	r2, r3
 80137c4:	d15f      	bne.n	8013886 <tcp_process+0x74a>
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d15b      	bne.n	8013886 <tcp_process+0x74a>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 80137ce:	6878      	ldr	r0, [r7, #4]
 80137d0:	f7fe fe18 	bl	8012404 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80137d4:	4b33      	ldr	r3, [pc, #204]	; (80138a4 <tcp_process+0x768>)
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	687a      	ldr	r2, [r7, #4]
 80137da:	429a      	cmp	r2, r3
 80137dc:	d105      	bne.n	80137ea <tcp_process+0x6ae>
 80137de:	4b31      	ldr	r3, [pc, #196]	; (80138a4 <tcp_process+0x768>)
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	68db      	ldr	r3, [r3, #12]
 80137e4:	4a2f      	ldr	r2, [pc, #188]	; (80138a4 <tcp_process+0x768>)
 80137e6:	6013      	str	r3, [r2, #0]
 80137e8:	e013      	b.n	8013812 <tcp_process+0x6d6>
 80137ea:	4b2e      	ldr	r3, [pc, #184]	; (80138a4 <tcp_process+0x768>)
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	60fb      	str	r3, [r7, #12]
 80137f0:	e00c      	b.n	801380c <tcp_process+0x6d0>
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	68db      	ldr	r3, [r3, #12]
 80137f6:	687a      	ldr	r2, [r7, #4]
 80137f8:	429a      	cmp	r2, r3
 80137fa:	d104      	bne.n	8013806 <tcp_process+0x6ca>
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	68da      	ldr	r2, [r3, #12]
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	60da      	str	r2, [r3, #12]
 8013804:	e005      	b.n	8013812 <tcp_process+0x6d6>
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	68db      	ldr	r3, [r3, #12]
 801380a:	60fb      	str	r3, [r7, #12]
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	2b00      	cmp	r3, #0
 8013810:	d1ef      	bne.n	80137f2 <tcp_process+0x6b6>
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	2200      	movs	r2, #0
 8013816:	60da      	str	r2, [r3, #12]
 8013818:	4b23      	ldr	r3, [pc, #140]	; (80138a8 <tcp_process+0x76c>)
 801381a:	2201      	movs	r2, #1
 801381c:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	220a      	movs	r2, #10
 8013822:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 8013824:	4b21      	ldr	r3, [pc, #132]	; (80138ac <tcp_process+0x770>)
 8013826:	681a      	ldr	r2, [r3, #0]
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	60da      	str	r2, [r3, #12]
 801382c:	4a1f      	ldr	r2, [pc, #124]	; (80138ac <tcp_process+0x770>)
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	6013      	str	r3, [r2, #0]
 8013832:	f002 fd05 	bl	8016240 <tcp_timer_needed>
    }
    break;
 8013836:	e026      	b.n	8013886 <tcp_process+0x74a>
  case LAST_ACK:
    tcp_receive(pcb);
 8013838:	6878      	ldr	r0, [r7, #4]
 801383a:	f000 f8af 	bl	801399c <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801383e:	4b16      	ldr	r3, [pc, #88]	; (8013898 <tcp_process+0x75c>)
 8013840:	781b      	ldrb	r3, [r3, #0]
 8013842:	f003 0310 	and.w	r3, r3, #16
 8013846:	2b00      	cmp	r3, #0
 8013848:	d01f      	beq.n	801388a <tcp_process+0x74e>
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801384e:	4b13      	ldr	r3, [pc, #76]	; (801389c <tcp_process+0x760>)
 8013850:	681b      	ldr	r3, [r3, #0]
 8013852:	429a      	cmp	r2, r3
 8013854:	d119      	bne.n	801388a <tcp_process+0x74e>
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801385a:	2b00      	cmp	r3, #0
 801385c:	d115      	bne.n	801388a <tcp_process+0x74e>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 801385e:	4b10      	ldr	r3, [pc, #64]	; (80138a0 <tcp_process+0x764>)
 8013860:	781b      	ldrb	r3, [r3, #0]
 8013862:	f043 0310 	orr.w	r3, r3, #16
 8013866:	b2da      	uxtb	r2, r3
 8013868:	4b0d      	ldr	r3, [pc, #52]	; (80138a0 <tcp_process+0x764>)
 801386a:	701a      	strb	r2, [r3, #0]
    }
    break;
 801386c:	e00d      	b.n	801388a <tcp_process+0x74e>
  default:
    break;
 801386e:	bf00      	nop
 8013870:	e00c      	b.n	801388c <tcp_process+0x750>
    break;
 8013872:	bf00      	nop
 8013874:	e00a      	b.n	801388c <tcp_process+0x750>
    break;
 8013876:	bf00      	nop
 8013878:	e008      	b.n	801388c <tcp_process+0x750>
    break;
 801387a:	bf00      	nop
 801387c:	e006      	b.n	801388c <tcp_process+0x750>
    break;
 801387e:	bf00      	nop
 8013880:	e004      	b.n	801388c <tcp_process+0x750>
    break;
 8013882:	bf00      	nop
 8013884:	e002      	b.n	801388c <tcp_process+0x750>
    break;
 8013886:	bf00      	nop
 8013888:	e000      	b.n	801388c <tcp_process+0x750>
    break;
 801388a:	bf00      	nop
  }
  return ERR_OK;
 801388c:	2300      	movs	r3, #0
}
 801388e:	4618      	mov	r0, r3
 8013890:	3720      	adds	r7, #32
 8013892:	46bd      	mov	sp, r7
 8013894:	bd80      	pop	{r7, pc}
 8013896:	bf00      	nop
 8013898:	2000c830 	.word	0x2000c830
 801389c:	2000c828 	.word	0x2000c828
 80138a0:	2000c831 	.word	0x2000c831
 80138a4:	200101cc 	.word	0x200101cc
 80138a8:	200101c8 	.word	0x200101c8
 80138ac:	200101dc 	.word	0x200101dc

080138b0 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80138b0:	b590      	push	{r4, r7, lr}
 80138b2:	b085      	sub	sp, #20
 80138b4:	af00      	add	r7, sp, #0
 80138b6:	6078      	str	r0, [r7, #4]
 80138b8:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	68db      	ldr	r3, [r3, #12]
 80138be:	899b      	ldrh	r3, [r3, #12]
 80138c0:	b29b      	uxth	r3, r3
 80138c2:	4618      	mov	r0, r3
 80138c4:	f7fb fe16 	bl	800f4f4 <lwip_htons>
 80138c8:	4603      	mov	r3, r0
 80138ca:	f003 0301 	and.w	r3, r3, #1
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	d027      	beq.n	8013922 <tcp_oos_insert_segment+0x72>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80138d2:	6838      	ldr	r0, [r7, #0]
 80138d4:	f7fe fb2d 	bl	8011f32 <tcp_segs_free>
    next = NULL;
 80138d8:	2300      	movs	r3, #0
 80138da:	603b      	str	r3, [r7, #0]
 80138dc:	e055      	b.n	801398a <tcp_oos_insert_segment+0xda>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80138de:	683b      	ldr	r3, [r7, #0]
 80138e0:	68db      	ldr	r3, [r3, #12]
 80138e2:	899b      	ldrh	r3, [r3, #12]
 80138e4:	b29b      	uxth	r3, r3
 80138e6:	4618      	mov	r0, r3
 80138e8:	f7fb fe04 	bl	800f4f4 <lwip_htons>
 80138ec:	4603      	mov	r3, r0
 80138ee:	f003 0301 	and.w	r3, r3, #1
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d00d      	beq.n	8013912 <tcp_oos_insert_segment+0x62>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	68db      	ldr	r3, [r3, #12]
 80138fa:	899b      	ldrh	r3, [r3, #12]
 80138fc:	b29c      	uxth	r4, r3
 80138fe:	2001      	movs	r0, #1
 8013900:	f7fb fdf8 	bl	800f4f4 <lwip_htons>
 8013904:	4603      	mov	r3, r0
 8013906:	461a      	mov	r2, r3
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	68db      	ldr	r3, [r3, #12]
 801390c:	4322      	orrs	r2, r4
 801390e:	b292      	uxth	r2, r2
 8013910:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8013912:	683b      	ldr	r3, [r7, #0]
 8013914:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8013916:	683b      	ldr	r3, [r7, #0]
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801391c:	68f8      	ldr	r0, [r7, #12]
 801391e:	f7fe fb1c 	bl	8011f5a <tcp_seg_free>
    while (next &&
 8013922:	683b      	ldr	r3, [r7, #0]
 8013924:	2b00      	cmp	r3, #0
 8013926:	d00e      	beq.n	8013946 <tcp_oos_insert_segment+0x96>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	891b      	ldrh	r3, [r3, #8]
 801392c:	461a      	mov	r2, r3
 801392e:	4b1a      	ldr	r3, [pc, #104]	; (8013998 <tcp_oos_insert_segment+0xe8>)
 8013930:	681b      	ldr	r3, [r3, #0]
 8013932:	441a      	add	r2, r3
 8013934:	683b      	ldr	r3, [r7, #0]
 8013936:	68db      	ldr	r3, [r3, #12]
 8013938:	685b      	ldr	r3, [r3, #4]
 801393a:	6839      	ldr	r1, [r7, #0]
 801393c:	8909      	ldrh	r1, [r1, #8]
 801393e:	440b      	add	r3, r1
 8013940:	1ad3      	subs	r3, r2, r3
    while (next &&
 8013942:	2b00      	cmp	r3, #0
 8013944:	dacb      	bge.n	80138de <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 8013946:	683b      	ldr	r3, [r7, #0]
 8013948:	2b00      	cmp	r3, #0
 801394a:	d01e      	beq.n	801398a <tcp_oos_insert_segment+0xda>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	891b      	ldrh	r3, [r3, #8]
 8013950:	461a      	mov	r2, r3
 8013952:	4b11      	ldr	r3, [pc, #68]	; (8013998 <tcp_oos_insert_segment+0xe8>)
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	441a      	add	r2, r3
 8013958:	683b      	ldr	r3, [r7, #0]
 801395a:	68db      	ldr	r3, [r3, #12]
 801395c:	685b      	ldr	r3, [r3, #4]
 801395e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013960:	2b00      	cmp	r3, #0
 8013962:	dd12      	ble.n	801398a <tcp_oos_insert_segment+0xda>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013964:	683b      	ldr	r3, [r7, #0]
 8013966:	68db      	ldr	r3, [r3, #12]
 8013968:	685b      	ldr	r3, [r3, #4]
 801396a:	b29a      	uxth	r2, r3
 801396c:	4b0a      	ldr	r3, [pc, #40]	; (8013998 <tcp_oos_insert_segment+0xe8>)
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	b29b      	uxth	r3, r3
 8013972:	1ad3      	subs	r3, r2, r3
 8013974:	b29a      	uxth	r2, r3
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	685a      	ldr	r2, [r3, #4]
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	891b      	ldrh	r3, [r3, #8]
 8013982:	4619      	mov	r1, r3
 8013984:	4610      	mov	r0, r2
 8013986:	f7fc fe5b 	bl	8010640 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	683a      	ldr	r2, [r7, #0]
 801398e:	601a      	str	r2, [r3, #0]
}
 8013990:	bf00      	nop
 8013992:	3714      	adds	r7, #20
 8013994:	46bd      	mov	sp, r7
 8013996:	bd90      	pop	{r4, r7, pc}
 8013998:	2000c824 	.word	0x2000c824

0801399c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801399c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801399e:	b08d      	sub	sp, #52	; 0x34
 80139a0:	af00      	add	r7, sp, #0
 80139a2:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 80139a4:	2300      	movs	r3, #0
 80139a6:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	7d1b      	ldrb	r3, [r3, #20]
 80139ac:	2b03      	cmp	r3, #3
 80139ae:	d806      	bhi.n	80139be <tcp_receive+0x22>
 80139b0:	4ba6      	ldr	r3, [pc, #664]	; (8013c4c <tcp_receive+0x2b0>)
 80139b2:	f44f 6281 	mov.w	r2, #1032	; 0x408
 80139b6:	49a6      	ldr	r1, [pc, #664]	; (8013c50 <tcp_receive+0x2b4>)
 80139b8:	48a6      	ldr	r0, [pc, #664]	; (8013c54 <tcp_receive+0x2b8>)
 80139ba:	f005 fc91 	bl	80192e0 <iprintf>

  if (flags & TCP_ACK) {
 80139be:	4ba6      	ldr	r3, [pc, #664]	; (8013c58 <tcp_receive+0x2bc>)
 80139c0:	781b      	ldrb	r3, [r3, #0]
 80139c2:	f003 0310 	and.w	r3, r3, #16
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	f000 82bf 	beq.w	8013f4a <tcp_receive+0x5ae>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80139d2:	461a      	mov	r2, r3
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80139d8:	4413      	add	r3, r2
 80139da:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80139e0:	4b9e      	ldr	r3, [pc, #632]	; (8013c5c <tcp_receive+0x2c0>)
 80139e2:	681b      	ldr	r3, [r3, #0]
 80139e4:	1ad3      	subs	r3, r2, r3
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	db1b      	blt.n	8013a22 <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80139ee:	4b9b      	ldr	r3, [pc, #620]	; (8013c5c <tcp_receive+0x2c0>)
 80139f0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80139f2:	429a      	cmp	r2, r3
 80139f4:	d106      	bne.n	8013a04 <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80139fa:	4b99      	ldr	r3, [pc, #612]	; (8013c60 <tcp_receive+0x2c4>)
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	1ad3      	subs	r3, r2, r3
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	db0e      	blt.n	8013a22 <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013a08:	4b95      	ldr	r3, [pc, #596]	; (8013c60 <tcp_receive+0x2c4>)
 8013a0a:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013a0c:	429a      	cmp	r2, r3
 8013a0e:	d141      	bne.n	8013a94 <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013a10:	4b94      	ldr	r3, [pc, #592]	; (8013c64 <tcp_receive+0x2c8>)
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	89db      	ldrh	r3, [r3, #14]
 8013a16:	b29a      	uxth	r2, r3
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013a1e:	429a      	cmp	r2, r3
 8013a20:	d938      	bls.n	8013a94 <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8013a22:	4b90      	ldr	r3, [pc, #576]	; (8013c64 <tcp_receive+0x2c8>)
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	89db      	ldrh	r3, [r3, #14]
 8013a28:	b29a      	uxth	r2, r3
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013a3c:	429a      	cmp	r2, r3
 8013a3e:	d205      	bcs.n	8013a4c <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      }
      pcb->snd_wl1 = seqno;
 8013a4c:	4b83      	ldr	r3, [pc, #524]	; (8013c5c <tcp_receive+0x2c0>)
 8013a4e:	681a      	ldr	r2, [r3, #0]
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 8013a54:	4b82      	ldr	r3, [pc, #520]	; (8013c60 <tcp_receive+0x2c4>)
 8013a56:	681a      	ldr	r2, [r3, #0]
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	655a      	str	r2, [r3, #84]	; 0x54
      if (pcb->snd_wnd == 0) {
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d10d      	bne.n	8013a82 <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d111      	bne.n	8013a94 <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	2200      	movs	r2, #0
 8013a74:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          pcb->persist_backoff = 1;
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	2201      	movs	r2, #1
 8013a7c:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8013a80:	e008      	b.n	8013a94 <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d003      	beq.n	8013a94 <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	2200      	movs	r2, #0
 8013a90:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013a94:	4b72      	ldr	r3, [pc, #456]	; (8013c60 <tcp_receive+0x2c4>)
 8013a96:	681a      	ldr	r2, [r3, #0]
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013a9c:	1ad3      	subs	r3, r2, r3
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	dc53      	bgt.n	8013b4a <tcp_receive+0x1ae>
      /* Clause 2 */
      if (tcplen == 0) {
 8013aa2:	4b71      	ldr	r3, [pc, #452]	; (8013c68 <tcp_receive+0x2cc>)
 8013aa4:	881b      	ldrh	r3, [r3, #0]
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d146      	bne.n	8013b38 <tcp_receive+0x19c>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013aae:	687a      	ldr	r2, [r7, #4]
 8013ab0:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 8013ab4:	4413      	add	r3, r2
 8013ab6:	697a      	ldr	r2, [r7, #20]
 8013ab8:	429a      	cmp	r2, r3
 8013aba:	d13d      	bne.n	8013b38 <tcp_receive+0x19c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	db38      	blt.n	8013b38 <tcp_receive+0x19c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013aca:	4b65      	ldr	r3, [pc, #404]	; (8013c60 <tcp_receive+0x2c4>)
 8013acc:	681b      	ldr	r3, [r3, #0]
 8013ace:	429a      	cmp	r2, r3
 8013ad0:	d132      	bne.n	8013b38 <tcp_receive+0x19c>
              found_dupack = 1;
 8013ad2:	2301      	movs	r3, #1
 8013ad4:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013adc:	2bff      	cmp	r3, #255	; 0xff
 8013ade:	d007      	beq.n	8013af0 <tcp_receive+0x154>
                ++pcb->dupacks;
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013ae6:	3301      	adds	r3, #1
 8013ae8:	b2da      	uxtb	r2, r3
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013af6:	2b03      	cmp	r3, #3
 8013af8:	d916      	bls.n	8013b28 <tcp_receive+0x18c>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b04:	4413      	add	r3, r2
 8013b06:	b29a      	uxth	r2, r3
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013b0e:	429a      	cmp	r2, r3
 8013b10:	d912      	bls.n	8013b38 <tcp_receive+0x19c>
                  pcb->cwnd += pcb->mss;
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b1c:	4413      	add	r3, r2
 8013b1e:	b29a      	uxth	r2, r3
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013b26:	e007      	b.n	8013b38 <tcp_receive+0x19c>
                }
              } else if (pcb->dupacks == 3) {
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013b2e:	2b03      	cmp	r3, #3
 8013b30:	d102      	bne.n	8013b38 <tcp_receive+0x19c>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 8013b32:	6878      	ldr	r0, [r7, #4]
 8013b34:	f002 fa2e 	bl	8015f94 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013b38:	69fb      	ldr	r3, [r7, #28]
 8013b3a:	2b00      	cmp	r3, #0
 8013b3c:	f040 8169 	bne.w	8013e12 <tcp_receive+0x476>
        pcb->dupacks = 0;
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	2200      	movs	r2, #0
 8013b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013b48:	e163      	b.n	8013e12 <tcp_receive+0x476>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 8013b4a:	4b45      	ldr	r3, [pc, #276]	; (8013c60 <tcp_receive+0x2c4>)
 8013b4c:	681a      	ldr	r2, [r3, #0]
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013b52:	1ad3      	subs	r3, r2, r3
 8013b54:	3b01      	subs	r3, #1
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	f2c0 8107 	blt.w	8013d6a <tcp_receive+0x3ce>
 8013b5c:	4b40      	ldr	r3, [pc, #256]	; (8013c60 <tcp_receive+0x2c4>)
 8013b5e:	681a      	ldr	r2, [r3, #0]
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013b64:	1ad3      	subs	r3, r2, r3
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	f300 80ff 	bgt.w	8013d6a <tcp_receive+0x3ce>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	7e9b      	ldrb	r3, [r3, #26]
 8013b70:	f003 0304 	and.w	r3, r3, #4
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d00c      	beq.n	8013b92 <tcp_receive+0x1f6>
        pcb->flags &= ~TF_INFR;
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	7e9b      	ldrb	r3, [r3, #26]
 8013b7c:	f023 0304 	bic.w	r3, r3, #4
 8013b80:	b2da      	uxtb	r2, r3
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	2200      	movs	r2, #0
 8013b96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013ba0:	10db      	asrs	r3, r3, #3
 8013ba2:	b21b      	sxth	r3, r3
 8013ba4:	b29a      	uxth	r2, r3
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013bac:	b29b      	uxth	r3, r3
 8013bae:	4413      	add	r3, r2
 8013bb0:	b29b      	uxth	r3, r3
 8013bb2:	b21a      	sxth	r2, r3
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	2200      	movs	r2, #0
 8013bbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8013bc2:	4b27      	ldr	r3, [pc, #156]	; (8013c60 <tcp_receive+0x2c4>)
 8013bc4:	681a      	ldr	r2, [r3, #0]
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	7d1b      	ldrb	r3, [r3, #20]
 8013bce:	2b03      	cmp	r3, #3
 8013bd0:	f240 8094 	bls.w	8013cfc <tcp_receive+0x360>
        if (pcb->cwnd < pcb->ssthresh) {
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013be0:	429a      	cmp	r2, r3
 8013be2:	d216      	bcs.n	8013c12 <tcp_receive+0x276>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013bee:	4413      	add	r3, r2
 8013bf0:	b29a      	uxth	r2, r3
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013bf8:	429a      	cmp	r2, r3
 8013bfa:	d97f      	bls.n	8013cfc <tcp_receive+0x360>
            pcb->cwnd += pcb->mss;
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013c06:	4413      	add	r3, r2
 8013c08:	b29a      	uxth	r2, r3
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013c10:	e074      	b.n	8013cfc <tcp_receive+0x360>
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013c1c:	4619      	mov	r1, r3
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013c22:	fb03 f301 	mul.w	r3, r3, r1
 8013c26:	6879      	ldr	r1, [r7, #4]
 8013c28:	f8b1 1048 	ldrh.w	r1, [r1, #72]	; 0x48
 8013c2c:	fb93 f3f1 	sdiv	r3, r3, r1
 8013c30:	b29b      	uxth	r3, r3
 8013c32:	4413      	add	r3, r2
 8013c34:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013c3c:	8a7a      	ldrh	r2, [r7, #18]
 8013c3e:	429a      	cmp	r2, r3
 8013c40:	d95c      	bls.n	8013cfc <tcp_receive+0x360>
            pcb->cwnd = new_cwnd;
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	8a7a      	ldrh	r2, [r7, #18]
 8013c46:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 8013c4a:	e057      	b.n	8013cfc <tcp_receive+0x360>
 8013c4c:	0801bdbc 	.word	0x0801bdbc
 8013c50:	0801c004 	.word	0x0801c004
 8013c54:	0801be24 	.word	0x0801be24
 8013c58:	2000c830 	.word	0x2000c830
 8013c5c:	2000c824 	.word	0x2000c824
 8013c60:	2000c828 	.word	0x2000c828
 8013c64:	2000c814 	.word	0x2000c814
 8013c68:	2000c82e 	.word	0x2000c82e
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013c70:	62fb      	str	r3, [r7, #44]	; 0x2c
        pcb->unacked = pcb->unacked->next;
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013c76:	681a      	ldr	r2, [r3, #0]
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	66da      	str	r2, [r3, #108]	; 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 8013c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c84:	685b      	ldr	r3, [r3, #4]
 8013c86:	4618      	mov	r0, r3
 8013c88:	f7fc fee8 	bl	8010a5c <pbuf_clen>
 8013c8c:	4603      	mov	r3, r0
 8013c8e:	429c      	cmp	r4, r3
 8013c90:	d206      	bcs.n	8013ca0 <tcp_receive+0x304>
 8013c92:	4b70      	ldr	r3, [pc, #448]	; (8013e54 <tcp_receive+0x4b8>)
 8013c94:	f240 429e 	movw	r2, #1182	; 0x49e
 8013c98:	496f      	ldr	r1, [pc, #444]	; (8013e58 <tcp_receive+0x4bc>)
 8013c9a:	4870      	ldr	r0, [pc, #448]	; (8013e5c <tcp_receive+0x4c0>)
 8013c9c:	f005 fb20 	bl	80192e0 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 8013ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ca2:	685b      	ldr	r3, [r3, #4]
 8013ca4:	4618      	mov	r0, r3
 8013ca6:	f7fc fed9 	bl	8010a5c <pbuf_clen>
 8013caa:	4603      	mov	r3, r0
 8013cac:	461a      	mov	r2, r3
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013cb4:	1a9b      	subs	r3, r3, r2
 8013cb6:	b29a      	uxth	r2, r3
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        recv_acked += next->len;
 8013cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013cc0:	891a      	ldrh	r2, [r3, #8]
 8013cc2:	4b67      	ldr	r3, [pc, #412]	; (8013e60 <tcp_receive+0x4c4>)
 8013cc4:	881b      	ldrh	r3, [r3, #0]
 8013cc6:	4413      	add	r3, r2
 8013cc8:	b29a      	uxth	r2, r3
 8013cca:	4b65      	ldr	r3, [pc, #404]	; (8013e60 <tcp_receive+0x4c4>)
 8013ccc:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 8013cce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013cd0:	f7fe f943 	bl	8011f5a <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d00e      	beq.n	8013cfc <tcp_receive+0x360>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d10a      	bne.n	8013cfc <tcp_receive+0x360>
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013cea:	2b00      	cmp	r3, #0
 8013cec:	d106      	bne.n	8013cfc <tcp_receive+0x360>
 8013cee:	4b59      	ldr	r3, [pc, #356]	; (8013e54 <tcp_receive+0x4b8>)
 8013cf0:	f240 42a7 	movw	r2, #1191	; 0x4a7
 8013cf4:	495b      	ldr	r1, [pc, #364]	; (8013e64 <tcp_receive+0x4c8>)
 8013cf6:	4859      	ldr	r0, [pc, #356]	; (8013e5c <tcp_receive+0x4c0>)
 8013cf8:	f005 faf2 	bl	80192e0 <iprintf>
      while (pcb->unacked != NULL &&
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d022      	beq.n	8013d4a <tcp_receive+0x3ae>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d08:	68db      	ldr	r3, [r3, #12]
 8013d0a:	685b      	ldr	r3, [r3, #4]
 8013d0c:	4618      	mov	r0, r3
 8013d0e:	f7fb fbff 	bl	800f510 <lwip_htonl>
 8013d12:	4604      	mov	r4, r0
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d18:	891b      	ldrh	r3, [r3, #8]
 8013d1a:	461d      	mov	r5, r3
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d20:	68db      	ldr	r3, [r3, #12]
 8013d22:	899b      	ldrh	r3, [r3, #12]
 8013d24:	b29b      	uxth	r3, r3
 8013d26:	4618      	mov	r0, r3
 8013d28:	f7fb fbe4 	bl	800f4f4 <lwip_htons>
 8013d2c:	4603      	mov	r3, r0
 8013d2e:	f003 0303 	and.w	r3, r3, #3
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d001      	beq.n	8013d3a <tcp_receive+0x39e>
 8013d36:	2301      	movs	r3, #1
 8013d38:	e000      	b.n	8013d3c <tcp_receive+0x3a0>
 8013d3a:	2300      	movs	r3, #0
 8013d3c:	442b      	add	r3, r5
 8013d3e:	18e2      	adds	r2, r4, r3
 8013d40:	4b49      	ldr	r3, [pc, #292]	; (8013e68 <tcp_receive+0x4cc>)
 8013d42:	681b      	ldr	r3, [r3, #0]
 8013d44:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	dd90      	ble.n	8013c6c <tcp_receive+0x2d0>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d104      	bne.n	8013d5c <tcp_receive+0x3c0>
        pcb->rtime = -1;
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013d58:	861a      	strh	r2, [r3, #48]	; 0x30
 8013d5a:	e002      	b.n	8013d62 <tcp_receive+0x3c6>
      } else {
        pcb->rtime = 0;
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	2200      	movs	r2, #0
 8013d60:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	2200      	movs	r2, #0
 8013d66:	76da      	strb	r2, [r3, #27]
 8013d68:	e002      	b.n	8013d70 <tcp_receive+0x3d4>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8013d6a:	6878      	ldr	r0, [r7, #4]
 8013d6c:	f001 fd30 	bl	80157d0 <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 8013d70:	e04f      	b.n	8013e12 <tcp_receive+0x476>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013d76:	62fb      	str	r3, [r7, #44]	; 0x2c
      pcb->unsent = pcb->unsent->next;
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013d7c:	681a      	ldr	r2, [r3, #0]
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	669a      	str	r2, [r3, #104]	; 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d103      	bne.n	8013d92 <tcp_receive+0x3f6>
        pcb->unsent_oversize = 0;
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	2200      	movs	r2, #0
 8013d8e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 8013d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013d9a:	685b      	ldr	r3, [r3, #4]
 8013d9c:	4618      	mov	r0, r3
 8013d9e:	f7fc fe5d 	bl	8010a5c <pbuf_clen>
 8013da2:	4603      	mov	r3, r0
 8013da4:	429c      	cmp	r4, r3
 8013da6:	d206      	bcs.n	8013db6 <tcp_receive+0x41a>
 8013da8:	4b2a      	ldr	r3, [pc, #168]	; (8013e54 <tcp_receive+0x4b8>)
 8013daa:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8013dae:	492a      	ldr	r1, [pc, #168]	; (8013e58 <tcp_receive+0x4bc>)
 8013db0:	482a      	ldr	r0, [pc, #168]	; (8013e5c <tcp_receive+0x4c0>)
 8013db2:	f005 fa95 	bl	80192e0 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 8013db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013db8:	685b      	ldr	r3, [r3, #4]
 8013dba:	4618      	mov	r0, r3
 8013dbc:	f7fc fe4e 	bl	8010a5c <pbuf_clen>
 8013dc0:	4603      	mov	r3, r0
 8013dc2:	461a      	mov	r2, r3
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013dca:	1a9b      	subs	r3, r3, r2
 8013dcc:	b29a      	uxth	r2, r3
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      recv_acked += next->len;
 8013dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013dd6:	891a      	ldrh	r2, [r3, #8]
 8013dd8:	4b21      	ldr	r3, [pc, #132]	; (8013e60 <tcp_receive+0x4c4>)
 8013dda:	881b      	ldrh	r3, [r3, #0]
 8013ddc:	4413      	add	r3, r2
 8013dde:	b29a      	uxth	r2, r3
 8013de0:	4b1f      	ldr	r3, [pc, #124]	; (8013e60 <tcp_receive+0x4c4>)
 8013de2:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 8013de4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013de6:	f7fe f8b8 	bl	8011f5a <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d00e      	beq.n	8013e12 <tcp_receive+0x476>
        LWIP_ASSERT("tcp_receive: valid queue length",
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d10a      	bne.n	8013e12 <tcp_receive+0x476>
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d106      	bne.n	8013e12 <tcp_receive+0x476>
 8013e04:	4b13      	ldr	r3, [pc, #76]	; (8013e54 <tcp_receive+0x4b8>)
 8013e06:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8013e0a:	4916      	ldr	r1, [pc, #88]	; (8013e64 <tcp_receive+0x4c8>)
 8013e0c:	4813      	ldr	r0, [pc, #76]	; (8013e5c <tcp_receive+0x4c0>)
 8013e0e:	f005 fa67 	bl	80192e0 <iprintf>
    while (pcb->unsent != NULL &&
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	d036      	beq.n	8013e88 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 8013e1a:	4b13      	ldr	r3, [pc, #76]	; (8013e68 <tcp_receive+0x4cc>)
 8013e1c:	681c      	ldr	r4, [r3, #0]
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013e22:	68db      	ldr	r3, [r3, #12]
 8013e24:	685b      	ldr	r3, [r3, #4]
 8013e26:	4618      	mov	r0, r3
 8013e28:	f7fb fb72 	bl	800f510 <lwip_htonl>
 8013e2c:	4605      	mov	r5, r0
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013e32:	891b      	ldrh	r3, [r3, #8]
 8013e34:	461e      	mov	r6, r3
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013e3a:	68db      	ldr	r3, [r3, #12]
 8013e3c:	899b      	ldrh	r3, [r3, #12]
 8013e3e:	b29b      	uxth	r3, r3
 8013e40:	4618      	mov	r0, r3
 8013e42:	f7fb fb57 	bl	800f4f4 <lwip_htons>
 8013e46:	4603      	mov	r3, r0
 8013e48:	f003 0303 	and.w	r3, r3, #3
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d00d      	beq.n	8013e6c <tcp_receive+0x4d0>
 8013e50:	2301      	movs	r3, #1
 8013e52:	e00c      	b.n	8013e6e <tcp_receive+0x4d2>
 8013e54:	0801bdbc 	.word	0x0801bdbc
 8013e58:	0801c020 	.word	0x0801c020
 8013e5c:	0801be24 	.word	0x0801be24
 8013e60:	2000c82c 	.word	0x2000c82c
 8013e64:	0801c048 	.word	0x0801c048
 8013e68:	2000c828 	.word	0x2000c828
 8013e6c:	2300      	movs	r3, #0
 8013e6e:	4433      	add	r3, r6
 8013e70:	442b      	add	r3, r5
 8013e72:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	db07      	blt.n	8013e88 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 8013e78:	4b8d      	ldr	r3, [pc, #564]	; (80140b0 <tcp_receive+0x714>)
 8013e7a:	681a      	ldr	r2, [r3, #0]
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013e80:	1ad3      	subs	r3, r2, r3
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	f77f af75 	ble.w	8013d72 <tcp_receive+0x3d6>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013e8e:	4b89      	ldr	r3, [pc, #548]	; (80140b4 <tcp_receive+0x718>)
 8013e90:	881b      	ldrh	r3, [r3, #0]
 8013e92:	4413      	add	r3, r2
 8013e94:	b29a      	uxth	r2, r3
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d052      	beq.n	8013f4a <tcp_receive+0x5ae>
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013ea8:	4b81      	ldr	r3, [pc, #516]	; (80140b0 <tcp_receive+0x714>)
 8013eaa:	681b      	ldr	r3, [r3, #0]
 8013eac:	1ad3      	subs	r3, r2, r3
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	da4b      	bge.n	8013f4a <tcp_receive+0x5ae>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8013eb2:	4b81      	ldr	r3, [pc, #516]	; (80140b8 <tcp_receive+0x71c>)
 8013eb4:	681b      	ldr	r3, [r3, #0]
 8013eb6:	b29a      	uxth	r2, r3
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013ebc:	b29b      	uxth	r3, r3
 8013ebe:	1ad3      	subs	r3, r2, r3
 8013ec0:	b29b      	uxth	r3, r3
 8013ec2:	847b      	strh	r3, [r7, #34]	; 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 8013ec4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013ecc:	10db      	asrs	r3, r3, #3
 8013ece:	b21b      	sxth	r3, r3
 8013ed0:	b29b      	uxth	r3, r3
 8013ed2:	1ad3      	subs	r3, r2, r3
 8013ed4:	b29b      	uxth	r3, r3
 8013ed6:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sa += m;
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013ede:	b29a      	uxth	r2, r3
 8013ee0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013ee2:	4413      	add	r3, r2
 8013ee4:	b29b      	uxth	r3, r3
 8013ee6:	b21a      	sxth	r2, r3
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8013eec:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	da03      	bge.n	8013efc <tcp_receive+0x560>
        m = -m;
 8013ef4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013ef6:	425b      	negs	r3, r3
 8013ef8:	b29b      	uxth	r3, r3
 8013efa:	847b      	strh	r3, [r7, #34]	; 0x22
      }
      m = m - (pcb->sv >> 2);
 8013efc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013f04:	109b      	asrs	r3, r3, #2
 8013f06:	b21b      	sxth	r3, r3
 8013f08:	b29b      	uxth	r3, r3
 8013f0a:	1ad3      	subs	r3, r2, r3
 8013f0c:	b29b      	uxth	r3, r3
 8013f0e:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sv += m;
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013f16:	b29a      	uxth	r2, r3
 8013f18:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013f1a:	4413      	add	r3, r2
 8013f1c:	b29b      	uxth	r3, r3
 8013f1e:	b21a      	sxth	r2, r3
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013f2a:	10db      	asrs	r3, r3, #3
 8013f2c:	b21b      	sxth	r3, r3
 8013f2e:	b29a      	uxth	r2, r3
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013f36:	b29b      	uxth	r3, r3
 8013f38:	4413      	add	r3, r2
 8013f3a:	b29b      	uxth	r3, r3
 8013f3c:	b21a      	sxth	r2, r3
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	2200      	movs	r2, #0
 8013f48:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8013f4a:	4b5c      	ldr	r3, [pc, #368]	; (80140bc <tcp_receive+0x720>)
 8013f4c:	881b      	ldrh	r3, [r3, #0]
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	f000 84f1 	beq.w	8014936 <tcp_receive+0xf9a>
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	7d1b      	ldrb	r3, [r3, #20]
 8013f58:	2b06      	cmp	r3, #6
 8013f5a:	f200 84ec 	bhi.w	8014936 <tcp_receive+0xf9a>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013f62:	4b57      	ldr	r3, [pc, #348]	; (80140c0 <tcp_receive+0x724>)
 8013f64:	681b      	ldr	r3, [r3, #0]
 8013f66:	1ad3      	subs	r3, r2, r3
 8013f68:	3b01      	subs	r3, #1
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	f2c0 80b8 	blt.w	80140e0 <tcp_receive+0x744>
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013f74:	4b51      	ldr	r3, [pc, #324]	; (80140bc <tcp_receive+0x720>)
 8013f76:	881b      	ldrh	r3, [r3, #0]
 8013f78:	4619      	mov	r1, r3
 8013f7a:	4b51      	ldr	r3, [pc, #324]	; (80140c0 <tcp_receive+0x724>)
 8013f7c:	681b      	ldr	r3, [r3, #0]
 8013f7e:	440b      	add	r3, r1
 8013f80:	1ad3      	subs	r3, r2, r3
 8013f82:	3301      	adds	r3, #1
 8013f84:	2b00      	cmp	r3, #0
 8013f86:	f300 80ab 	bgt.w	80140e0 <tcp_receive+0x744>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8013f8a:	4b4e      	ldr	r3, [pc, #312]	; (80140c4 <tcp_receive+0x728>)
 8013f8c:	685b      	ldr	r3, [r3, #4]
 8013f8e:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013f94:	4b4a      	ldr	r3, [pc, #296]	; (80140c0 <tcp_receive+0x724>)
 8013f96:	681b      	ldr	r3, [r3, #0]
 8013f98:	1ad3      	subs	r3, r2, r3
 8013f9a:	627b      	str	r3, [r7, #36]	; 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8013f9c:	4b49      	ldr	r3, [pc, #292]	; (80140c4 <tcp_receive+0x728>)
 8013f9e:	685b      	ldr	r3, [r3, #4]
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d106      	bne.n	8013fb2 <tcp_receive+0x616>
 8013fa4:	4b48      	ldr	r3, [pc, #288]	; (80140c8 <tcp_receive+0x72c>)
 8013fa6:	f240 523c 	movw	r2, #1340	; 0x53c
 8013faa:	4948      	ldr	r1, [pc, #288]	; (80140cc <tcp_receive+0x730>)
 8013fac:	4848      	ldr	r0, [pc, #288]	; (80140d0 <tcp_receive+0x734>)
 8013fae:	f005 f997 	bl	80192e0 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 8013fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fb4:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8013fb8:	4293      	cmp	r3, r2
 8013fba:	dd06      	ble.n	8013fca <tcp_receive+0x62e>
 8013fbc:	4b42      	ldr	r3, [pc, #264]	; (80140c8 <tcp_receive+0x72c>)
 8013fbe:	f240 523d 	movw	r2, #1341	; 0x53d
 8013fc2:	4944      	ldr	r1, [pc, #272]	; (80140d4 <tcp_receive+0x738>)
 8013fc4:	4842      	ldr	r0, [pc, #264]	; (80140d0 <tcp_receive+0x734>)
 8013fc6:	f005 f98b 	bl	80192e0 <iprintf>
      if (inseg.p->len < off) {
 8013fca:	4b3e      	ldr	r3, [pc, #248]	; (80140c4 <tcp_receive+0x728>)
 8013fcc:	685b      	ldr	r3, [r3, #4]
 8013fce:	895b      	ldrh	r3, [r3, #10]
 8013fd0:	461a      	mov	r2, r3
 8013fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fd4:	4293      	cmp	r3, r2
 8013fd6:	dd3e      	ble.n	8014056 <tcp_receive+0x6ba>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8013fd8:	4b3a      	ldr	r3, [pc, #232]	; (80140c4 <tcp_receive+0x728>)
 8013fda:	685b      	ldr	r3, [r3, #4]
 8013fdc:	891b      	ldrh	r3, [r3, #8]
 8013fde:	461a      	mov	r2, r3
 8013fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fe2:	4293      	cmp	r3, r2
 8013fe4:	dd06      	ble.n	8013ff4 <tcp_receive+0x658>
 8013fe6:	4b38      	ldr	r3, [pc, #224]	; (80140c8 <tcp_receive+0x72c>)
 8013fe8:	f240 523f 	movw	r2, #1343	; 0x53f
 8013fec:	493a      	ldr	r1, [pc, #232]	; (80140d8 <tcp_receive+0x73c>)
 8013fee:	4838      	ldr	r0, [pc, #224]	; (80140d0 <tcp_receive+0x734>)
 8013ff0:	f005 f976 	bl	80192e0 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8013ff4:	4b33      	ldr	r3, [pc, #204]	; (80140c4 <tcp_receive+0x728>)
 8013ff6:	685b      	ldr	r3, [r3, #4]
 8013ff8:	891a      	ldrh	r2, [r3, #8]
 8013ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ffc:	b29b      	uxth	r3, r3
 8013ffe:	1ad3      	subs	r3, r2, r3
 8014000:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 8014002:	e00e      	b.n	8014022 <tcp_receive+0x686>
          off -= p->len;
 8014004:	69bb      	ldr	r3, [r7, #24]
 8014006:	895b      	ldrh	r3, [r3, #10]
 8014008:	461a      	mov	r2, r3
 801400a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801400c:	1a9b      	subs	r3, r3, r2
 801400e:	627b      	str	r3, [r7, #36]	; 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 8014010:	69bb      	ldr	r3, [r7, #24]
 8014012:	8a3a      	ldrh	r2, [r7, #16]
 8014014:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 8014016:	69bb      	ldr	r3, [r7, #24]
 8014018:	2200      	movs	r2, #0
 801401a:	815a      	strh	r2, [r3, #10]
          p = p->next;
 801401c:	69bb      	ldr	r3, [r7, #24]
 801401e:	681b      	ldr	r3, [r3, #0]
 8014020:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 8014022:	69bb      	ldr	r3, [r7, #24]
 8014024:	895b      	ldrh	r3, [r3, #10]
 8014026:	461a      	mov	r2, r3
 8014028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801402a:	4293      	cmp	r3, r2
 801402c:	dcea      	bgt.n	8014004 <tcp_receive+0x668>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 801402e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014030:	b29b      	uxth	r3, r3
 8014032:	425b      	negs	r3, r3
 8014034:	b29b      	uxth	r3, r3
 8014036:	b21b      	sxth	r3, r3
 8014038:	4619      	mov	r1, r3
 801403a:	69b8      	ldr	r0, [r7, #24]
 801403c:	f7fc fc50 	bl	80108e0 <pbuf_header>
 8014040:	4603      	mov	r3, r0
 8014042:	2b00      	cmp	r3, #0
 8014044:	d01c      	beq.n	8014080 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 8014046:	4b20      	ldr	r3, [pc, #128]	; (80140c8 <tcp_receive+0x72c>)
 8014048:	f240 524c 	movw	r2, #1356	; 0x54c
 801404c:	4923      	ldr	r1, [pc, #140]	; (80140dc <tcp_receive+0x740>)
 801404e:	4820      	ldr	r0, [pc, #128]	; (80140d0 <tcp_receive+0x734>)
 8014050:	f005 f946 	bl	80192e0 <iprintf>
 8014054:	e014      	b.n	8014080 <tcp_receive+0x6e4>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 8014056:	4b1b      	ldr	r3, [pc, #108]	; (80140c4 <tcp_receive+0x728>)
 8014058:	685b      	ldr	r3, [r3, #4]
 801405a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801405c:	b292      	uxth	r2, r2
 801405e:	4252      	negs	r2, r2
 8014060:	b292      	uxth	r2, r2
 8014062:	b212      	sxth	r2, r2
 8014064:	4611      	mov	r1, r2
 8014066:	4618      	mov	r0, r3
 8014068:	f7fc fc3a 	bl	80108e0 <pbuf_header>
 801406c:	4603      	mov	r3, r0
 801406e:	2b00      	cmp	r3, #0
 8014070:	d006      	beq.n	8014080 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 8014072:	4b15      	ldr	r3, [pc, #84]	; (80140c8 <tcp_receive+0x72c>)
 8014074:	f240 5251 	movw	r2, #1361	; 0x551
 8014078:	4918      	ldr	r1, [pc, #96]	; (80140dc <tcp_receive+0x740>)
 801407a:	4815      	ldr	r0, [pc, #84]	; (80140d0 <tcp_receive+0x734>)
 801407c:	f005 f930 	bl	80192e0 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 8014080:	4b10      	ldr	r3, [pc, #64]	; (80140c4 <tcp_receive+0x728>)
 8014082:	891a      	ldrh	r2, [r3, #8]
 8014084:	4b0e      	ldr	r3, [pc, #56]	; (80140c0 <tcp_receive+0x724>)
 8014086:	681b      	ldr	r3, [r3, #0]
 8014088:	b299      	uxth	r1, r3
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801408e:	b29b      	uxth	r3, r3
 8014090:	1acb      	subs	r3, r1, r3
 8014092:	b29b      	uxth	r3, r3
 8014094:	4413      	add	r3, r2
 8014096:	b29a      	uxth	r2, r3
 8014098:	4b0a      	ldr	r3, [pc, #40]	; (80140c4 <tcp_receive+0x728>)
 801409a:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140a0:	4a07      	ldr	r2, [pc, #28]	; (80140c0 <tcp_receive+0x724>)
 80140a2:	6013      	str	r3, [r2, #0]
 80140a4:	4b07      	ldr	r3, [pc, #28]	; (80140c4 <tcp_receive+0x728>)
 80140a6:	68db      	ldr	r3, [r3, #12]
 80140a8:	4a05      	ldr	r2, [pc, #20]	; (80140c0 <tcp_receive+0x724>)
 80140aa:	6812      	ldr	r2, [r2, #0]
 80140ac:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80140ae:	e025      	b.n	80140fc <tcp_receive+0x760>
 80140b0:	2000c828 	.word	0x2000c828
 80140b4:	2000c82c 	.word	0x2000c82c
 80140b8:	200101d0 	.word	0x200101d0
 80140bc:	2000c82e 	.word	0x2000c82e
 80140c0:	2000c824 	.word	0x2000c824
 80140c4:	2000c804 	.word	0x2000c804
 80140c8:	0801bdbc 	.word	0x0801bdbc
 80140cc:	0801c068 	.word	0x0801c068
 80140d0:	0801be24 	.word	0x0801be24
 80140d4:	0801c078 	.word	0x0801c078
 80140d8:	0801c088 	.word	0x0801c088
 80140dc:	0801c098 	.word	0x0801c098
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80140e0:	4b87      	ldr	r3, [pc, #540]	; (8014300 <tcp_receive+0x964>)
 80140e2:	681a      	ldr	r2, [r3, #0]
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140e8:	1ad3      	subs	r3, r2, r3
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	da06      	bge.n	80140fc <tcp_receive+0x760>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	7e9b      	ldrb	r3, [r3, #26]
 80140f2:	f043 0302 	orr.w	r3, r3, #2
 80140f6:	b2da      	uxtb	r2, r3
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80140fc:	4b80      	ldr	r3, [pc, #512]	; (8014300 <tcp_receive+0x964>)
 80140fe:	681a      	ldr	r2, [r3, #0]
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014104:	1ad3      	subs	r3, r2, r3
 8014106:	2b00      	cmp	r3, #0
 8014108:	f2c0 8410 	blt.w	801492c <tcp_receive+0xf90>
 801410c:	4b7c      	ldr	r3, [pc, #496]	; (8014300 <tcp_receive+0x964>)
 801410e:	681a      	ldr	r2, [r3, #0]
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014114:	6879      	ldr	r1, [r7, #4]
 8014116:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014118:	440b      	add	r3, r1
 801411a:	1ad3      	subs	r3, r2, r3
 801411c:	3301      	adds	r3, #1
 801411e:	2b00      	cmp	r3, #0
 8014120:	f300 8404 	bgt.w	801492c <tcp_receive+0xf90>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014128:	4b75      	ldr	r3, [pc, #468]	; (8014300 <tcp_receive+0x964>)
 801412a:	681b      	ldr	r3, [r3, #0]
 801412c:	429a      	cmp	r2, r3
 801412e:	f040 8287 	bne.w	8014640 <tcp_receive+0xca4>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8014132:	4b74      	ldr	r3, [pc, #464]	; (8014304 <tcp_receive+0x968>)
 8014134:	891c      	ldrh	r4, [r3, #8]
 8014136:	4b73      	ldr	r3, [pc, #460]	; (8014304 <tcp_receive+0x968>)
 8014138:	68db      	ldr	r3, [r3, #12]
 801413a:	899b      	ldrh	r3, [r3, #12]
 801413c:	b29b      	uxth	r3, r3
 801413e:	4618      	mov	r0, r3
 8014140:	f7fb f9d8 	bl	800f4f4 <lwip_htons>
 8014144:	4603      	mov	r3, r0
 8014146:	f003 0303 	and.w	r3, r3, #3
 801414a:	2b00      	cmp	r3, #0
 801414c:	d001      	beq.n	8014152 <tcp_receive+0x7b6>
 801414e:	2301      	movs	r3, #1
 8014150:	e000      	b.n	8014154 <tcp_receive+0x7b8>
 8014152:	2300      	movs	r3, #0
 8014154:	4423      	add	r3, r4
 8014156:	b29a      	uxth	r2, r3
 8014158:	4b6b      	ldr	r3, [pc, #428]	; (8014308 <tcp_receive+0x96c>)
 801415a:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014160:	4b69      	ldr	r3, [pc, #420]	; (8014308 <tcp_receive+0x96c>)
 8014162:	881b      	ldrh	r3, [r3, #0]
 8014164:	429a      	cmp	r2, r3
 8014166:	d26e      	bcs.n	8014246 <tcp_receive+0x8aa>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014168:	4b66      	ldr	r3, [pc, #408]	; (8014304 <tcp_receive+0x968>)
 801416a:	68db      	ldr	r3, [r3, #12]
 801416c:	899b      	ldrh	r3, [r3, #12]
 801416e:	b29b      	uxth	r3, r3
 8014170:	4618      	mov	r0, r3
 8014172:	f7fb f9bf 	bl	800f4f4 <lwip_htons>
 8014176:	4603      	mov	r3, r0
 8014178:	f003 0301 	and.w	r3, r3, #1
 801417c:	2b00      	cmp	r3, #0
 801417e:	d01b      	beq.n	80141b8 <tcp_receive+0x81c>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8014180:	4b60      	ldr	r3, [pc, #384]	; (8014304 <tcp_receive+0x968>)
 8014182:	68db      	ldr	r3, [r3, #12]
 8014184:	899b      	ldrh	r3, [r3, #12]
 8014186:	b29b      	uxth	r3, r3
 8014188:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801418c:	b29c      	uxth	r4, r3
 801418e:	4b5d      	ldr	r3, [pc, #372]	; (8014304 <tcp_receive+0x968>)
 8014190:	68db      	ldr	r3, [r3, #12]
 8014192:	899b      	ldrh	r3, [r3, #12]
 8014194:	b29b      	uxth	r3, r3
 8014196:	4618      	mov	r0, r3
 8014198:	f7fb f9ac 	bl	800f4f4 <lwip_htons>
 801419c:	4603      	mov	r3, r0
 801419e:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80141a2:	b29b      	uxth	r3, r3
 80141a4:	4618      	mov	r0, r3
 80141a6:	f7fb f9a5 	bl	800f4f4 <lwip_htons>
 80141aa:	4603      	mov	r3, r0
 80141ac:	461a      	mov	r2, r3
 80141ae:	4b55      	ldr	r3, [pc, #340]	; (8014304 <tcp_receive+0x968>)
 80141b0:	68db      	ldr	r3, [r3, #12]
 80141b2:	4322      	orrs	r2, r4
 80141b4:	b292      	uxth	r2, r2
 80141b6:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80141bc:	4b51      	ldr	r3, [pc, #324]	; (8014304 <tcp_receive+0x968>)
 80141be:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80141c0:	4b50      	ldr	r3, [pc, #320]	; (8014304 <tcp_receive+0x968>)
 80141c2:	68db      	ldr	r3, [r3, #12]
 80141c4:	899b      	ldrh	r3, [r3, #12]
 80141c6:	b29b      	uxth	r3, r3
 80141c8:	4618      	mov	r0, r3
 80141ca:	f7fb f993 	bl	800f4f4 <lwip_htons>
 80141ce:	4603      	mov	r3, r0
 80141d0:	f003 0302 	and.w	r3, r3, #2
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d005      	beq.n	80141e4 <tcp_receive+0x848>
            inseg.len -= 1;
 80141d8:	4b4a      	ldr	r3, [pc, #296]	; (8014304 <tcp_receive+0x968>)
 80141da:	891b      	ldrh	r3, [r3, #8]
 80141dc:	3b01      	subs	r3, #1
 80141de:	b29a      	uxth	r2, r3
 80141e0:	4b48      	ldr	r3, [pc, #288]	; (8014304 <tcp_receive+0x968>)
 80141e2:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80141e4:	4b47      	ldr	r3, [pc, #284]	; (8014304 <tcp_receive+0x968>)
 80141e6:	685a      	ldr	r2, [r3, #4]
 80141e8:	4b46      	ldr	r3, [pc, #280]	; (8014304 <tcp_receive+0x968>)
 80141ea:	891b      	ldrh	r3, [r3, #8]
 80141ec:	4619      	mov	r1, r3
 80141ee:	4610      	mov	r0, r2
 80141f0:	f7fc fa26 	bl	8010640 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80141f4:	4b43      	ldr	r3, [pc, #268]	; (8014304 <tcp_receive+0x968>)
 80141f6:	891c      	ldrh	r4, [r3, #8]
 80141f8:	4b42      	ldr	r3, [pc, #264]	; (8014304 <tcp_receive+0x968>)
 80141fa:	68db      	ldr	r3, [r3, #12]
 80141fc:	899b      	ldrh	r3, [r3, #12]
 80141fe:	b29b      	uxth	r3, r3
 8014200:	4618      	mov	r0, r3
 8014202:	f7fb f977 	bl	800f4f4 <lwip_htons>
 8014206:	4603      	mov	r3, r0
 8014208:	f003 0303 	and.w	r3, r3, #3
 801420c:	2b00      	cmp	r3, #0
 801420e:	d001      	beq.n	8014214 <tcp_receive+0x878>
 8014210:	2301      	movs	r3, #1
 8014212:	e000      	b.n	8014216 <tcp_receive+0x87a>
 8014214:	2300      	movs	r3, #0
 8014216:	4423      	add	r3, r4
 8014218:	b29a      	uxth	r2, r3
 801421a:	4b3b      	ldr	r3, [pc, #236]	; (8014308 <tcp_receive+0x96c>)
 801421c:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801421e:	4b3a      	ldr	r3, [pc, #232]	; (8014308 <tcp_receive+0x96c>)
 8014220:	881b      	ldrh	r3, [r3, #0]
 8014222:	461a      	mov	r2, r3
 8014224:	4b36      	ldr	r3, [pc, #216]	; (8014300 <tcp_receive+0x964>)
 8014226:	681b      	ldr	r3, [r3, #0]
 8014228:	441a      	add	r2, r3
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801422e:	6879      	ldr	r1, [r7, #4]
 8014230:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014232:	440b      	add	r3, r1
 8014234:	429a      	cmp	r2, r3
 8014236:	d006      	beq.n	8014246 <tcp_receive+0x8aa>
 8014238:	4b34      	ldr	r3, [pc, #208]	; (801430c <tcp_receive+0x970>)
 801423a:	f240 527f 	movw	r2, #1407	; 0x57f
 801423e:	4934      	ldr	r1, [pc, #208]	; (8014310 <tcp_receive+0x974>)
 8014240:	4834      	ldr	r0, [pc, #208]	; (8014314 <tcp_receive+0x978>)
 8014242:	f005 f84d 	bl	80192e0 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801424a:	2b00      	cmp	r3, #0
 801424c:	f000 80e1 	beq.w	8014412 <tcp_receive+0xa76>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014250:	4b2c      	ldr	r3, [pc, #176]	; (8014304 <tcp_receive+0x968>)
 8014252:	68db      	ldr	r3, [r3, #12]
 8014254:	899b      	ldrh	r3, [r3, #12]
 8014256:	b29b      	uxth	r3, r3
 8014258:	4618      	mov	r0, r3
 801425a:	f7fb f94b 	bl	800f4f4 <lwip_htons>
 801425e:	4603      	mov	r3, r0
 8014260:	f003 0301 	and.w	r3, r3, #1
 8014264:	2b00      	cmp	r3, #0
 8014266:	d010      	beq.n	801428a <tcp_receive+0x8ee>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8014268:	e00a      	b.n	8014280 <tcp_receive+0x8e4>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801426e:	60bb      	str	r3, [r7, #8]
              pcb->ooseq = pcb->ooseq->next;
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014274:	681a      	ldr	r2, [r3, #0]
 8014276:	687b      	ldr	r3, [r7, #4]
 8014278:	671a      	str	r2, [r3, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 801427a:	68b8      	ldr	r0, [r7, #8]
 801427c:	f7fd fe6d 	bl	8011f5a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014284:	2b00      	cmp	r3, #0
 8014286:	d1f0      	bne.n	801426a <tcp_receive+0x8ce>
 8014288:	e0c3      	b.n	8014412 <tcp_receive+0xa76>
            }
          } else {
            next = pcb->ooseq;
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801428e:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8014290:	e04f      	b.n	8014332 <tcp_receive+0x996>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014294:	68db      	ldr	r3, [r3, #12]
 8014296:	899b      	ldrh	r3, [r3, #12]
 8014298:	b29b      	uxth	r3, r3
 801429a:	4618      	mov	r0, r3
 801429c:	f7fb f92a 	bl	800f4f4 <lwip_htons>
 80142a0:	4603      	mov	r3, r0
 80142a2:	f003 0301 	and.w	r3, r3, #1
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d03b      	beq.n	8014322 <tcp_receive+0x986>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80142aa:	4b16      	ldr	r3, [pc, #88]	; (8014304 <tcp_receive+0x968>)
 80142ac:	68db      	ldr	r3, [r3, #12]
 80142ae:	899b      	ldrh	r3, [r3, #12]
 80142b0:	b29b      	uxth	r3, r3
 80142b2:	4618      	mov	r0, r3
 80142b4:	f7fb f91e 	bl	800f4f4 <lwip_htons>
 80142b8:	4603      	mov	r3, r0
 80142ba:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d12f      	bne.n	8014322 <tcp_receive+0x986>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80142c2:	4b10      	ldr	r3, [pc, #64]	; (8014304 <tcp_receive+0x968>)
 80142c4:	68db      	ldr	r3, [r3, #12]
 80142c6:	899b      	ldrh	r3, [r3, #12]
 80142c8:	b29c      	uxth	r4, r3
 80142ca:	2001      	movs	r0, #1
 80142cc:	f7fb f912 	bl	800f4f4 <lwip_htons>
 80142d0:	4603      	mov	r3, r0
 80142d2:	461a      	mov	r2, r3
 80142d4:	4b0b      	ldr	r3, [pc, #44]	; (8014304 <tcp_receive+0x968>)
 80142d6:	68db      	ldr	r3, [r3, #12]
 80142d8:	4322      	orrs	r2, r4
 80142da:	b292      	uxth	r2, r2
 80142dc:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80142de:	4b09      	ldr	r3, [pc, #36]	; (8014304 <tcp_receive+0x968>)
 80142e0:	891c      	ldrh	r4, [r3, #8]
 80142e2:	4b08      	ldr	r3, [pc, #32]	; (8014304 <tcp_receive+0x968>)
 80142e4:	68db      	ldr	r3, [r3, #12]
 80142e6:	899b      	ldrh	r3, [r3, #12]
 80142e8:	b29b      	uxth	r3, r3
 80142ea:	4618      	mov	r0, r3
 80142ec:	f7fb f902 	bl	800f4f4 <lwip_htons>
 80142f0:	4603      	mov	r3, r0
 80142f2:	f003 0303 	and.w	r3, r3, #3
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d00e      	beq.n	8014318 <tcp_receive+0x97c>
 80142fa:	2301      	movs	r3, #1
 80142fc:	e00d      	b.n	801431a <tcp_receive+0x97e>
 80142fe:	bf00      	nop
 8014300:	2000c824 	.word	0x2000c824
 8014304:	2000c804 	.word	0x2000c804
 8014308:	2000c82e 	.word	0x2000c82e
 801430c:	0801bdbc 	.word	0x0801bdbc
 8014310:	0801c0ac 	.word	0x0801c0ac
 8014314:	0801be24 	.word	0x0801be24
 8014318:	2300      	movs	r3, #0
 801431a:	4423      	add	r3, r4
 801431c:	b29a      	uxth	r2, r3
 801431e:	4b95      	ldr	r3, [pc, #596]	; (8014574 <tcp_receive+0xbd8>)
 8014320:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 8014322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014324:	62bb      	str	r3, [r7, #40]	; 0x28
              next = next->next;
 8014326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	62fb      	str	r3, [r7, #44]	; 0x2c
              tcp_seg_free(prev);
 801432c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801432e:	f7fd fe14 	bl	8011f5a <tcp_seg_free>
            while (next &&
 8014332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014334:	2b00      	cmp	r3, #0
 8014336:	d00e      	beq.n	8014356 <tcp_receive+0x9ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8014338:	4b8e      	ldr	r3, [pc, #568]	; (8014574 <tcp_receive+0xbd8>)
 801433a:	881b      	ldrh	r3, [r3, #0]
 801433c:	461a      	mov	r2, r3
 801433e:	4b8e      	ldr	r3, [pc, #568]	; (8014578 <tcp_receive+0xbdc>)
 8014340:	681b      	ldr	r3, [r3, #0]
 8014342:	441a      	add	r2, r3
 8014344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014346:	68db      	ldr	r3, [r3, #12]
 8014348:	685b      	ldr	r3, [r3, #4]
 801434a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801434c:	8909      	ldrh	r1, [r1, #8]
 801434e:	440b      	add	r3, r1
 8014350:	1ad3      	subs	r3, r2, r3
            while (next &&
 8014352:	2b00      	cmp	r3, #0
 8014354:	da9d      	bge.n	8014292 <tcp_receive+0x8f6>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8014356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014358:	2b00      	cmp	r3, #0
 801435a:	d057      	beq.n	801440c <tcp_receive+0xa70>
                TCP_SEQ_GT(seqno + tcplen,
 801435c:	4b85      	ldr	r3, [pc, #532]	; (8014574 <tcp_receive+0xbd8>)
 801435e:	881b      	ldrh	r3, [r3, #0]
 8014360:	461a      	mov	r2, r3
 8014362:	4b85      	ldr	r3, [pc, #532]	; (8014578 <tcp_receive+0xbdc>)
 8014364:	681b      	ldr	r3, [r3, #0]
 8014366:	441a      	add	r2, r3
 8014368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801436a:	68db      	ldr	r3, [r3, #12]
 801436c:	685b      	ldr	r3, [r3, #4]
 801436e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8014370:	2b00      	cmp	r3, #0
 8014372:	dd4b      	ble.n	801440c <tcp_receive+0xa70>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8014374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014376:	68db      	ldr	r3, [r3, #12]
 8014378:	685b      	ldr	r3, [r3, #4]
 801437a:	b29a      	uxth	r2, r3
 801437c:	4b7e      	ldr	r3, [pc, #504]	; (8014578 <tcp_receive+0xbdc>)
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	b29b      	uxth	r3, r3
 8014382:	1ad3      	subs	r3, r2, r3
 8014384:	b29a      	uxth	r2, r3
 8014386:	4b7d      	ldr	r3, [pc, #500]	; (801457c <tcp_receive+0xbe0>)
 8014388:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801438a:	4b7c      	ldr	r3, [pc, #496]	; (801457c <tcp_receive+0xbe0>)
 801438c:	68db      	ldr	r3, [r3, #12]
 801438e:	899b      	ldrh	r3, [r3, #12]
 8014390:	b29b      	uxth	r3, r3
 8014392:	4618      	mov	r0, r3
 8014394:	f7fb f8ae 	bl	800f4f4 <lwip_htons>
 8014398:	4603      	mov	r3, r0
 801439a:	f003 0302 	and.w	r3, r3, #2
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d005      	beq.n	80143ae <tcp_receive+0xa12>
                inseg.len -= 1;
 80143a2:	4b76      	ldr	r3, [pc, #472]	; (801457c <tcp_receive+0xbe0>)
 80143a4:	891b      	ldrh	r3, [r3, #8]
 80143a6:	3b01      	subs	r3, #1
 80143a8:	b29a      	uxth	r2, r3
 80143aa:	4b74      	ldr	r3, [pc, #464]	; (801457c <tcp_receive+0xbe0>)
 80143ac:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80143ae:	4b73      	ldr	r3, [pc, #460]	; (801457c <tcp_receive+0xbe0>)
 80143b0:	685a      	ldr	r2, [r3, #4]
 80143b2:	4b72      	ldr	r3, [pc, #456]	; (801457c <tcp_receive+0xbe0>)
 80143b4:	891b      	ldrh	r3, [r3, #8]
 80143b6:	4619      	mov	r1, r3
 80143b8:	4610      	mov	r0, r2
 80143ba:	f7fc f941 	bl	8010640 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80143be:	4b6f      	ldr	r3, [pc, #444]	; (801457c <tcp_receive+0xbe0>)
 80143c0:	891c      	ldrh	r4, [r3, #8]
 80143c2:	4b6e      	ldr	r3, [pc, #440]	; (801457c <tcp_receive+0xbe0>)
 80143c4:	68db      	ldr	r3, [r3, #12]
 80143c6:	899b      	ldrh	r3, [r3, #12]
 80143c8:	b29b      	uxth	r3, r3
 80143ca:	4618      	mov	r0, r3
 80143cc:	f7fb f892 	bl	800f4f4 <lwip_htons>
 80143d0:	4603      	mov	r3, r0
 80143d2:	f003 0303 	and.w	r3, r3, #3
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d001      	beq.n	80143de <tcp_receive+0xa42>
 80143da:	2301      	movs	r3, #1
 80143dc:	e000      	b.n	80143e0 <tcp_receive+0xa44>
 80143de:	2300      	movs	r3, #0
 80143e0:	4423      	add	r3, r4
 80143e2:	b29a      	uxth	r2, r3
 80143e4:	4b63      	ldr	r3, [pc, #396]	; (8014574 <tcp_receive+0xbd8>)
 80143e6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80143e8:	4b62      	ldr	r3, [pc, #392]	; (8014574 <tcp_receive+0xbd8>)
 80143ea:	881b      	ldrh	r3, [r3, #0]
 80143ec:	461a      	mov	r2, r3
 80143ee:	4b62      	ldr	r3, [pc, #392]	; (8014578 <tcp_receive+0xbdc>)
 80143f0:	681b      	ldr	r3, [r3, #0]
 80143f2:	441a      	add	r2, r3
 80143f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143f6:	68db      	ldr	r3, [r3, #12]
 80143f8:	685b      	ldr	r3, [r3, #4]
 80143fa:	429a      	cmp	r2, r3
 80143fc:	d006      	beq.n	801440c <tcp_receive+0xa70>
 80143fe:	4b60      	ldr	r3, [pc, #384]	; (8014580 <tcp_receive+0xbe4>)
 8014400:	f240 52af 	movw	r2, #1455	; 0x5af
 8014404:	495f      	ldr	r1, [pc, #380]	; (8014584 <tcp_receive+0xbe8>)
 8014406:	4860      	ldr	r0, [pc, #384]	; (8014588 <tcp_receive+0xbec>)
 8014408:	f004 ff6a 	bl	80192e0 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014410:	671a      	str	r2, [r3, #112]	; 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8014412:	4b58      	ldr	r3, [pc, #352]	; (8014574 <tcp_receive+0xbd8>)
 8014414:	881b      	ldrh	r3, [r3, #0]
 8014416:	461a      	mov	r2, r3
 8014418:	4b57      	ldr	r3, [pc, #348]	; (8014578 <tcp_receive+0xbdc>)
 801441a:	681b      	ldr	r3, [r3, #0]
 801441c:	441a      	add	r2, r3
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014426:	4b53      	ldr	r3, [pc, #332]	; (8014574 <tcp_receive+0xbd8>)
 8014428:	881b      	ldrh	r3, [r3, #0]
 801442a:	429a      	cmp	r2, r3
 801442c:	d206      	bcs.n	801443c <tcp_receive+0xaa0>
 801442e:	4b54      	ldr	r3, [pc, #336]	; (8014580 <tcp_receive+0xbe4>)
 8014430:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8014434:	4955      	ldr	r1, [pc, #340]	; (801458c <tcp_receive+0xbf0>)
 8014436:	4854      	ldr	r0, [pc, #336]	; (8014588 <tcp_receive+0xbec>)
 8014438:	f004 ff52 	bl	80192e0 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014440:	4b4c      	ldr	r3, [pc, #304]	; (8014574 <tcp_receive+0xbd8>)
 8014442:	881b      	ldrh	r3, [r3, #0]
 8014444:	1ad3      	subs	r3, r2, r3
 8014446:	b29a      	uxth	r2, r3
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801444c:	6878      	ldr	r0, [r7, #4]
 801444e:	f7fd f8f7 	bl	8011640 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8014452:	4b4a      	ldr	r3, [pc, #296]	; (801457c <tcp_receive+0xbe0>)
 8014454:	685b      	ldr	r3, [r3, #4]
 8014456:	891b      	ldrh	r3, [r3, #8]
 8014458:	2b00      	cmp	r3, #0
 801445a:	d006      	beq.n	801446a <tcp_receive+0xace>
          recv_data = inseg.p;
 801445c:	4b47      	ldr	r3, [pc, #284]	; (801457c <tcp_receive+0xbe0>)
 801445e:	685b      	ldr	r3, [r3, #4]
 8014460:	4a4b      	ldr	r2, [pc, #300]	; (8014590 <tcp_receive+0xbf4>)
 8014462:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8014464:	4b45      	ldr	r3, [pc, #276]	; (801457c <tcp_receive+0xbe0>)
 8014466:	2200      	movs	r2, #0
 8014468:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801446a:	4b44      	ldr	r3, [pc, #272]	; (801457c <tcp_receive+0xbe0>)
 801446c:	68db      	ldr	r3, [r3, #12]
 801446e:	899b      	ldrh	r3, [r3, #12]
 8014470:	b29b      	uxth	r3, r3
 8014472:	4618      	mov	r0, r3
 8014474:	f7fb f83e 	bl	800f4f4 <lwip_htons>
 8014478:	4603      	mov	r3, r0
 801447a:	f003 0301 	and.w	r3, r3, #1
 801447e:	2b00      	cmp	r3, #0
 8014480:	f000 80b4 	beq.w	80145ec <tcp_receive+0xc50>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8014484:	4b43      	ldr	r3, [pc, #268]	; (8014594 <tcp_receive+0xbf8>)
 8014486:	781b      	ldrb	r3, [r3, #0]
 8014488:	f043 0320 	orr.w	r3, r3, #32
 801448c:	b2da      	uxtb	r2, r3
 801448e:	4b41      	ldr	r3, [pc, #260]	; (8014594 <tcp_receive+0xbf8>)
 8014490:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014492:	e0ab      	b.n	80145ec <tcp_receive+0xc50>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014498:	60fb      	str	r3, [r7, #12]
          seqno = pcb->ooseq->tcphdr->seqno;
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801449e:	68db      	ldr	r3, [r3, #12]
 80144a0:	685b      	ldr	r3, [r3, #4]
 80144a2:	4a35      	ldr	r2, [pc, #212]	; (8014578 <tcp_receive+0xbdc>)
 80144a4:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80144a6:	68fb      	ldr	r3, [r7, #12]
 80144a8:	891b      	ldrh	r3, [r3, #8]
 80144aa:	461c      	mov	r4, r3
 80144ac:	68fb      	ldr	r3, [r7, #12]
 80144ae:	68db      	ldr	r3, [r3, #12]
 80144b0:	899b      	ldrh	r3, [r3, #12]
 80144b2:	b29b      	uxth	r3, r3
 80144b4:	4618      	mov	r0, r3
 80144b6:	f7fb f81d 	bl	800f4f4 <lwip_htons>
 80144ba:	4603      	mov	r3, r0
 80144bc:	f003 0303 	and.w	r3, r3, #3
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d001      	beq.n	80144c8 <tcp_receive+0xb2c>
 80144c4:	2301      	movs	r3, #1
 80144c6:	e000      	b.n	80144ca <tcp_receive+0xb2e>
 80144c8:	2300      	movs	r3, #0
 80144ca:	191a      	adds	r2, r3, r4
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144d0:	441a      	add	r2, r3
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80144da:	461c      	mov	r4, r3
 80144dc:	68fb      	ldr	r3, [r7, #12]
 80144de:	891b      	ldrh	r3, [r3, #8]
 80144e0:	461d      	mov	r5, r3
 80144e2:	68fb      	ldr	r3, [r7, #12]
 80144e4:	68db      	ldr	r3, [r3, #12]
 80144e6:	899b      	ldrh	r3, [r3, #12]
 80144e8:	b29b      	uxth	r3, r3
 80144ea:	4618      	mov	r0, r3
 80144ec:	f7fb f802 	bl	800f4f4 <lwip_htons>
 80144f0:	4603      	mov	r3, r0
 80144f2:	f003 0303 	and.w	r3, r3, #3
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d001      	beq.n	80144fe <tcp_receive+0xb62>
 80144fa:	2301      	movs	r3, #1
 80144fc:	e000      	b.n	8014500 <tcp_receive+0xb64>
 80144fe:	2300      	movs	r3, #0
 8014500:	442b      	add	r3, r5
 8014502:	429c      	cmp	r4, r3
 8014504:	d206      	bcs.n	8014514 <tcp_receive+0xb78>
 8014506:	4b1e      	ldr	r3, [pc, #120]	; (8014580 <tcp_receive+0xbe4>)
 8014508:	f240 52de 	movw	r2, #1502	; 0x5de
 801450c:	4922      	ldr	r1, [pc, #136]	; (8014598 <tcp_receive+0xbfc>)
 801450e:	481e      	ldr	r0, [pc, #120]	; (8014588 <tcp_receive+0xbec>)
 8014510:	f004 fee6 	bl	80192e0 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8014514:	68fb      	ldr	r3, [r7, #12]
 8014516:	891b      	ldrh	r3, [r3, #8]
 8014518:	461c      	mov	r4, r3
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	68db      	ldr	r3, [r3, #12]
 801451e:	899b      	ldrh	r3, [r3, #12]
 8014520:	b29b      	uxth	r3, r3
 8014522:	4618      	mov	r0, r3
 8014524:	f7fa ffe6 	bl	800f4f4 <lwip_htons>
 8014528:	4603      	mov	r3, r0
 801452a:	f003 0303 	and.w	r3, r3, #3
 801452e:	2b00      	cmp	r3, #0
 8014530:	d001      	beq.n	8014536 <tcp_receive+0xb9a>
 8014532:	2301      	movs	r3, #1
 8014534:	e000      	b.n	8014538 <tcp_receive+0xb9c>
 8014536:	2300      	movs	r3, #0
 8014538:	1919      	adds	r1, r3, r4
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801453e:	b28b      	uxth	r3, r1
 8014540:	1ad3      	subs	r3, r2, r3
 8014542:	b29a      	uxth	r2, r3
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8014548:	6878      	ldr	r0, [r7, #4]
 801454a:	f7fd f879 	bl	8011640 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801454e:	68fb      	ldr	r3, [r7, #12]
 8014550:	685b      	ldr	r3, [r3, #4]
 8014552:	891b      	ldrh	r3, [r3, #8]
 8014554:	2b00      	cmp	r3, #0
 8014556:	d028      	beq.n	80145aa <tcp_receive+0xc0e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8014558:	4b0d      	ldr	r3, [pc, #52]	; (8014590 <tcp_receive+0xbf4>)
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	2b00      	cmp	r3, #0
 801455e:	d01d      	beq.n	801459c <tcp_receive+0xc00>
              pbuf_cat(recv_data, cseg->p);
 8014560:	4b0b      	ldr	r3, [pc, #44]	; (8014590 <tcp_receive+0xbf4>)
 8014562:	681a      	ldr	r2, [r3, #0]
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	685b      	ldr	r3, [r3, #4]
 8014568:	4619      	mov	r1, r3
 801456a:	4610      	mov	r0, r2
 801456c:	f7fc fab6 	bl	8010adc <pbuf_cat>
 8014570:	e018      	b.n	80145a4 <tcp_receive+0xc08>
 8014572:	bf00      	nop
 8014574:	2000c82e 	.word	0x2000c82e
 8014578:	2000c824 	.word	0x2000c824
 801457c:	2000c804 	.word	0x2000c804
 8014580:	0801bdbc 	.word	0x0801bdbc
 8014584:	0801c0e4 	.word	0x0801c0e4
 8014588:	0801be24 	.word	0x0801be24
 801458c:	0801c120 	.word	0x0801c120
 8014590:	2000c834 	.word	0x2000c834
 8014594:	2000c831 	.word	0x2000c831
 8014598:	0801c140 	.word	0x0801c140
            } else {
              recv_data = cseg->p;
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	685b      	ldr	r3, [r3, #4]
 80145a0:	4a71      	ldr	r2, [pc, #452]	; (8014768 <tcp_receive+0xdcc>)
 80145a2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80145a4:	68fb      	ldr	r3, [r7, #12]
 80145a6:	2200      	movs	r2, #0
 80145a8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80145aa:	68fb      	ldr	r3, [r7, #12]
 80145ac:	68db      	ldr	r3, [r3, #12]
 80145ae:	899b      	ldrh	r3, [r3, #12]
 80145b0:	b29b      	uxth	r3, r3
 80145b2:	4618      	mov	r0, r3
 80145b4:	f7fa ff9e 	bl	800f4f4 <lwip_htons>
 80145b8:	4603      	mov	r3, r0
 80145ba:	f003 0301 	and.w	r3, r3, #1
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d00d      	beq.n	80145de <tcp_receive+0xc42>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80145c2:	4b6a      	ldr	r3, [pc, #424]	; (801476c <tcp_receive+0xdd0>)
 80145c4:	781b      	ldrb	r3, [r3, #0]
 80145c6:	f043 0320 	orr.w	r3, r3, #32
 80145ca:	b2da      	uxtb	r2, r3
 80145cc:	4b67      	ldr	r3, [pc, #412]	; (801476c <tcp_receive+0xdd0>)
 80145ce:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	7d1b      	ldrb	r3, [r3, #20]
 80145d4:	2b04      	cmp	r3, #4
 80145d6:	d102      	bne.n	80145de <tcp_receive+0xc42>
              pcb->state = CLOSE_WAIT;
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	2207      	movs	r2, #7
 80145dc:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80145de:	68fb      	ldr	r3, [r7, #12]
 80145e0:	681a      	ldr	r2, [r3, #0]
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	671a      	str	r2, [r3, #112]	; 0x70
          tcp_seg_free(cseg);
 80145e6:	68f8      	ldr	r0, [r7, #12]
 80145e8:	f7fd fcb7 	bl	8011f5a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	d008      	beq.n	8014606 <tcp_receive+0xc6a>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80145f8:	68db      	ldr	r3, [r3, #12]
 80145fa:	685a      	ldr	r2, [r3, #4]
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8014600:	429a      	cmp	r2, r3
 8014602:	f43f af47 	beq.w	8014494 <tcp_receive+0xaf8>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8014606:	687b      	ldr	r3, [r7, #4]
 8014608:	7e9b      	ldrb	r3, [r3, #26]
 801460a:	f003 0301 	and.w	r3, r3, #1
 801460e:	2b00      	cmp	r3, #0
 8014610:	d00e      	beq.n	8014630 <tcp_receive+0xc94>
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	7e9b      	ldrb	r3, [r3, #26]
 8014616:	f023 0301 	bic.w	r3, r3, #1
 801461a:	b2da      	uxtb	r2, r3
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	769a      	strb	r2, [r3, #26]
 8014620:	687b      	ldr	r3, [r7, #4]
 8014622:	7e9b      	ldrb	r3, [r3, #26]
 8014624:	f043 0302 	orr.w	r3, r3, #2
 8014628:	b2da      	uxtb	r2, r3
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801462e:	e181      	b.n	8014934 <tcp_receive+0xf98>
        tcp_ack(pcb);
 8014630:	687b      	ldr	r3, [r7, #4]
 8014632:	7e9b      	ldrb	r3, [r3, #26]
 8014634:	f043 0301 	orr.w	r3, r3, #1
 8014638:	b2da      	uxtb	r2, r3
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801463e:	e179      	b.n	8014934 <tcp_receive+0xf98>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 8014640:	6878      	ldr	r0, [r7, #4]
 8014642:	f001 f8c5 	bl	80157d0 <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801464a:	2b00      	cmp	r3, #0
 801464c:	d106      	bne.n	801465c <tcp_receive+0xcc0>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801464e:	4848      	ldr	r0, [pc, #288]	; (8014770 <tcp_receive+0xdd4>)
 8014650:	f7fd fc9b 	bl	8011f8a <tcp_seg_copy>
 8014654:	4602      	mov	r2, r0
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	671a      	str	r2, [r3, #112]	; 0x70
      if (pcb->rcv_nxt == seqno) {
 801465a:	e16b      	b.n	8014934 <tcp_receive+0xf98>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 801465c:	2300      	movs	r3, #0
 801465e:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014664:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014666:	e150      	b.n	801490a <tcp_receive+0xf6e>
            if (seqno == next->tcphdr->seqno) {
 8014668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801466a:	68db      	ldr	r3, [r3, #12]
 801466c:	685a      	ldr	r2, [r3, #4]
 801466e:	4b41      	ldr	r3, [pc, #260]	; (8014774 <tcp_receive+0xdd8>)
 8014670:	681b      	ldr	r3, [r3, #0]
 8014672:	429a      	cmp	r2, r3
 8014674:	d11d      	bne.n	80146b2 <tcp_receive+0xd16>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014676:	4b3e      	ldr	r3, [pc, #248]	; (8014770 <tcp_receive+0xdd4>)
 8014678:	891a      	ldrh	r2, [r3, #8]
 801467a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801467c:	891b      	ldrh	r3, [r3, #8]
 801467e:	429a      	cmp	r2, r3
 8014680:	f240 8148 	bls.w	8014914 <tcp_receive+0xf78>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 8014684:	483a      	ldr	r0, [pc, #232]	; (8014770 <tcp_receive+0xdd4>)
 8014686:	f7fd fc80 	bl	8011f8a <tcp_seg_copy>
 801468a:	60f8      	str	r0, [r7, #12]
                if (cseg != NULL) {
 801468c:	68fb      	ldr	r3, [r7, #12]
 801468e:	2b00      	cmp	r3, #0
 8014690:	f000 8142 	beq.w	8014918 <tcp_receive+0xf7c>
                  if (prev != NULL) {
 8014694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014696:	2b00      	cmp	r3, #0
 8014698:	d003      	beq.n	80146a2 <tcp_receive+0xd06>
                    prev->next = cseg;
 801469a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801469c:	68fa      	ldr	r2, [r7, #12]
 801469e:	601a      	str	r2, [r3, #0]
 80146a0:	e002      	b.n	80146a8 <tcp_receive+0xd0c>
                  } else {
                    pcb->ooseq = cseg;
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	68fa      	ldr	r2, [r7, #12]
 80146a6:	671a      	str	r2, [r3, #112]	; 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 80146a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80146aa:	68f8      	ldr	r0, [r7, #12]
 80146ac:	f7ff f900 	bl	80138b0 <tcp_oos_insert_segment>
                }
                break;
 80146b0:	e132      	b.n	8014918 <tcp_receive+0xf7c>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80146b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d117      	bne.n	80146e8 <tcp_receive+0xd4c>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80146b8:	4b2e      	ldr	r3, [pc, #184]	; (8014774 <tcp_receive+0xdd8>)
 80146ba:	681a      	ldr	r2, [r3, #0]
 80146bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146be:	68db      	ldr	r3, [r3, #12]
 80146c0:	685b      	ldr	r3, [r3, #4]
 80146c2:	1ad3      	subs	r3, r2, r3
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	da57      	bge.n	8014778 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 80146c8:	4829      	ldr	r0, [pc, #164]	; (8014770 <tcp_receive+0xdd4>)
 80146ca:	f7fd fc5e 	bl	8011f8a <tcp_seg_copy>
 80146ce:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 80146d0:	68fb      	ldr	r3, [r7, #12]
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	f000 8122 	beq.w	801491c <tcp_receive+0xf80>
                    pcb->ooseq = cseg;
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	68fa      	ldr	r2, [r7, #12]
 80146dc:	671a      	str	r2, [r3, #112]	; 0x70
                    tcp_oos_insert_segment(cseg, next);
 80146de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80146e0:	68f8      	ldr	r0, [r7, #12]
 80146e2:	f7ff f8e5 	bl	80138b0 <tcp_oos_insert_segment>
                  }
                  break;
 80146e6:	e119      	b.n	801491c <tcp_receive+0xf80>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 80146e8:	4b22      	ldr	r3, [pc, #136]	; (8014774 <tcp_receive+0xdd8>)
 80146ea:	681a      	ldr	r2, [r3, #0]
 80146ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146ee:	68db      	ldr	r3, [r3, #12]
 80146f0:	685b      	ldr	r3, [r3, #4]
 80146f2:	1ad3      	subs	r3, r2, r3
 80146f4:	3b01      	subs	r3, #1
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	db3e      	blt.n	8014778 <tcp_receive+0xddc>
 80146fa:	4b1e      	ldr	r3, [pc, #120]	; (8014774 <tcp_receive+0xdd8>)
 80146fc:	681a      	ldr	r2, [r3, #0]
 80146fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014700:	68db      	ldr	r3, [r3, #12]
 8014702:	685b      	ldr	r3, [r3, #4]
 8014704:	1ad3      	subs	r3, r2, r3
 8014706:	3301      	adds	r3, #1
 8014708:	2b00      	cmp	r3, #0
 801470a:	dc35      	bgt.n	8014778 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 801470c:	4818      	ldr	r0, [pc, #96]	; (8014770 <tcp_receive+0xdd4>)
 801470e:	f7fd fc3c 	bl	8011f8a <tcp_seg_copy>
 8014712:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 8014714:	68fb      	ldr	r3, [r7, #12]
 8014716:	2b00      	cmp	r3, #0
 8014718:	f000 8102 	beq.w	8014920 <tcp_receive+0xf84>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801471c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801471e:	68db      	ldr	r3, [r3, #12]
 8014720:	685b      	ldr	r3, [r3, #4]
 8014722:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014724:	8912      	ldrh	r2, [r2, #8]
 8014726:	441a      	add	r2, r3
 8014728:	4b12      	ldr	r3, [pc, #72]	; (8014774 <tcp_receive+0xdd8>)
 801472a:	681b      	ldr	r3, [r3, #0]
 801472c:	1ad3      	subs	r3, r2, r3
 801472e:	2b00      	cmp	r3, #0
 8014730:	dd12      	ble.n	8014758 <tcp_receive+0xdbc>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8014732:	4b10      	ldr	r3, [pc, #64]	; (8014774 <tcp_receive+0xdd8>)
 8014734:	681b      	ldr	r3, [r3, #0]
 8014736:	b29a      	uxth	r2, r3
 8014738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801473a:	68db      	ldr	r3, [r3, #12]
 801473c:	685b      	ldr	r3, [r3, #4]
 801473e:	b29b      	uxth	r3, r3
 8014740:	1ad3      	subs	r3, r2, r3
 8014742:	b29a      	uxth	r2, r3
 8014744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014746:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8014748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801474a:	685a      	ldr	r2, [r3, #4]
 801474c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801474e:	891b      	ldrh	r3, [r3, #8]
 8014750:	4619      	mov	r1, r3
 8014752:	4610      	mov	r0, r2
 8014754:	f7fb ff74 	bl	8010640 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8014758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801475a:	68fa      	ldr	r2, [r7, #12]
 801475c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801475e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014760:	68f8      	ldr	r0, [r7, #12]
 8014762:	f7ff f8a5 	bl	80138b0 <tcp_oos_insert_segment>
                  }
                  break;
 8014766:	e0db      	b.n	8014920 <tcp_receive+0xf84>
 8014768:	2000c834 	.word	0x2000c834
 801476c:	2000c831 	.word	0x2000c831
 8014770:	2000c804 	.word	0x2000c804
 8014774:	2000c824 	.word	0x2000c824
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8014778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	2b00      	cmp	r3, #0
 801477e:	f040 80bf 	bne.w	8014900 <tcp_receive+0xf64>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014782:	4b7c      	ldr	r3, [pc, #496]	; (8014974 <tcp_receive+0xfd8>)
 8014784:	681a      	ldr	r2, [r3, #0]
 8014786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014788:	68db      	ldr	r3, [r3, #12]
 801478a:	685b      	ldr	r3, [r3, #4]
 801478c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801478e:	2b00      	cmp	r3, #0
 8014790:	f340 80b6 	ble.w	8014900 <tcp_receive+0xf64>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014796:	68db      	ldr	r3, [r3, #12]
 8014798:	899b      	ldrh	r3, [r3, #12]
 801479a:	b29b      	uxth	r3, r3
 801479c:	4618      	mov	r0, r3
 801479e:	f7fa fea9 	bl	800f4f4 <lwip_htons>
 80147a2:	4603      	mov	r3, r0
 80147a4:	f003 0301 	and.w	r3, r3, #1
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	f040 80bb 	bne.w	8014924 <tcp_receive+0xf88>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80147ae:	4872      	ldr	r0, [pc, #456]	; (8014978 <tcp_receive+0xfdc>)
 80147b0:	f7fd fbeb 	bl	8011f8a <tcp_seg_copy>
 80147b4:	4602      	mov	r2, r0
 80147b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147b8:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80147ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147bc:	681b      	ldr	r3, [r3, #0]
 80147be:	2b00      	cmp	r3, #0
 80147c0:	f000 80b2 	beq.w	8014928 <tcp_receive+0xf8c>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80147c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147c6:	68db      	ldr	r3, [r3, #12]
 80147c8:	685b      	ldr	r3, [r3, #4]
 80147ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80147cc:	8912      	ldrh	r2, [r2, #8]
 80147ce:	441a      	add	r2, r3
 80147d0:	4b68      	ldr	r3, [pc, #416]	; (8014974 <tcp_receive+0xfd8>)
 80147d2:	681b      	ldr	r3, [r3, #0]
 80147d4:	1ad3      	subs	r3, r2, r3
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	dd12      	ble.n	8014800 <tcp_receive+0xe64>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80147da:	4b66      	ldr	r3, [pc, #408]	; (8014974 <tcp_receive+0xfd8>)
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	b29a      	uxth	r2, r3
 80147e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147e2:	68db      	ldr	r3, [r3, #12]
 80147e4:	685b      	ldr	r3, [r3, #4]
 80147e6:	b29b      	uxth	r3, r3
 80147e8:	1ad3      	subs	r3, r2, r3
 80147ea:	b29a      	uxth	r2, r3
 80147ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147ee:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80147f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147f2:	685a      	ldr	r2, [r3, #4]
 80147f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147f6:	891b      	ldrh	r3, [r3, #8]
 80147f8:	4619      	mov	r1, r3
 80147fa:	4610      	mov	r0, r2
 80147fc:	f7fb ff20 	bl	8010640 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014800:	4b5e      	ldr	r3, [pc, #376]	; (801497c <tcp_receive+0xfe0>)
 8014802:	881b      	ldrh	r3, [r3, #0]
 8014804:	461a      	mov	r2, r3
 8014806:	4b5b      	ldr	r3, [pc, #364]	; (8014974 <tcp_receive+0xfd8>)
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	441a      	add	r2, r3
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014810:	6879      	ldr	r1, [r7, #4]
 8014812:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014814:	440b      	add	r3, r1
 8014816:	1ad3      	subs	r3, r2, r3
 8014818:	2b00      	cmp	r3, #0
 801481a:	f340 8085 	ble.w	8014928 <tcp_receive+0xf8c>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801481e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014820:	681b      	ldr	r3, [r3, #0]
 8014822:	68db      	ldr	r3, [r3, #12]
 8014824:	899b      	ldrh	r3, [r3, #12]
 8014826:	b29b      	uxth	r3, r3
 8014828:	4618      	mov	r0, r3
 801482a:	f7fa fe63 	bl	800f4f4 <lwip_htons>
 801482e:	4603      	mov	r3, r0
 8014830:	f003 0301 	and.w	r3, r3, #1
 8014834:	2b00      	cmp	r3, #0
 8014836:	d01e      	beq.n	8014876 <tcp_receive+0xeda>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8014838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801483a:	681b      	ldr	r3, [r3, #0]
 801483c:	68db      	ldr	r3, [r3, #12]
 801483e:	899b      	ldrh	r3, [r3, #12]
 8014840:	b29b      	uxth	r3, r3
 8014842:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8014846:	b29c      	uxth	r4, r3
 8014848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801484a:	681b      	ldr	r3, [r3, #0]
 801484c:	68db      	ldr	r3, [r3, #12]
 801484e:	899b      	ldrh	r3, [r3, #12]
 8014850:	b29b      	uxth	r3, r3
 8014852:	4618      	mov	r0, r3
 8014854:	f7fa fe4e 	bl	800f4f4 <lwip_htons>
 8014858:	4603      	mov	r3, r0
 801485a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801485e:	b29b      	uxth	r3, r3
 8014860:	4618      	mov	r0, r3
 8014862:	f7fa fe47 	bl	800f4f4 <lwip_htons>
 8014866:	4603      	mov	r3, r0
 8014868:	461a      	mov	r2, r3
 801486a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801486c:	681b      	ldr	r3, [r3, #0]
 801486e:	68db      	ldr	r3, [r3, #12]
 8014870:	4322      	orrs	r2, r4
 8014872:	b292      	uxth	r2, r2
 8014874:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801487a:	b29a      	uxth	r2, r3
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014880:	4413      	add	r3, r2
 8014882:	b299      	uxth	r1, r3
 8014884:	4b3b      	ldr	r3, [pc, #236]	; (8014974 <tcp_receive+0xfd8>)
 8014886:	681b      	ldr	r3, [r3, #0]
 8014888:	b29a      	uxth	r2, r3
 801488a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801488c:	681b      	ldr	r3, [r3, #0]
 801488e:	1a8a      	subs	r2, r1, r2
 8014890:	b292      	uxth	r2, r2
 8014892:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014896:	681b      	ldr	r3, [r3, #0]
 8014898:	685a      	ldr	r2, [r3, #4]
 801489a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	891b      	ldrh	r3, [r3, #8]
 80148a0:	4619      	mov	r1, r3
 80148a2:	4610      	mov	r0, r2
 80148a4:	f7fb fecc 	bl	8010640 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80148a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148aa:	681b      	ldr	r3, [r3, #0]
 80148ac:	891c      	ldrh	r4, [r3, #8]
 80148ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	68db      	ldr	r3, [r3, #12]
 80148b4:	899b      	ldrh	r3, [r3, #12]
 80148b6:	b29b      	uxth	r3, r3
 80148b8:	4618      	mov	r0, r3
 80148ba:	f7fa fe1b 	bl	800f4f4 <lwip_htons>
 80148be:	4603      	mov	r3, r0
 80148c0:	f003 0303 	and.w	r3, r3, #3
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d001      	beq.n	80148cc <tcp_receive+0xf30>
 80148c8:	2301      	movs	r3, #1
 80148ca:	e000      	b.n	80148ce <tcp_receive+0xf32>
 80148cc:	2300      	movs	r3, #0
 80148ce:	4423      	add	r3, r4
 80148d0:	b29a      	uxth	r2, r3
 80148d2:	4b2a      	ldr	r3, [pc, #168]	; (801497c <tcp_receive+0xfe0>)
 80148d4:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80148d6:	4b29      	ldr	r3, [pc, #164]	; (801497c <tcp_receive+0xfe0>)
 80148d8:	881b      	ldrh	r3, [r3, #0]
 80148da:	461a      	mov	r2, r3
 80148dc:	4b25      	ldr	r3, [pc, #148]	; (8014974 <tcp_receive+0xfd8>)
 80148de:	681b      	ldr	r3, [r3, #0]
 80148e0:	441a      	add	r2, r3
 80148e2:	687b      	ldr	r3, [r7, #4]
 80148e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148e6:	6879      	ldr	r1, [r7, #4]
 80148e8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80148ea:	440b      	add	r3, r1
 80148ec:	429a      	cmp	r2, r3
 80148ee:	d01b      	beq.n	8014928 <tcp_receive+0xf8c>
 80148f0:	4b23      	ldr	r3, [pc, #140]	; (8014980 <tcp_receive+0xfe4>)
 80148f2:	f240 627b 	movw	r2, #1659	; 0x67b
 80148f6:	4923      	ldr	r1, [pc, #140]	; (8014984 <tcp_receive+0xfe8>)
 80148f8:	4823      	ldr	r0, [pc, #140]	; (8014988 <tcp_receive+0xfec>)
 80148fa:	f004 fcf1 	bl	80192e0 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80148fe:	e013      	b.n	8014928 <tcp_receive+0xf8c>
              }
            }
            prev = next;
 8014900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014902:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	62fb      	str	r3, [r7, #44]	; 0x2c
 801490a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801490c:	2b00      	cmp	r3, #0
 801490e:	f47f aeab 	bne.w	8014668 <tcp_receive+0xccc>
      if (pcb->rcv_nxt == seqno) {
 8014912:	e00f      	b.n	8014934 <tcp_receive+0xf98>
                break;
 8014914:	bf00      	nop
 8014916:	e00d      	b.n	8014934 <tcp_receive+0xf98>
                break;
 8014918:	bf00      	nop
 801491a:	e00b      	b.n	8014934 <tcp_receive+0xf98>
                  break;
 801491c:	bf00      	nop
 801491e:	e009      	b.n	8014934 <tcp_receive+0xf98>
                  break;
 8014920:	bf00      	nop
 8014922:	e007      	b.n	8014934 <tcp_receive+0xf98>
                  break;
 8014924:	bf00      	nop
 8014926:	e005      	b.n	8014934 <tcp_receive+0xf98>
                break;
 8014928:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 801492a:	e003      	b.n	8014934 <tcp_receive+0xf98>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801492c:	6878      	ldr	r0, [r7, #4]
 801492e:	f000 ff4f 	bl	80157d0 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014932:	e01a      	b.n	801496a <tcp_receive+0xfce>
 8014934:	e019      	b.n	801496a <tcp_receive+0xfce>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8014936:	4b0f      	ldr	r3, [pc, #60]	; (8014974 <tcp_receive+0xfd8>)
 8014938:	681a      	ldr	r2, [r3, #0]
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801493e:	1ad3      	subs	r3, r2, r3
 8014940:	2b00      	cmp	r3, #0
 8014942:	db0a      	blt.n	801495a <tcp_receive+0xfbe>
 8014944:	4b0b      	ldr	r3, [pc, #44]	; (8014974 <tcp_receive+0xfd8>)
 8014946:	681a      	ldr	r2, [r3, #0]
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801494c:	6879      	ldr	r1, [r7, #4]
 801494e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014950:	440b      	add	r3, r1
 8014952:	1ad3      	subs	r3, r2, r3
 8014954:	3301      	adds	r3, #1
 8014956:	2b00      	cmp	r3, #0
 8014958:	dd07      	ble.n	801496a <tcp_receive+0xfce>
      tcp_ack_now(pcb);
 801495a:	687b      	ldr	r3, [r7, #4]
 801495c:	7e9b      	ldrb	r3, [r3, #26]
 801495e:	f043 0302 	orr.w	r3, r3, #2
 8014962:	b2da      	uxtb	r2, r3
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	769a      	strb	r2, [r3, #26]
    }
  }
}
 8014968:	e7ff      	b.n	801496a <tcp_receive+0xfce>
 801496a:	bf00      	nop
 801496c:	3734      	adds	r7, #52	; 0x34
 801496e:	46bd      	mov	sp, r7
 8014970:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014972:	bf00      	nop
 8014974:	2000c824 	.word	0x2000c824
 8014978:	2000c804 	.word	0x2000c804
 801497c:	2000c82e 	.word	0x2000c82e
 8014980:	0801bdbc 	.word	0x0801bdbc
 8014984:	0801c0ac 	.word	0x0801c0ac
 8014988:	0801be24 	.word	0x0801be24

0801498c <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 801498c:	b480      	push	{r7}
 801498e:	b083      	sub	sp, #12
 8014990:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8014992:	4b18      	ldr	r3, [pc, #96]	; (80149f4 <tcp_getoptbyte+0x68>)
 8014994:	681b      	ldr	r3, [r3, #0]
 8014996:	2b00      	cmp	r3, #0
 8014998:	d005      	beq.n	80149a6 <tcp_getoptbyte+0x1a>
 801499a:	4b17      	ldr	r3, [pc, #92]	; (80149f8 <tcp_getoptbyte+0x6c>)
 801499c:	881a      	ldrh	r2, [r3, #0]
 801499e:	4b17      	ldr	r3, [pc, #92]	; (80149fc <tcp_getoptbyte+0x70>)
 80149a0:	881b      	ldrh	r3, [r3, #0]
 80149a2:	429a      	cmp	r2, r3
 80149a4:	d20e      	bcs.n	80149c4 <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 80149a6:	4b16      	ldr	r3, [pc, #88]	; (8014a00 <tcp_getoptbyte+0x74>)
 80149a8:	681b      	ldr	r3, [r3, #0]
 80149aa:	3314      	adds	r3, #20
 80149ac:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 80149ae:	4b12      	ldr	r3, [pc, #72]	; (80149f8 <tcp_getoptbyte+0x6c>)
 80149b0:	881b      	ldrh	r3, [r3, #0]
 80149b2:	1c5a      	adds	r2, r3, #1
 80149b4:	b291      	uxth	r1, r2
 80149b6:	4a10      	ldr	r2, [pc, #64]	; (80149f8 <tcp_getoptbyte+0x6c>)
 80149b8:	8011      	strh	r1, [r2, #0]
 80149ba:	461a      	mov	r2, r3
 80149bc:	683b      	ldr	r3, [r7, #0]
 80149be:	4413      	add	r3, r2
 80149c0:	781b      	ldrb	r3, [r3, #0]
 80149c2:	e010      	b.n	80149e6 <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 80149c4:	4b0c      	ldr	r3, [pc, #48]	; (80149f8 <tcp_getoptbyte+0x6c>)
 80149c6:	881b      	ldrh	r3, [r3, #0]
 80149c8:	1c5a      	adds	r2, r3, #1
 80149ca:	b291      	uxth	r1, r2
 80149cc:	4a0a      	ldr	r2, [pc, #40]	; (80149f8 <tcp_getoptbyte+0x6c>)
 80149ce:	8011      	strh	r1, [r2, #0]
 80149d0:	b2da      	uxtb	r2, r3
 80149d2:	4b0a      	ldr	r3, [pc, #40]	; (80149fc <tcp_getoptbyte+0x70>)
 80149d4:	881b      	ldrh	r3, [r3, #0]
 80149d6:	b2db      	uxtb	r3, r3
 80149d8:	1ad3      	subs	r3, r2, r3
 80149da:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 80149dc:	4b05      	ldr	r3, [pc, #20]	; (80149f4 <tcp_getoptbyte+0x68>)
 80149de:	681a      	ldr	r2, [r3, #0]
 80149e0:	79fb      	ldrb	r3, [r7, #7]
 80149e2:	4413      	add	r3, r2
 80149e4:	781b      	ldrb	r3, [r3, #0]
  }
}
 80149e6:	4618      	mov	r0, r3
 80149e8:	370c      	adds	r7, #12
 80149ea:	46bd      	mov	sp, r7
 80149ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149f0:	4770      	bx	lr
 80149f2:	bf00      	nop
 80149f4:	2000c81c 	.word	0x2000c81c
 80149f8:	2000c820 	.word	0x2000c820
 80149fc:	2000c81a 	.word	0x2000c81a
 8014a00:	2000c814 	.word	0x2000c814

08014a04 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8014a04:	b580      	push	{r7, lr}
 8014a06:	b084      	sub	sp, #16
 8014a08:	af00      	add	r7, sp, #0
 8014a0a:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014a0c:	4b2d      	ldr	r3, [pc, #180]	; (8014ac4 <tcp_parseopt+0xc0>)
 8014a0e:	881b      	ldrh	r3, [r3, #0]
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	d053      	beq.n	8014abc <tcp_parseopt+0xb8>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014a14:	4b2c      	ldr	r3, [pc, #176]	; (8014ac8 <tcp_parseopt+0xc4>)
 8014a16:	2200      	movs	r2, #0
 8014a18:	801a      	strh	r2, [r3, #0]
 8014a1a:	e043      	b.n	8014aa4 <tcp_parseopt+0xa0>
      u8_t opt = tcp_getoptbyte();
 8014a1c:	f7ff ffb6 	bl	801498c <tcp_getoptbyte>
 8014a20:	4603      	mov	r3, r0
 8014a22:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8014a24:	7bfb      	ldrb	r3, [r7, #15]
 8014a26:	2b01      	cmp	r3, #1
 8014a28:	d03c      	beq.n	8014aa4 <tcp_parseopt+0xa0>
 8014a2a:	2b02      	cmp	r3, #2
 8014a2c:	d002      	beq.n	8014a34 <tcp_parseopt+0x30>
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d03f      	beq.n	8014ab2 <tcp_parseopt+0xae>
 8014a32:	e026      	b.n	8014a82 <tcp_parseopt+0x7e>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8014a34:	f7ff ffaa 	bl	801498c <tcp_getoptbyte>
 8014a38:	4603      	mov	r3, r0
 8014a3a:	2b04      	cmp	r3, #4
 8014a3c:	d13b      	bne.n	8014ab6 <tcp_parseopt+0xb2>
 8014a3e:	4b22      	ldr	r3, [pc, #136]	; (8014ac8 <tcp_parseopt+0xc4>)
 8014a40:	881b      	ldrh	r3, [r3, #0]
 8014a42:	3302      	adds	r3, #2
 8014a44:	4a1f      	ldr	r2, [pc, #124]	; (8014ac4 <tcp_parseopt+0xc0>)
 8014a46:	8812      	ldrh	r2, [r2, #0]
 8014a48:	4293      	cmp	r3, r2
 8014a4a:	dc34      	bgt.n	8014ab6 <tcp_parseopt+0xb2>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 8014a4c:	f7ff ff9e 	bl	801498c <tcp_getoptbyte>
 8014a50:	4603      	mov	r3, r0
 8014a52:	b29b      	uxth	r3, r3
 8014a54:	021b      	lsls	r3, r3, #8
 8014a56:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 8014a58:	f7ff ff98 	bl	801498c <tcp_getoptbyte>
 8014a5c:	4603      	mov	r3, r0
 8014a5e:	b29a      	uxth	r2, r3
 8014a60:	89bb      	ldrh	r3, [r7, #12]
 8014a62:	4313      	orrs	r3, r2
 8014a64:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014a66:	89bb      	ldrh	r3, [r7, #12]
 8014a68:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8014a6c:	d804      	bhi.n	8014a78 <tcp_parseopt+0x74>
 8014a6e:	89bb      	ldrh	r3, [r7, #12]
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d001      	beq.n	8014a78 <tcp_parseopt+0x74>
 8014a74:	89ba      	ldrh	r2, [r7, #12]
 8014a76:	e001      	b.n	8014a7c <tcp_parseopt+0x78>
 8014a78:	f44f 7206 	mov.w	r2, #536	; 0x218
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	865a      	strh	r2, [r3, #50]	; 0x32
        break;
 8014a80:	e010      	b.n	8014aa4 <tcp_parseopt+0xa0>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 8014a82:	f7ff ff83 	bl	801498c <tcp_getoptbyte>
 8014a86:	4603      	mov	r3, r0
 8014a88:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 8014a8a:	7afb      	ldrb	r3, [r7, #11]
 8014a8c:	2b01      	cmp	r3, #1
 8014a8e:	d914      	bls.n	8014aba <tcp_parseopt+0xb6>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 8014a90:	7afb      	ldrb	r3, [r7, #11]
 8014a92:	b29a      	uxth	r2, r3
 8014a94:	4b0c      	ldr	r3, [pc, #48]	; (8014ac8 <tcp_parseopt+0xc4>)
 8014a96:	881b      	ldrh	r3, [r3, #0]
 8014a98:	4413      	add	r3, r2
 8014a9a:	b29b      	uxth	r3, r3
 8014a9c:	3b02      	subs	r3, #2
 8014a9e:	b29a      	uxth	r2, r3
 8014aa0:	4b09      	ldr	r3, [pc, #36]	; (8014ac8 <tcp_parseopt+0xc4>)
 8014aa2:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014aa4:	4b08      	ldr	r3, [pc, #32]	; (8014ac8 <tcp_parseopt+0xc4>)
 8014aa6:	881a      	ldrh	r2, [r3, #0]
 8014aa8:	4b06      	ldr	r3, [pc, #24]	; (8014ac4 <tcp_parseopt+0xc0>)
 8014aaa:	881b      	ldrh	r3, [r3, #0]
 8014aac:	429a      	cmp	r2, r3
 8014aae:	d3b5      	bcc.n	8014a1c <tcp_parseopt+0x18>
 8014ab0:	e004      	b.n	8014abc <tcp_parseopt+0xb8>
        return;
 8014ab2:	bf00      	nop
 8014ab4:	e002      	b.n	8014abc <tcp_parseopt+0xb8>
          return;
 8014ab6:	bf00      	nop
 8014ab8:	e000      	b.n	8014abc <tcp_parseopt+0xb8>
          return;
 8014aba:	bf00      	nop
      }
    }
  }
}
 8014abc:	3710      	adds	r7, #16
 8014abe:	46bd      	mov	sp, r7
 8014ac0:	bd80      	pop	{r7, pc}
 8014ac2:	bf00      	nop
 8014ac4:	2000c818 	.word	0x2000c818
 8014ac8:	2000c820 	.word	0x2000c820

08014acc <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014acc:	b480      	push	{r7}
 8014ace:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014ad0:	4b05      	ldr	r3, [pc, #20]	; (8014ae8 <tcp_trigger_input_pcb_close+0x1c>)
 8014ad2:	781b      	ldrb	r3, [r3, #0]
 8014ad4:	f043 0310 	orr.w	r3, r3, #16
 8014ad8:	b2da      	uxtb	r2, r3
 8014ada:	4b03      	ldr	r3, [pc, #12]	; (8014ae8 <tcp_trigger_input_pcb_close+0x1c>)
 8014adc:	701a      	strb	r2, [r3, #0]
}
 8014ade:	bf00      	nop
 8014ae0:	46bd      	mov	sp, r7
 8014ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ae6:	4770      	bx	lr
 8014ae8:	2000c831 	.word	0x2000c831

08014aec <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 8014aec:	b580      	push	{r7, lr}
 8014aee:	b086      	sub	sp, #24
 8014af0:	af00      	add	r7, sp, #0
 8014af2:	60f8      	str	r0, [r7, #12]
 8014af4:	607b      	str	r3, [r7, #4]
 8014af6:	460b      	mov	r3, r1
 8014af8:	817b      	strh	r3, [r7, #10]
 8014afa:	4613      	mov	r3, r2
 8014afc:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8014afe:	897a      	ldrh	r2, [r7, #10]
 8014b00:	893b      	ldrh	r3, [r7, #8]
 8014b02:	4413      	add	r3, r2
 8014b04:	b29b      	uxth	r3, r3
 8014b06:	3314      	adds	r3, #20
 8014b08:	b29b      	uxth	r3, r3
 8014b0a:	2200      	movs	r2, #0
 8014b0c:	4619      	mov	r1, r3
 8014b0e:	2001      	movs	r0, #1
 8014b10:	f7fb fb98 	bl	8010244 <pbuf_alloc>
 8014b14:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8014b16:	697b      	ldr	r3, [r7, #20]
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d057      	beq.n	8014bcc <tcp_output_alloc_header+0xe0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8014b1c:	697b      	ldr	r3, [r7, #20]
 8014b1e:	895b      	ldrh	r3, [r3, #10]
 8014b20:	461a      	mov	r2, r3
 8014b22:	897b      	ldrh	r3, [r7, #10]
 8014b24:	3314      	adds	r3, #20
 8014b26:	429a      	cmp	r2, r3
 8014b28:	da05      	bge.n	8014b36 <tcp_output_alloc_header+0x4a>
 8014b2a:	4b2b      	ldr	r3, [pc, #172]	; (8014bd8 <tcp_output_alloc_header+0xec>)
 8014b2c:	2273      	movs	r2, #115	; 0x73
 8014b2e:	492b      	ldr	r1, [pc, #172]	; (8014bdc <tcp_output_alloc_header+0xf0>)
 8014b30:	482b      	ldr	r0, [pc, #172]	; (8014be0 <tcp_output_alloc_header+0xf4>)
 8014b32:	f004 fbd5 	bl	80192e0 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8014b36:	697b      	ldr	r3, [r7, #20]
 8014b38:	685b      	ldr	r3, [r3, #4]
 8014b3a:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 8014b3c:	68fb      	ldr	r3, [r7, #12]
 8014b3e:	8adb      	ldrh	r3, [r3, #22]
 8014b40:	4618      	mov	r0, r3
 8014b42:	f7fa fcd7 	bl	800f4f4 <lwip_htons>
 8014b46:	4603      	mov	r3, r0
 8014b48:	461a      	mov	r2, r3
 8014b4a:	693b      	ldr	r3, [r7, #16]
 8014b4c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 8014b4e:	68fb      	ldr	r3, [r7, #12]
 8014b50:	8b1b      	ldrh	r3, [r3, #24]
 8014b52:	4618      	mov	r0, r3
 8014b54:	f7fa fcce 	bl	800f4f4 <lwip_htons>
 8014b58:	4603      	mov	r3, r0
 8014b5a:	461a      	mov	r2, r3
 8014b5c:	693b      	ldr	r3, [r7, #16]
 8014b5e:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8014b60:	693b      	ldr	r3, [r7, #16]
 8014b62:	687a      	ldr	r2, [r7, #4]
 8014b64:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014b6a:	4618      	mov	r0, r3
 8014b6c:	f7fa fcd0 	bl	800f510 <lwip_htonl>
 8014b70:	4602      	mov	r2, r0
 8014b72:	693b      	ldr	r3, [r7, #16]
 8014b74:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 8014b76:	897b      	ldrh	r3, [r7, #10]
 8014b78:	089b      	lsrs	r3, r3, #2
 8014b7a:	b29b      	uxth	r3, r3
 8014b7c:	3305      	adds	r3, #5
 8014b7e:	b29b      	uxth	r3, r3
 8014b80:	031b      	lsls	r3, r3, #12
 8014b82:	b29b      	uxth	r3, r3
 8014b84:	f043 0310 	orr.w	r3, r3, #16
 8014b88:	b29b      	uxth	r3, r3
 8014b8a:	4618      	mov	r0, r3
 8014b8c:	f7fa fcb2 	bl	800f4f4 <lwip_htons>
 8014b90:	4603      	mov	r3, r0
 8014b92:	461a      	mov	r2, r3
 8014b94:	693b      	ldr	r3, [r7, #16]
 8014b96:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8014b98:	68fb      	ldr	r3, [r7, #12]
 8014b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8014b9c:	4618      	mov	r0, r3
 8014b9e:	f7fa fca9 	bl	800f4f4 <lwip_htons>
 8014ba2:	4603      	mov	r3, r0
 8014ba4:	461a      	mov	r2, r3
 8014ba6:	693b      	ldr	r3, [r7, #16]
 8014ba8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8014baa:	693b      	ldr	r3, [r7, #16]
 8014bac:	2200      	movs	r2, #0
 8014bae:	741a      	strb	r2, [r3, #16]
 8014bb0:	2200      	movs	r2, #0
 8014bb2:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8014bb4:	693b      	ldr	r3, [r7, #16]
 8014bb6:	2200      	movs	r2, #0
 8014bb8:	749a      	strb	r2, [r3, #18]
 8014bba:	2200      	movs	r2, #0
 8014bbc:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8014bbe:	68fb      	ldr	r3, [r7, #12]
 8014bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014bc2:	68fa      	ldr	r2, [r7, #12]
 8014bc4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8014bc6:	441a      	add	r2, r3
 8014bc8:	68fb      	ldr	r3, [r7, #12]
 8014bca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8014bcc:	697b      	ldr	r3, [r7, #20]
}
 8014bce:	4618      	mov	r0, r3
 8014bd0:	3718      	adds	r7, #24
 8014bd2:	46bd      	mov	sp, r7
 8014bd4:	bd80      	pop	{r7, pc}
 8014bd6:	bf00      	nop
 8014bd8:	0801c168 	.word	0x0801c168
 8014bdc:	0801c1c0 	.word	0x0801c1c0
 8014be0:	0801c1f0 	.word	0x0801c1f0

08014be4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8014be4:	b590      	push	{r4, r7, lr}
 8014be6:	b085      	sub	sp, #20
 8014be8:	af00      	add	r7, sp, #0
 8014bea:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	d02d      	beq.n	8014c50 <tcp_send_fin+0x6c>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014bf8:	60fb      	str	r3, [r7, #12]
 8014bfa:	e002      	b.n	8014c02 <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	681b      	ldr	r3, [r3, #0]
 8014c00:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	681b      	ldr	r3, [r3, #0]
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d1f8      	bne.n	8014bfc <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8014c0a:	68fb      	ldr	r3, [r7, #12]
 8014c0c:	68db      	ldr	r3, [r3, #12]
 8014c0e:	899b      	ldrh	r3, [r3, #12]
 8014c10:	b29b      	uxth	r3, r3
 8014c12:	4618      	mov	r0, r3
 8014c14:	f7fa fc6e 	bl	800f4f4 <lwip_htons>
 8014c18:	4603      	mov	r3, r0
 8014c1a:	f003 0307 	and.w	r3, r3, #7
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d116      	bne.n	8014c50 <tcp_send_fin+0x6c>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8014c22:	68fb      	ldr	r3, [r7, #12]
 8014c24:	68db      	ldr	r3, [r3, #12]
 8014c26:	899b      	ldrh	r3, [r3, #12]
 8014c28:	b29c      	uxth	r4, r3
 8014c2a:	2001      	movs	r0, #1
 8014c2c:	f7fa fc62 	bl	800f4f4 <lwip_htons>
 8014c30:	4603      	mov	r3, r0
 8014c32:	461a      	mov	r2, r3
 8014c34:	68fb      	ldr	r3, [r7, #12]
 8014c36:	68db      	ldr	r3, [r3, #12]
 8014c38:	4322      	orrs	r2, r4
 8014c3a:	b292      	uxth	r2, r2
 8014c3c:	819a      	strh	r2, [r3, #12]
      pcb->flags |= TF_FIN;
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	7e9b      	ldrb	r3, [r3, #26]
 8014c42:	f043 0320 	orr.w	r3, r3, #32
 8014c46:	b2da      	uxtb	r2, r3
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 8014c4c:	2300      	movs	r3, #0
 8014c4e:	e004      	b.n	8014c5a <tcp_send_fin+0x76>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8014c50:	2101      	movs	r1, #1
 8014c52:	6878      	ldr	r0, [r7, #4]
 8014c54:	f000 fcc0 	bl	80155d8 <tcp_enqueue_flags>
 8014c58:	4603      	mov	r3, r0
}
 8014c5a:	4618      	mov	r0, r3
 8014c5c:	3714      	adds	r7, #20
 8014c5e:	46bd      	mov	sp, r7
 8014c60:	bd90      	pop	{r4, r7, pc}
	...

08014c64 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 8014c64:	b590      	push	{r4, r7, lr}
 8014c66:	b087      	sub	sp, #28
 8014c68:	af00      	add	r7, sp, #0
 8014c6a:	60f8      	str	r0, [r7, #12]
 8014c6c:	60b9      	str	r1, [r7, #8]
 8014c6e:	603b      	str	r3, [r7, #0]
 8014c70:	4613      	mov	r3, r2
 8014c72:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8014c74:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014c78:	009b      	lsls	r3, r3, #2
 8014c7a:	b2db      	uxtb	r3, r3
 8014c7c:	f003 0304 	and.w	r3, r3, #4
 8014c80:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8014c82:	2003      	movs	r0, #3
 8014c84:	f7fb f842 	bl	800fd0c <memp_malloc>
 8014c88:	6138      	str	r0, [r7, #16]
 8014c8a:	693b      	ldr	r3, [r7, #16]
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d104      	bne.n	8014c9a <tcp_create_segment+0x36>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8014c90:	68b8      	ldr	r0, [r7, #8]
 8014c92:	f7fb fe49 	bl	8010928 <pbuf_free>
    return NULL;
 8014c96:	2300      	movs	r3, #0
 8014c98:	e061      	b.n	8014d5e <tcp_create_segment+0xfa>
  }
  seg->flags = optflags;
 8014c9a:	693b      	ldr	r3, [r7, #16]
 8014c9c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8014ca0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8014ca2:	693b      	ldr	r3, [r7, #16]
 8014ca4:	2200      	movs	r2, #0
 8014ca6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014ca8:	693b      	ldr	r3, [r7, #16]
 8014caa:	68ba      	ldr	r2, [r7, #8]
 8014cac:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8014cae:	68bb      	ldr	r3, [r7, #8]
 8014cb0:	891a      	ldrh	r2, [r3, #8]
 8014cb2:	7dfb      	ldrb	r3, [r7, #23]
 8014cb4:	b29b      	uxth	r3, r3
 8014cb6:	429a      	cmp	r2, r3
 8014cb8:	d205      	bcs.n	8014cc6 <tcp_create_segment+0x62>
 8014cba:	4b2b      	ldr	r3, [pc, #172]	; (8014d68 <tcp_create_segment+0x104>)
 8014cbc:	22ba      	movs	r2, #186	; 0xba
 8014cbe:	492b      	ldr	r1, [pc, #172]	; (8014d6c <tcp_create_segment+0x108>)
 8014cc0:	482b      	ldr	r0, [pc, #172]	; (8014d70 <tcp_create_segment+0x10c>)
 8014cc2:	f004 fb0d 	bl	80192e0 <iprintf>
  seg->len = p->tot_len - optlen;
 8014cc6:	68bb      	ldr	r3, [r7, #8]
 8014cc8:	891a      	ldrh	r2, [r3, #8]
 8014cca:	7dfb      	ldrb	r3, [r7, #23]
 8014ccc:	b29b      	uxth	r3, r3
 8014cce:	1ad3      	subs	r3, r2, r3
 8014cd0:	b29a      	uxth	r2, r3
 8014cd2:	693b      	ldr	r3, [r7, #16]
 8014cd4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 8014cd6:	2114      	movs	r1, #20
 8014cd8:	68b8      	ldr	r0, [r7, #8]
 8014cda:	f7fb fe01 	bl	80108e0 <pbuf_header>
 8014cde:	4603      	mov	r3, r0
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d004      	beq.n	8014cee <tcp_create_segment+0x8a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014ce4:	6938      	ldr	r0, [r7, #16]
 8014ce6:	f7fd f938 	bl	8011f5a <tcp_seg_free>
    return NULL;
 8014cea:	2300      	movs	r3, #0
 8014cec:	e037      	b.n	8014d5e <tcp_create_segment+0xfa>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8014cee:	693b      	ldr	r3, [r7, #16]
 8014cf0:	685b      	ldr	r3, [r3, #4]
 8014cf2:	685a      	ldr	r2, [r3, #4]
 8014cf4:	693b      	ldr	r3, [r7, #16]
 8014cf6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014cf8:	68fb      	ldr	r3, [r7, #12]
 8014cfa:	8ada      	ldrh	r2, [r3, #22]
 8014cfc:	693b      	ldr	r3, [r7, #16]
 8014cfe:	68dc      	ldr	r4, [r3, #12]
 8014d00:	4610      	mov	r0, r2
 8014d02:	f7fa fbf7 	bl	800f4f4 <lwip_htons>
 8014d06:	4603      	mov	r3, r0
 8014d08:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8014d0a:	68fb      	ldr	r3, [r7, #12]
 8014d0c:	8b1a      	ldrh	r2, [r3, #24]
 8014d0e:	693b      	ldr	r3, [r7, #16]
 8014d10:	68dc      	ldr	r4, [r3, #12]
 8014d12:	4610      	mov	r0, r2
 8014d14:	f7fa fbee 	bl	800f4f4 <lwip_htons>
 8014d18:	4603      	mov	r3, r0
 8014d1a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014d1c:	693b      	ldr	r3, [r7, #16]
 8014d1e:	68dc      	ldr	r4, [r3, #12]
 8014d20:	6838      	ldr	r0, [r7, #0]
 8014d22:	f7fa fbf5 	bl	800f510 <lwip_htonl>
 8014d26:	4603      	mov	r3, r0
 8014d28:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 8014d2a:	7dfb      	ldrb	r3, [r7, #23]
 8014d2c:	089b      	lsrs	r3, r3, #2
 8014d2e:	b2db      	uxtb	r3, r3
 8014d30:	b29b      	uxth	r3, r3
 8014d32:	3305      	adds	r3, #5
 8014d34:	b29b      	uxth	r3, r3
 8014d36:	031b      	lsls	r3, r3, #12
 8014d38:	b29a      	uxth	r2, r3
 8014d3a:	79fb      	ldrb	r3, [r7, #7]
 8014d3c:	b29b      	uxth	r3, r3
 8014d3e:	4313      	orrs	r3, r2
 8014d40:	b29a      	uxth	r2, r3
 8014d42:	693b      	ldr	r3, [r7, #16]
 8014d44:	68dc      	ldr	r4, [r3, #12]
 8014d46:	4610      	mov	r0, r2
 8014d48:	f7fa fbd4 	bl	800f4f4 <lwip_htons>
 8014d4c:	4603      	mov	r3, r0
 8014d4e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8014d50:	693b      	ldr	r3, [r7, #16]
 8014d52:	68db      	ldr	r3, [r3, #12]
 8014d54:	2200      	movs	r2, #0
 8014d56:	749a      	strb	r2, [r3, #18]
 8014d58:	2200      	movs	r2, #0
 8014d5a:	74da      	strb	r2, [r3, #19]
  return seg;
 8014d5c:	693b      	ldr	r3, [r7, #16]
}
 8014d5e:	4618      	mov	r0, r3
 8014d60:	371c      	adds	r7, #28
 8014d62:	46bd      	mov	sp, r7
 8014d64:	bd90      	pop	{r4, r7, pc}
 8014d66:	bf00      	nop
 8014d68:	0801c168 	.word	0x0801c168
 8014d6c:	0801c218 	.word	0x0801c218
 8014d70:	0801c1f0 	.word	0x0801c1f0

08014d74 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8014d74:	b580      	push	{r7, lr}
 8014d76:	b086      	sub	sp, #24
 8014d78:	af00      	add	r7, sp, #0
 8014d7a:	607b      	str	r3, [r7, #4]
 8014d7c:	4603      	mov	r3, r0
 8014d7e:	73fb      	strb	r3, [r7, #15]
 8014d80:	460b      	mov	r3, r1
 8014d82:	81bb      	strh	r3, [r7, #12]
 8014d84:	4613      	mov	r3, r2
 8014d86:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8014d88:	89bb      	ldrh	r3, [r7, #12]
 8014d8a:	82fb      	strh	r3, [r7, #22]
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8014d8c:	89ba      	ldrh	r2, [r7, #12]
 8014d8e:	897b      	ldrh	r3, [r7, #10]
 8014d90:	429a      	cmp	r2, r3
 8014d92:	d221      	bcs.n	8014dd8 <tcp_pbuf_prealloc+0x64>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014d94:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8014d98:	f003 0302 	and.w	r3, r3, #2
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d111      	bne.n	8014dc4 <tcp_pbuf_prealloc+0x50>
        (!(pcb->flags & TF_NODELAY) &&
 8014da0:	6a3b      	ldr	r3, [r7, #32]
 8014da2:	7e9b      	ldrb	r3, [r3, #26]
 8014da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014da8:	2b00      	cmp	r3, #0
 8014daa:	d115      	bne.n	8014dd8 <tcp_pbuf_prealloc+0x64>
        (!(pcb->flags & TF_NODELAY) &&
 8014dac:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	d007      	beq.n	8014dc4 <tcp_pbuf_prealloc+0x50>
         (!first_seg ||
          pcb->unsent != NULL ||
 8014db4:	6a3b      	ldr	r3, [r7, #32]
 8014db6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
         (!first_seg ||
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d103      	bne.n	8014dc4 <tcp_pbuf_prealloc+0x50>
          pcb->unacked != NULL))) {
 8014dbc:	6a3b      	ldr	r3, [r7, #32]
 8014dbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
          pcb->unsent != NULL ||
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	d009      	beq.n	8014dd8 <tcp_pbuf_prealloc+0x64>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8014dc4:	89bb      	ldrh	r3, [r7, #12]
 8014dc6:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8014dca:	f023 0203 	bic.w	r2, r3, #3
 8014dce:	897b      	ldrh	r3, [r7, #10]
 8014dd0:	4293      	cmp	r3, r2
 8014dd2:	bf28      	it	cs
 8014dd4:	4613      	movcs	r3, r2
 8014dd6:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8014dd8:	8af9      	ldrh	r1, [r7, #22]
 8014dda:	7bfb      	ldrb	r3, [r7, #15]
 8014ddc:	2200      	movs	r2, #0
 8014dde:	4618      	mov	r0, r3
 8014de0:	f7fb fa30 	bl	8010244 <pbuf_alloc>
 8014de4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014de6:	693b      	ldr	r3, [r7, #16]
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d101      	bne.n	8014df0 <tcp_pbuf_prealloc+0x7c>
    return NULL;
 8014dec:	2300      	movs	r3, #0
 8014dee:	e019      	b.n	8014e24 <tcp_pbuf_prealloc+0xb0>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8014df0:	693b      	ldr	r3, [r7, #16]
 8014df2:	681b      	ldr	r3, [r3, #0]
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	d006      	beq.n	8014e06 <tcp_pbuf_prealloc+0x92>
 8014df8:	4b0c      	ldr	r3, [pc, #48]	; (8014e2c <tcp_pbuf_prealloc+0xb8>)
 8014dfa:	f44f 7288 	mov.w	r2, #272	; 0x110
 8014dfe:	490c      	ldr	r1, [pc, #48]	; (8014e30 <tcp_pbuf_prealloc+0xbc>)
 8014e00:	480c      	ldr	r0, [pc, #48]	; (8014e34 <tcp_pbuf_prealloc+0xc0>)
 8014e02:	f004 fa6d 	bl	80192e0 <iprintf>
  *oversize = p->len - length;
 8014e06:	693b      	ldr	r3, [r7, #16]
 8014e08:	895a      	ldrh	r2, [r3, #10]
 8014e0a:	89bb      	ldrh	r3, [r7, #12]
 8014e0c:	1ad3      	subs	r3, r2, r3
 8014e0e:	b29a      	uxth	r2, r3
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8014e14:	693b      	ldr	r3, [r7, #16]
 8014e16:	89ba      	ldrh	r2, [r7, #12]
 8014e18:	811a      	strh	r2, [r3, #8]
 8014e1a:	693b      	ldr	r3, [r7, #16]
 8014e1c:	891a      	ldrh	r2, [r3, #8]
 8014e1e:	693b      	ldr	r3, [r7, #16]
 8014e20:	815a      	strh	r2, [r3, #10]
  return p;
 8014e22:	693b      	ldr	r3, [r7, #16]
}
 8014e24:	4618      	mov	r0, r3
 8014e26:	3718      	adds	r7, #24
 8014e28:	46bd      	mov	sp, r7
 8014e2a:	bd80      	pop	{r7, pc}
 8014e2c:	0801c168 	.word	0x0801c168
 8014e30:	0801c230 	.word	0x0801c230
 8014e34:	0801c1f0 	.word	0x0801c1f0

08014e38 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8014e38:	b580      	push	{r7, lr}
 8014e3a:	b082      	sub	sp, #8
 8014e3c:	af00      	add	r7, sp, #0
 8014e3e:	6078      	str	r0, [r7, #4]
 8014e40:	460b      	mov	r3, r1
 8014e42:	807b      	strh	r3, [r7, #2]
  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	7d1b      	ldrb	r3, [r3, #20]
 8014e48:	2b04      	cmp	r3, #4
 8014e4a:	d00e      	beq.n	8014e6a <tcp_write_checks+0x32>
      (pcb->state != CLOSE_WAIT) &&
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8014e50:	2b07      	cmp	r3, #7
 8014e52:	d00a      	beq.n	8014e6a <tcp_write_checks+0x32>
      (pcb->state != SYN_SENT) &&
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8014e58:	2b02      	cmp	r3, #2
 8014e5a:	d006      	beq.n	8014e6a <tcp_write_checks+0x32>
      (pcb->state != SYN_RCVD)) {
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8014e60:	2b03      	cmp	r3, #3
 8014e62:	d002      	beq.n	8014e6a <tcp_write_checks+0x32>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8014e64:	f06f 030a 	mvn.w	r3, #10
 8014e68:	e04f      	b.n	8014f0a <tcp_write_checks+0xd2>
  } else if (len == 0) {
 8014e6a:	887b      	ldrh	r3, [r7, #2]
 8014e6c:	2b00      	cmp	r3, #0
 8014e6e:	d101      	bne.n	8014e74 <tcp_write_checks+0x3c>
    return ERR_OK;
 8014e70:	2300      	movs	r3, #0
 8014e72:	e04a      	b.n	8014f0a <tcp_write_checks+0xd2>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014e7a:	887a      	ldrh	r2, [r7, #2]
 8014e7c:	429a      	cmp	r2, r3
 8014e7e:	d909      	bls.n	8014e94 <tcp_write_checks+0x5c>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
      len, pcb->snd_buf));
    pcb->flags |= TF_NAGLEMEMERR;
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	7e9b      	ldrb	r3, [r3, #26]
 8014e84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8014e88:	b2da      	uxtb	r2, r3
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8014e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8014e92:	e03a      	b.n	8014f0a <tcp_write_checks+0xd2>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if ((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014e9a:	2b08      	cmp	r3, #8
 8014e9c:	d806      	bhi.n	8014eac <tcp_write_checks+0x74>
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014ea4:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8014ea8:	4293      	cmp	r3, r2
 8014eaa:	d909      	bls.n	8014ec0 <tcp_write_checks+0x88>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
      pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	7e9b      	ldrb	r3, [r3, #26]
 8014eb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8014eb4:	b2da      	uxtb	r2, r3
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8014eba:	f04f 33ff 	mov.w	r3, #4294967295
 8014ebe:	e024      	b.n	8014f0a <tcp_write_checks+0xd2>
  }
  if (pcb->snd_queuelen != 0) {
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	d00f      	beq.n	8014eea <tcp_write_checks+0xb2>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d11a      	bne.n	8014f08 <tcp_write_checks+0xd0>
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d116      	bne.n	8014f08 <tcp_write_checks+0xd0>
 8014eda:	4b0e      	ldr	r3, [pc, #56]	; (8014f14 <tcp_write_checks+0xdc>)
 8014edc:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8014ee0:	490d      	ldr	r1, [pc, #52]	; (8014f18 <tcp_write_checks+0xe0>)
 8014ee2:	480e      	ldr	r0, [pc, #56]	; (8014f1c <tcp_write_checks+0xe4>)
 8014ee4:	f004 f9fc 	bl	80192e0 <iprintf>
 8014ee8:	e00e      	b.n	8014f08 <tcp_write_checks+0xd0>
      pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d103      	bne.n	8014efa <tcp_write_checks+0xc2>
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d006      	beq.n	8014f08 <tcp_write_checks+0xd0>
 8014efa:	4b06      	ldr	r3, [pc, #24]	; (8014f14 <tcp_write_checks+0xdc>)
 8014efc:	f240 1259 	movw	r2, #345	; 0x159
 8014f00:	4907      	ldr	r1, [pc, #28]	; (8014f20 <tcp_write_checks+0xe8>)
 8014f02:	4806      	ldr	r0, [pc, #24]	; (8014f1c <tcp_write_checks+0xe4>)
 8014f04:	f004 f9ec 	bl	80192e0 <iprintf>
      pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8014f08:	2300      	movs	r3, #0
}
 8014f0a:	4618      	mov	r0, r3
 8014f0c:	3708      	adds	r7, #8
 8014f0e:	46bd      	mov	sp, r7
 8014f10:	bd80      	pop	{r7, pc}
 8014f12:	bf00      	nop
 8014f14:	0801c168 	.word	0x0801c168
 8014f18:	0801c244 	.word	0x0801c244
 8014f1c:	0801c1f0 	.word	0x0801c1f0
 8014f20:	0801c280 	.word	0x0801c280

08014f24 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8014f24:	b590      	push	{r4, r7, lr}
 8014f26:	b09b      	sub	sp, #108	; 0x6c
 8014f28:	af04      	add	r7, sp, #16
 8014f2a:	60f8      	str	r0, [r7, #12]
 8014f2c:	60b9      	str	r1, [r7, #8]
 8014f2e:	4611      	mov	r1, r2
 8014f30:	461a      	mov	r2, r3
 8014f32:	460b      	mov	r3, r1
 8014f34:	80fb      	strh	r3, [r7, #6]
 8014f36:	4613      	mov	r3, r2
 8014f38:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8014f3a:	2300      	movs	r3, #0
 8014f3c:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8014f3e:	2300      	movs	r3, #0
 8014f40:	653b      	str	r3, [r7, #80]	; 0x50
 8014f42:	2300      	movs	r3, #0
 8014f44:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014f46:	2300      	movs	r3, #0
 8014f48:	64bb      	str	r3, [r7, #72]	; 0x48
 8014f4a:	2300      	movs	r3, #0
 8014f4c:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8014f4e:	2300      	movs	r3, #0
 8014f50:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen = 0;
 8014f54:	2300      	movs	r3, #0
 8014f56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  u8_t optflags = 0;
 8014f5a:	2300      	movs	r3, #0
 8014f5c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8014f60:	2300      	movs	r3, #0
 8014f62:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8014f64:	2300      	movs	r3, #0
 8014f66:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8014f68:	2300      	movs	r3, #0
 8014f6a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u8_t concat_chksum_swapped = 0;
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  /* don't allocate segments bigger than half the maximum window we ever received */
  u16_t mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max/2));
 8014f6c:	68fb      	ldr	r3, [r7, #12]
 8014f6e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014f72:	085b      	lsrs	r3, r3, #1
 8014f74:	b29a      	uxth	r2, r3
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014f7a:	4293      	cmp	r3, r2
 8014f7c:	bf28      	it	cs
 8014f7e:	4613      	movcs	r3, r2
 8014f80:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8014f82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014f84:	2b00      	cmp	r3, #0
 8014f86:	d102      	bne.n	8014f8e <tcp_write+0x6a>
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014f8c:	e000      	b.n	8014f90 <tcp_write+0x6c>
 8014f8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014f90:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
    (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8014f92:	68bb      	ldr	r3, [r7, #8]
 8014f94:	2b00      	cmp	r3, #0
 8014f96:	d109      	bne.n	8014fac <tcp_write+0x88>
 8014f98:	4b92      	ldr	r3, [pc, #584]	; (80151e4 <tcp_write+0x2c0>)
 8014f9a:	f44f 72c9 	mov.w	r2, #402	; 0x192
 8014f9e:	4992      	ldr	r1, [pc, #584]	; (80151e8 <tcp_write+0x2c4>)
 8014fa0:	4892      	ldr	r0, [pc, #584]	; (80151ec <tcp_write+0x2c8>)
 8014fa2:	f004 f99d 	bl	80192e0 <iprintf>
 8014fa6:	f06f 030f 	mvn.w	r3, #15
 8014faa:	e30a      	b.n	80155c2 <tcp_write+0x69e>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8014fac:	88fb      	ldrh	r3, [r7, #6]
 8014fae:	4619      	mov	r1, r3
 8014fb0:	68f8      	ldr	r0, [r7, #12]
 8014fb2:	f7ff ff41 	bl	8014e38 <tcp_write_checks>
 8014fb6:	4603      	mov	r3, r0
 8014fb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8014fbc:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d002      	beq.n	8014fca <tcp_write+0xa6>
    return err;
 8014fc4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014fc8:	e2fb      	b.n	80155c2 <tcp_write+0x69e>
  }
  queuelen = pcb->snd_queuelen;
 8014fca:	68fb      	ldr	r3, [r7, #12]
 8014fcc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014fd0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8014fd4:	68fb      	ldr	r3, [r7, #12]
 8014fd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	f000 80f5 	beq.w	80151c8 <tcp_write+0x2a4>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014fde:	68fb      	ldr	r3, [r7, #12]
 8014fe0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014fe2:	653b      	str	r3, [r7, #80]	; 0x50
 8014fe4:	e002      	b.n	8014fec <tcp_write+0xc8>
         last_unsent = last_unsent->next);
 8014fe6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014fe8:	681b      	ldr	r3, [r3, #0]
 8014fea:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014fec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014fee:	681b      	ldr	r3, [r3, #0]
 8014ff0:	2b00      	cmp	r3, #0
 8014ff2:	d1f8      	bne.n	8014fe6 <tcp_write+0xc2>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH(last_unsent->flags);
 8014ff4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014ff6:	7a9b      	ldrb	r3, [r3, #10]
 8014ff8:	009b      	lsls	r3, r3, #2
 8014ffa:	b29b      	uxth	r3, r3
 8014ffc:	f003 0304 	and.w	r3, r3, #4
 8015000:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8015002:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8015004:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015006:	891b      	ldrh	r3, [r3, #8]
 8015008:	4619      	mov	r1, r3
 801500a:	8c3b      	ldrh	r3, [r7, #32]
 801500c:	440b      	add	r3, r1
 801500e:	429a      	cmp	r2, r3
 8015010:	da06      	bge.n	8015020 <tcp_write+0xfc>
 8015012:	4b74      	ldr	r3, [pc, #464]	; (80151e4 <tcp_write+0x2c0>)
 8015014:	f240 12c7 	movw	r2, #455	; 0x1c7
 8015018:	4975      	ldr	r1, [pc, #468]	; (80151f0 <tcp_write+0x2cc>)
 801501a:	4874      	ldr	r0, [pc, #464]	; (80151ec <tcp_write+0x2c8>)
 801501c:	f004 f960 	bl	80192e0 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8015020:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015022:	891a      	ldrh	r2, [r3, #8]
 8015024:	8c3b      	ldrh	r3, [r7, #32]
 8015026:	4413      	add	r3, r2
 8015028:	b29b      	uxth	r3, r3
 801502a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801502c:	1ad3      	subs	r3, r2, r3
 801502e:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8015036:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8015038:	8a7b      	ldrh	r3, [r7, #18]
 801503a:	2b00      	cmp	r3, #0
 801503c:	d027      	beq.n	801508e <tcp_write+0x16a>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801503e:	8a7b      	ldrh	r3, [r7, #18]
 8015040:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015042:	429a      	cmp	r2, r3
 8015044:	d206      	bcs.n	8015054 <tcp_write+0x130>
 8015046:	4b67      	ldr	r3, [pc, #412]	; (80151e4 <tcp_write+0x2c0>)
 8015048:	f240 12d9 	movw	r2, #473	; 0x1d9
 801504c:	4969      	ldr	r1, [pc, #420]	; (80151f4 <tcp_write+0x2d0>)
 801504e:	4867      	ldr	r0, [pc, #412]	; (80151ec <tcp_write+0x2c8>)
 8015050:	f004 f946 	bl	80192e0 <iprintf>
      seg = last_unsent;
 8015054:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015056:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8015058:	8a7b      	ldrh	r3, [r7, #18]
 801505a:	88fa      	ldrh	r2, [r7, #6]
 801505c:	429a      	cmp	r2, r3
 801505e:	d901      	bls.n	8015064 <tcp_write+0x140>
 8015060:	8a7b      	ldrh	r3, [r7, #18]
 8015062:	e000      	b.n	8015066 <tcp_write+0x142>
 8015064:	88fb      	ldrh	r3, [r7, #6]
 8015066:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015068:	4293      	cmp	r3, r2
 801506a:	bfa8      	it	ge
 801506c:	4613      	movge	r3, r2
 801506e:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8015070:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015074:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015076:	4413      	add	r3, r2
 8015078:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 801507c:	8a7a      	ldrh	r2, [r7, #18]
 801507e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015080:	1ad3      	subs	r3, r2, r3
 8015082:	b29b      	uxth	r3, r3
 8015084:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8015086:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015088:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801508a:	1ad3      	subs	r3, r2, r3
 801508c:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801508e:	8a7b      	ldrh	r3, [r7, #18]
 8015090:	2b00      	cmp	r3, #0
 8015092:	d00b      	beq.n	80150ac <tcp_write+0x188>
 8015094:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015098:	88fb      	ldrh	r3, [r7, #6]
 801509a:	429a      	cmp	r2, r3
 801509c:	d006      	beq.n	80150ac <tcp_write+0x188>
 801509e:	4b51      	ldr	r3, [pc, #324]	; (80151e4 <tcp_write+0x2c0>)
 80150a0:	f240 12e1 	movw	r2, #481	; 0x1e1
 80150a4:	4954      	ldr	r1, [pc, #336]	; (80151f8 <tcp_write+0x2d4>)
 80150a6:	4851      	ldr	r0, [pc, #324]	; (80151ec <tcp_write+0x2c8>)
 80150a8:	f004 f91a 	bl	80192e0 <iprintf>
     *
     * We don't extend segments containing SYN/FIN flags or options
     * (len==0). The new pbuf is kept in concat_p and pbuf_cat'ed at
     * the end.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 80150ac:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80150b0:	88fb      	ldrh	r3, [r7, #6]
 80150b2:	429a      	cmp	r2, r3
 80150b4:	f080 8168 	bcs.w	8015388 <tcp_write+0x464>
 80150b8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80150ba:	2b00      	cmp	r3, #0
 80150bc:	f000 8164 	beq.w	8015388 <tcp_write+0x464>
 80150c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150c2:	891b      	ldrh	r3, [r3, #8]
 80150c4:	2b00      	cmp	r3, #0
 80150c6:	f000 815f 	beq.w	8015388 <tcp_write+0x464>
      u16_t seglen = LWIP_MIN(space, len - pos);
 80150ca:	88fa      	ldrh	r2, [r7, #6]
 80150cc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80150d0:	1ad2      	subs	r2, r2, r3
 80150d2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80150d4:	4293      	cmp	r3, r2
 80150d6:	bfa8      	it	ge
 80150d8:	4613      	movge	r3, r2
 80150da:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 80150dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150de:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 80150e0:	797b      	ldrb	r3, [r7, #5]
 80150e2:	f003 0301 	and.w	r3, r3, #1
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d027      	beq.n	801513a <tcp_write+0x216>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 80150ea:	f107 0012 	add.w	r0, r7, #18
 80150ee:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80150f0:	8bf9      	ldrh	r1, [r7, #30]
 80150f2:	2301      	movs	r3, #1
 80150f4:	9302      	str	r3, [sp, #8]
 80150f6:	797b      	ldrb	r3, [r7, #5]
 80150f8:	9301      	str	r3, [sp, #4]
 80150fa:	68fb      	ldr	r3, [r7, #12]
 80150fc:	9300      	str	r3, [sp, #0]
 80150fe:	4603      	mov	r3, r0
 8015100:	2004      	movs	r0, #4
 8015102:	f7ff fe37 	bl	8014d74 <tcp_pbuf_prealloc>
 8015106:	6578      	str	r0, [r7, #84]	; 0x54
 8015108:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801510a:	2b00      	cmp	r3, #0
 801510c:	f000 8227 	beq.w	801555e <tcp_write+0x63a>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t*)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8015110:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015112:	6858      	ldr	r0, [r3, #4]
 8015114:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015118:	68ba      	ldr	r2, [r7, #8]
 801511a:	4413      	add	r3, r2
 801511c:	8bfa      	ldrh	r2, [r7, #30]
 801511e:	4619      	mov	r1, r3
 8015120:	f004 f8cb 	bl	80192ba <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8015124:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8015126:	f7fb fc99 	bl	8010a5c <pbuf_clen>
 801512a:	4603      	mov	r3, r0
 801512c:	461a      	mov	r2, r3
 801512e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8015132:	4413      	add	r3, r2
 8015134:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8015138:	e03f      	b.n	80151ba <tcp_write+0x296>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801513a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801513c:	685b      	ldr	r3, [r3, #4]
 801513e:	637b      	str	r3, [r7, #52]	; 0x34
 8015140:	e002      	b.n	8015148 <tcp_write+0x224>
 8015142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015144:	681b      	ldr	r3, [r3, #0]
 8015146:	637b      	str	r3, [r7, #52]	; 0x34
 8015148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801514a:	681b      	ldr	r3, [r3, #0]
 801514c:	2b00      	cmp	r3, #0
 801514e:	d1f8      	bne.n	8015142 <tcp_write+0x21e>
        if (p->type == PBUF_ROM && (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8015150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015152:	7b1b      	ldrb	r3, [r3, #12]
 8015154:	2b01      	cmp	r3, #1
 8015156:	d115      	bne.n	8015184 <tcp_write+0x260>
 8015158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801515a:	685b      	ldr	r3, [r3, #4]
 801515c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801515e:	8952      	ldrh	r2, [r2, #10]
 8015160:	4413      	add	r3, r2
 8015162:	68ba      	ldr	r2, [r7, #8]
 8015164:	429a      	cmp	r2, r3
 8015166:	d10d      	bne.n	8015184 <tcp_write+0x260>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8015168:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801516c:	2b00      	cmp	r3, #0
 801516e:	d006      	beq.n	801517e <tcp_write+0x25a>
 8015170:	4b1c      	ldr	r3, [pc, #112]	; (80151e4 <tcp_write+0x2c0>)
 8015172:	f44f 7203 	mov.w	r2, #524	; 0x20c
 8015176:	4921      	ldr	r1, [pc, #132]	; (80151fc <tcp_write+0x2d8>)
 8015178:	481c      	ldr	r0, [pc, #112]	; (80151ec <tcp_write+0x2c8>)
 801517a:	f004 f8b1 	bl	80192e0 <iprintf>
          extendlen = seglen;
 801517e:	8bfb      	ldrh	r3, [r7, #30]
 8015180:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8015182:	e01a      	b.n	80151ba <tcp_write+0x296>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8015184:	8bfb      	ldrh	r3, [r7, #30]
 8015186:	2201      	movs	r2, #1
 8015188:	4619      	mov	r1, r3
 801518a:	2004      	movs	r0, #4
 801518c:	f7fb f85a 	bl	8010244 <pbuf_alloc>
 8015190:	6578      	str	r0, [r7, #84]	; 0x54
 8015192:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015194:	2b00      	cmp	r3, #0
 8015196:	f000 81e4 	beq.w	8015562 <tcp_write+0x63e>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom*)concat_p)->payload = (const u8_t*)arg + pos;
 801519a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801519e:	68ba      	ldr	r2, [r7, #8]
 80151a0:	441a      	add	r2, r3
 80151a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80151a4:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80151a6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80151a8:	f7fb fc58 	bl	8010a5c <pbuf_clen>
 80151ac:	4603      	mov	r3, r0
 80151ae:	461a      	mov	r2, r3
 80151b0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80151b4:	4413      	add	r3, r2
 80151b6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
          &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 80151ba:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80151be:	8bfb      	ldrh	r3, [r7, #30]
 80151c0:	4413      	add	r3, r2
 80151c2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80151c6:	e0df      	b.n	8015388 <tcp_write+0x464>
    }
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80151c8:	68fb      	ldr	r3, [r7, #12]
 80151ca:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80151ce:	2b00      	cmp	r3, #0
 80151d0:	f000 80da 	beq.w	8015388 <tcp_write+0x464>
 80151d4:	4b03      	ldr	r3, [pc, #12]	; (80151e4 <tcp_write+0x2c0>)
 80151d6:	f240 2225 	movw	r2, #549	; 0x225
 80151da:	4909      	ldr	r1, [pc, #36]	; (8015200 <tcp_write+0x2dc>)
 80151dc:	4803      	ldr	r0, [pc, #12]	; (80151ec <tcp_write+0x2c8>)
 80151de:	f004 f87f 	bl	80192e0 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 80151e2:	e0d1      	b.n	8015388 <tcp_write+0x464>
 80151e4:	0801c168 	.word	0x0801c168
 80151e8:	0801c2b4 	.word	0x0801c2b4
 80151ec:	0801c1f0 	.word	0x0801c1f0
 80151f0:	0801c2e8 	.word	0x0801c2e8
 80151f4:	0801c300 	.word	0x0801c300
 80151f8:	0801c320 	.word	0x0801c320
 80151fc:	0801c340 	.word	0x0801c340
 8015200:	0801c36c 	.word	0x0801c36c
    struct pbuf *p;
    u16_t left = len - pos;
 8015204:	88fa      	ldrh	r2, [r7, #6]
 8015206:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801520a:	1ad3      	subs	r3, r2, r3
 801520c:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801520e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015212:	b29b      	uxth	r3, r3
 8015214:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8015216:	1ad3      	subs	r3, r2, r3
 8015218:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801521a:	8b7a      	ldrh	r2, [r7, #26]
 801521c:	8bbb      	ldrh	r3, [r7, #28]
 801521e:	4293      	cmp	r3, r2
 8015220:	bf28      	it	cs
 8015222:	4613      	movcs	r3, r2
 8015224:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8015226:	797b      	ldrb	r3, [r7, #5]
 8015228:	f003 0301 	and.w	r3, r3, #1
 801522c:	2b00      	cmp	r3, #0
 801522e:	d036      	beq.n	801529e <tcp_write+0x37a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8015230:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015234:	b29a      	uxth	r2, r3
 8015236:	8b3b      	ldrh	r3, [r7, #24]
 8015238:	4413      	add	r3, r2
 801523a:	b299      	uxth	r1, r3
 801523c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801523e:	2b00      	cmp	r3, #0
 8015240:	bf0c      	ite	eq
 8015242:	2301      	moveq	r3, #1
 8015244:	2300      	movne	r3, #0
 8015246:	b2db      	uxtb	r3, r3
 8015248:	f107 0012 	add.w	r0, r7, #18
 801524c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801524e:	9302      	str	r3, [sp, #8]
 8015250:	797b      	ldrb	r3, [r7, #5]
 8015252:	9301      	str	r3, [sp, #4]
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	9300      	str	r3, [sp, #0]
 8015258:	4603      	mov	r3, r0
 801525a:	2000      	movs	r0, #0
 801525c:	f7ff fd8a 	bl	8014d74 <tcp_pbuf_prealloc>
 8015260:	6338      	str	r0, [r7, #48]	; 0x30
 8015262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015264:	2b00      	cmp	r3, #0
 8015266:	f000 817e 	beq.w	8015566 <tcp_write+0x642>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801526a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801526c:	895b      	ldrh	r3, [r3, #10]
 801526e:	8b3a      	ldrh	r2, [r7, #24]
 8015270:	429a      	cmp	r2, r3
 8015272:	d906      	bls.n	8015282 <tcp_write+0x35e>
 8015274:	4b8f      	ldr	r3, [pc, #572]	; (80154b4 <tcp_write+0x590>)
 8015276:	f240 2241 	movw	r2, #577	; 0x241
 801527a:	498f      	ldr	r1, [pc, #572]	; (80154b8 <tcp_write+0x594>)
 801527c:	488f      	ldr	r0, [pc, #572]	; (80154bc <tcp_write+0x598>)
 801527e:	f004 f82f 	bl	80192e0 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t*)arg + pos, seglen, &chksum, &chksum_swapped);
 8015282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015284:	685a      	ldr	r2, [r3, #4]
 8015286:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801528a:	18d0      	adds	r0, r2, r3
 801528c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015290:	68ba      	ldr	r2, [r7, #8]
 8015292:	4413      	add	r3, r2
 8015294:	8b3a      	ldrh	r2, [r7, #24]
 8015296:	4619      	mov	r1, r3
 8015298:	f004 f80f 	bl	80192ba <memcpy>
 801529c:	e02e      	b.n	80152fc <tcp_write+0x3d8>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801529e:	8a7b      	ldrh	r3, [r7, #18]
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d006      	beq.n	80152b2 <tcp_write+0x38e>
 80152a4:	4b83      	ldr	r3, [pc, #524]	; (80154b4 <tcp_write+0x590>)
 80152a6:	f240 224b 	movw	r2, #587	; 0x24b
 80152aa:	4985      	ldr	r1, [pc, #532]	; (80154c0 <tcp_write+0x59c>)
 80152ac:	4883      	ldr	r0, [pc, #524]	; (80154bc <tcp_write+0x598>)
 80152ae:	f004 f817 	bl	80192e0 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 80152b2:	8b3b      	ldrh	r3, [r7, #24]
 80152b4:	2201      	movs	r2, #1
 80152b6:	4619      	mov	r1, r3
 80152b8:	2000      	movs	r0, #0
 80152ba:	f7fa ffc3 	bl	8010244 <pbuf_alloc>
 80152be:	6178      	str	r0, [r7, #20]
 80152c0:	697b      	ldr	r3, [r7, #20]
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	f000 8151 	beq.w	801556a <tcp_write+0x646>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom*)p2)->payload = (const u8_t*)arg + pos;
 80152c8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80152cc:	68ba      	ldr	r2, [r7, #8]
 80152ce:	441a      	add	r2, r3
 80152d0:	697b      	ldr	r3, [r7, #20]
 80152d2:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80152d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80152d8:	b29b      	uxth	r3, r3
 80152da:	2200      	movs	r2, #0
 80152dc:	4619      	mov	r1, r3
 80152de:	2000      	movs	r0, #0
 80152e0:	f7fa ffb0 	bl	8010244 <pbuf_alloc>
 80152e4:	6338      	str	r0, [r7, #48]	; 0x30
 80152e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d103      	bne.n	80152f4 <tcp_write+0x3d0>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 80152ec:	6978      	ldr	r0, [r7, #20]
 80152ee:	f7fb fb1b 	bl	8010928 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 80152f2:	e13d      	b.n	8015570 <tcp_write+0x64c>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 80152f4:	6979      	ldr	r1, [r7, #20]
 80152f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80152f8:	f7fb fbf0 	bl	8010adc <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80152fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80152fe:	f7fb fbad 	bl	8010a5c <pbuf_clen>
 8015302:	4603      	mov	r3, r0
 8015304:	461a      	mov	r2, r3
 8015306:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801530a:	4413      	add	r3, r2
 801530c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if ((queuelen > TCP_SND_QUEUELEN) || (queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 8015310:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8015314:	2b09      	cmp	r3, #9
 8015316:	d805      	bhi.n	8015324 <tcp_write+0x400>
 8015318:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801531c:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8015320:	4293      	cmp	r3, r2
 8015322:	d903      	bls.n	801532c <tcp_write+0x408>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
        queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8015324:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015326:	f7fb faff 	bl	8010928 <pbuf_free>
      goto memerr;
 801532a:	e121      	b.n	8015570 <tcp_write+0x64c>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801532c:	68fb      	ldr	r3, [r7, #12]
 801532e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8015330:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015334:	441a      	add	r2, r3
 8015336:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801533a:	9300      	str	r3, [sp, #0]
 801533c:	4613      	mov	r3, r2
 801533e:	2200      	movs	r2, #0
 8015340:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015342:	68f8      	ldr	r0, [r7, #12]
 8015344:	f7ff fc8e 	bl	8014c64 <tcp_create_segment>
 8015348:	64f8      	str	r0, [r7, #76]	; 0x4c
 801534a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801534c:	2b00      	cmp	r3, #0
 801534e:	f000 810e 	beq.w	801556e <tcp_write+0x64a>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8015352:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015354:	2b00      	cmp	r3, #0
 8015356:	d102      	bne.n	801535e <tcp_write+0x43a>
      queue = seg;
 8015358:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801535a:	647b      	str	r3, [r7, #68]	; 0x44
 801535c:	e00c      	b.n	8015378 <tcp_write+0x454>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801535e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015360:	2b00      	cmp	r3, #0
 8015362:	d106      	bne.n	8015372 <tcp_write+0x44e>
 8015364:	4b53      	ldr	r3, [pc, #332]	; (80154b4 <tcp_write+0x590>)
 8015366:	f240 2285 	movw	r2, #645	; 0x285
 801536a:	4956      	ldr	r1, [pc, #344]	; (80154c4 <tcp_write+0x5a0>)
 801536c:	4853      	ldr	r0, [pc, #332]	; (80154bc <tcp_write+0x598>)
 801536e:	f003 ffb7 	bl	80192e0 <iprintf>
      prev_seg->next = seg;
 8015372:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015374:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015376:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8015378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801537a:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
      lwip_ntohl(seg->tcphdr->seqno),
      lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801537c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015380:	8b3b      	ldrh	r3, [r7, #24]
 8015382:	4413      	add	r3, r2
 8015384:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8015388:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801538c:	88fb      	ldrh	r3, [r7, #6]
 801538e:	429a      	cmp	r2, r3
 8015390:	f4ff af38 	bcc.w	8015204 <tcp_write+0x2e0>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8015394:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015396:	2b00      	cmp	r3, #0
 8015398:	d02c      	beq.n	80153f4 <tcp_write+0x4d0>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801539a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801539c:	685b      	ldr	r3, [r3, #4]
 801539e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80153a0:	e01e      	b.n	80153e0 <tcp_write+0x4bc>
      p->tot_len += oversize_used;
 80153a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153a4:	891a      	ldrh	r2, [r3, #8]
 80153a6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80153a8:	4413      	add	r3, r2
 80153aa:	b29a      	uxth	r2, r3
 80153ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153ae:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80153b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153b2:	681b      	ldr	r3, [r3, #0]
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d110      	bne.n	80153da <tcp_write+0x4b6>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 80153b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153ba:	685b      	ldr	r3, [r3, #4]
 80153bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80153be:	8952      	ldrh	r2, [r2, #10]
 80153c0:	4413      	add	r3, r2
 80153c2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80153c4:	68b9      	ldr	r1, [r7, #8]
 80153c6:	4618      	mov	r0, r3
 80153c8:	f003 ff77 	bl	80192ba <memcpy>
        p->len += oversize_used;
 80153cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153ce:	895a      	ldrh	r2, [r3, #10]
 80153d0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80153d2:	4413      	add	r3, r2
 80153d4:	b29a      	uxth	r2, r3
 80153d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153d8:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80153da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153dc:	681b      	ldr	r3, [r3, #0]
 80153de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80153e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d1dd      	bne.n	80153a2 <tcp_write+0x47e>
      }
    }
    last_unsent->len += oversize_used;
 80153e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80153e8:	891a      	ldrh	r2, [r3, #8]
 80153ea:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80153ec:	4413      	add	r3, r2
 80153ee:	b29a      	uxth	r2, r3
 80153f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80153f2:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80153f4:	8a7a      	ldrh	r2, [r7, #18]
 80153f6:	68fb      	ldr	r3, [r7, #12]
 80153f8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80153fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d018      	beq.n	8015434 <tcp_write+0x510>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8015402:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015404:	2b00      	cmp	r3, #0
 8015406:	d106      	bne.n	8015416 <tcp_write+0x4f2>
 8015408:	4b2a      	ldr	r3, [pc, #168]	; (80154b4 <tcp_write+0x590>)
 801540a:	f240 22bb 	movw	r2, #699	; 0x2bb
 801540e:	492e      	ldr	r1, [pc, #184]	; (80154c8 <tcp_write+0x5a4>)
 8015410:	482a      	ldr	r0, [pc, #168]	; (80154bc <tcp_write+0x598>)
 8015412:	f003 ff65 	bl	80192e0 <iprintf>
      (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8015416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015418:	685b      	ldr	r3, [r3, #4]
 801541a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801541c:	4618      	mov	r0, r3
 801541e:	f7fb fb5d 	bl	8010adc <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8015422:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015424:	891a      	ldrh	r2, [r3, #8]
 8015426:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015428:	891b      	ldrh	r3, [r3, #8]
 801542a:	4413      	add	r3, r2
 801542c:	b29a      	uxth	r2, r3
 801542e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015430:	811a      	strh	r2, [r3, #8]
 8015432:	e037      	b.n	80154a4 <tcp_write+0x580>
  } else if (extendlen > 0) {
 8015434:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015436:	2b00      	cmp	r3, #0
 8015438:	d034      	beq.n	80154a4 <tcp_write+0x580>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801543a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801543c:	2b00      	cmp	r3, #0
 801543e:	d003      	beq.n	8015448 <tcp_write+0x524>
 8015440:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015442:	685b      	ldr	r3, [r3, #4]
 8015444:	2b00      	cmp	r3, #0
 8015446:	d106      	bne.n	8015456 <tcp_write+0x532>
 8015448:	4b1a      	ldr	r3, [pc, #104]	; (80154b4 <tcp_write+0x590>)
 801544a:	f240 22c1 	movw	r2, #705	; 0x2c1
 801544e:	491f      	ldr	r1, [pc, #124]	; (80154cc <tcp_write+0x5a8>)
 8015450:	481a      	ldr	r0, [pc, #104]	; (80154bc <tcp_write+0x598>)
 8015452:	f003 ff45 	bl	80192e0 <iprintf>
      last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8015456:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015458:	685b      	ldr	r3, [r3, #4]
 801545a:	62bb      	str	r3, [r7, #40]	; 0x28
 801545c:	e009      	b.n	8015472 <tcp_write+0x54e>
      p->tot_len += extendlen;
 801545e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015460:	891a      	ldrh	r2, [r3, #8]
 8015462:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015464:	4413      	add	r3, r2
 8015466:	b29a      	uxth	r2, r3
 8015468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801546a:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801546c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801546e:	681b      	ldr	r3, [r3, #0]
 8015470:	62bb      	str	r3, [r7, #40]	; 0x28
 8015472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015474:	681b      	ldr	r3, [r3, #0]
 8015476:	2b00      	cmp	r3, #0
 8015478:	d1f1      	bne.n	801545e <tcp_write+0x53a>
    }
    p->tot_len += extendlen;
 801547a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801547c:	891a      	ldrh	r2, [r3, #8]
 801547e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015480:	4413      	add	r3, r2
 8015482:	b29a      	uxth	r2, r3
 8015484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015486:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8015488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801548a:	895a      	ldrh	r2, [r3, #10]
 801548c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801548e:	4413      	add	r3, r2
 8015490:	b29a      	uxth	r2, r3
 8015492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015494:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8015496:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015498:	891a      	ldrh	r2, [r3, #8]
 801549a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801549c:	4413      	add	r3, r2
 801549e:	b29a      	uxth	r2, r3
 80154a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80154a2:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80154a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	d112      	bne.n	80154d0 <tcp_write+0x5ac>
    pcb->unsent = queue;
 80154aa:	68fb      	ldr	r3, [r7, #12]
 80154ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80154ae:	669a      	str	r2, [r3, #104]	; 0x68
 80154b0:	e011      	b.n	80154d6 <tcp_write+0x5b2>
 80154b2:	bf00      	nop
 80154b4:	0801c168 	.word	0x0801c168
 80154b8:	0801c39c 	.word	0x0801c39c
 80154bc:	0801c1f0 	.word	0x0801c1f0
 80154c0:	0801c3dc 	.word	0x0801c3dc
 80154c4:	0801c3ec 	.word	0x0801c3ec
 80154c8:	0801c400 	.word	0x0801c400
 80154cc:	0801c438 	.word	0x0801c438
  } else {
    last_unsent->next = queue;
 80154d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80154d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80154d4:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80154d6:	68fb      	ldr	r3, [r7, #12]
 80154d8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80154da:	88fb      	ldrh	r3, [r7, #6]
 80154dc:	441a      	add	r2, r3
 80154de:	68fb      	ldr	r3, [r7, #12]
 80154e0:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_buf -= len;
 80154e2:	68fb      	ldr	r3, [r7, #12]
 80154e4:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80154e8:	88fb      	ldrh	r3, [r7, #6]
 80154ea:	1ad3      	subs	r3, r2, r3
 80154ec:	b29a      	uxth	r2, r3
 80154ee:	68fb      	ldr	r3, [r7, #12]
 80154f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  pcb->snd_queuelen = queuelen;
 80154f4:	68fb      	ldr	r3, [r7, #12]
 80154f6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80154fa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
    pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80154fe:	68fb      	ldr	r3, [r7, #12]
 8015500:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8015504:	2b00      	cmp	r3, #0
 8015506:	d00e      	beq.n	8015526 <tcp_write+0x602>
    LWIP_ASSERT("tcp_write: valid queue length",
 8015508:	68fb      	ldr	r3, [r7, #12]
 801550a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801550c:	2b00      	cmp	r3, #0
 801550e:	d10a      	bne.n	8015526 <tcp_write+0x602>
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015514:	2b00      	cmp	r3, #0
 8015516:	d106      	bne.n	8015526 <tcp_write+0x602>
 8015518:	4b2c      	ldr	r3, [pc, #176]	; (80155cc <tcp_write+0x6a8>)
 801551a:	f240 22ed 	movw	r2, #749	; 0x2ed
 801551e:	492c      	ldr	r1, [pc, #176]	; (80155d0 <tcp_write+0x6ac>)
 8015520:	482c      	ldr	r0, [pc, #176]	; (80155d4 <tcp_write+0x6b0>)
 8015522:	f003 fedd 	bl	80192e0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE)==0)) {
 8015526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015528:	2b00      	cmp	r3, #0
 801552a:	d016      	beq.n	801555a <tcp_write+0x636>
 801552c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801552e:	68db      	ldr	r3, [r3, #12]
 8015530:	2b00      	cmp	r3, #0
 8015532:	d012      	beq.n	801555a <tcp_write+0x636>
 8015534:	797b      	ldrb	r3, [r7, #5]
 8015536:	f003 0302 	and.w	r3, r3, #2
 801553a:	2b00      	cmp	r3, #0
 801553c:	d10d      	bne.n	801555a <tcp_write+0x636>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801553e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015540:	68db      	ldr	r3, [r3, #12]
 8015542:	899b      	ldrh	r3, [r3, #12]
 8015544:	b29c      	uxth	r4, r3
 8015546:	2008      	movs	r0, #8
 8015548:	f7f9 ffd4 	bl	800f4f4 <lwip_htons>
 801554c:	4603      	mov	r3, r0
 801554e:	461a      	mov	r2, r3
 8015550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015552:	68db      	ldr	r3, [r3, #12]
 8015554:	4322      	orrs	r2, r4
 8015556:	b292      	uxth	r2, r2
 8015558:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801555a:	2300      	movs	r3, #0
 801555c:	e031      	b.n	80155c2 <tcp_write+0x69e>
          goto memerr;
 801555e:	bf00      	nop
 8015560:	e006      	b.n	8015570 <tcp_write+0x64c>
            goto memerr;
 8015562:	bf00      	nop
 8015564:	e004      	b.n	8015570 <tcp_write+0x64c>
        goto memerr;
 8015566:	bf00      	nop
 8015568:	e002      	b.n	8015570 <tcp_write+0x64c>
        goto memerr;
 801556a:	bf00      	nop
 801556c:	e000      	b.n	8015570 <tcp_write+0x64c>
      goto memerr;
 801556e:	bf00      	nop
memerr:
  pcb->flags |= TF_NAGLEMEMERR;
 8015570:	68fb      	ldr	r3, [r7, #12]
 8015572:	7e9b      	ldrb	r3, [r3, #26]
 8015574:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8015578:	b2da      	uxtb	r2, r3
 801557a:	68fb      	ldr	r3, [r7, #12]
 801557c:	769a      	strb	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801557e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015580:	2b00      	cmp	r3, #0
 8015582:	d002      	beq.n	801558a <tcp_write+0x666>
    pbuf_free(concat_p);
 8015584:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8015586:	f7fb f9cf 	bl	8010928 <pbuf_free>
  }
  if (queue != NULL) {
 801558a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801558c:	2b00      	cmp	r3, #0
 801558e:	d002      	beq.n	8015596 <tcp_write+0x672>
    tcp_segs_free(queue);
 8015590:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015592:	f7fc fcce 	bl	8011f32 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801559c:	2b00      	cmp	r3, #0
 801559e:	d00e      	beq.n	80155be <tcp_write+0x69a>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80155a0:	68fb      	ldr	r3, [r7, #12]
 80155a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d10a      	bne.n	80155be <tcp_write+0x69a>
 80155a8:	68fb      	ldr	r3, [r7, #12]
 80155aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d106      	bne.n	80155be <tcp_write+0x69a>
 80155b0:	4b06      	ldr	r3, [pc, #24]	; (80155cc <tcp_write+0x6a8>)
 80155b2:	f240 3202 	movw	r2, #770	; 0x302
 80155b6:	4906      	ldr	r1, [pc, #24]	; (80155d0 <tcp_write+0x6ac>)
 80155b8:	4806      	ldr	r0, [pc, #24]	; (80155d4 <tcp_write+0x6b0>)
 80155ba:	f003 fe91 	bl	80192e0 <iprintf>
      pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 80155be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80155c2:	4618      	mov	r0, r3
 80155c4:	375c      	adds	r7, #92	; 0x5c
 80155c6:	46bd      	mov	sp, r7
 80155c8:	bd90      	pop	{r4, r7, pc}
 80155ca:	bf00      	nop
 80155cc:	0801c168 	.word	0x0801c168
 80155d0:	0801c470 	.word	0x0801c470
 80155d4:	0801c1f0 	.word	0x0801c1f0

080155d8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80155d8:	b580      	push	{r7, lr}
 80155da:	b08a      	sub	sp, #40	; 0x28
 80155dc:	af02      	add	r7, sp, #8
 80155de:	6078      	str	r0, [r7, #4]
 80155e0:	460b      	mov	r3, r1
 80155e2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80155e4:	2300      	movs	r3, #0
 80155e6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80155e8:	2300      	movs	r3, #0
 80155ea:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80155ec:	78fb      	ldrb	r3, [r7, #3]
 80155ee:	f003 0303 	and.w	r3, r3, #3
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d106      	bne.n	8015604 <tcp_enqueue_flags+0x2c>
 80155f6:	4b6f      	ldr	r3, [pc, #444]	; (80157b4 <tcp_enqueue_flags+0x1dc>)
 80155f8:	f240 321b 	movw	r2, #795	; 0x31b
 80155fc:	496e      	ldr	r1, [pc, #440]	; (80157b8 <tcp_enqueue_flags+0x1e0>)
 80155fe:	486f      	ldr	r0, [pc, #444]	; (80157bc <tcp_enqueue_flags+0x1e4>)
 8015600:	f003 fe6e 	bl	80192e0 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801560a:	2b08      	cmp	r3, #8
 801560c:	d806      	bhi.n	801561c <tcp_enqueue_flags+0x44>
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8015614:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8015618:	4293      	cmp	r3, r2
 801561a:	d90e      	bls.n	801563a <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 801561c:	78fb      	ldrb	r3, [r7, #3]
 801561e:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8015622:	2b00      	cmp	r3, #0
 8015624:	d109      	bne.n	801563a <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	7e9b      	ldrb	r3, [r3, #26]
 801562a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801562e:	b2da      	uxtb	r2, r3
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8015634:	f04f 33ff 	mov.w	r3, #4294967295
 8015638:	e0b7      	b.n	80157aa <tcp_enqueue_flags+0x1d2>
  }

  if (flags & TCP_SYN) {
 801563a:	78fb      	ldrb	r3, [r7, #3]
 801563c:	f003 0302 	and.w	r3, r3, #2
 8015640:	2b00      	cmp	r3, #0
 8015642:	d001      	beq.n	8015648 <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 8015644:	2301      	movs	r3, #1
 8015646:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8015648:	7ffb      	ldrb	r3, [r7, #31]
 801564a:	009b      	lsls	r3, r3, #2
 801564c:	b2db      	uxtb	r3, r3
 801564e:	f003 0304 	and.w	r3, r3, #4
 8015652:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015654:	7dfb      	ldrb	r3, [r7, #23]
 8015656:	b29b      	uxth	r3, r3
 8015658:	2200      	movs	r2, #0
 801565a:	4619      	mov	r1, r3
 801565c:	2000      	movs	r0, #0
 801565e:	f7fa fdf1 	bl	8010244 <pbuf_alloc>
 8015662:	6138      	str	r0, [r7, #16]
 8015664:	693b      	ldr	r3, [r7, #16]
 8015666:	2b00      	cmp	r3, #0
 8015668:	d109      	bne.n	801567e <tcp_enqueue_flags+0xa6>
    pcb->flags |= TF_NAGLEMEMERR;
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	7e9b      	ldrb	r3, [r3, #26]
 801566e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8015672:	b2da      	uxtb	r2, r3
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015678:	f04f 33ff 	mov.w	r3, #4294967295
 801567c:	e095      	b.n	80157aa <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801567e:	693b      	ldr	r3, [r7, #16]
 8015680:	895a      	ldrh	r2, [r3, #10]
 8015682:	7dfb      	ldrb	r3, [r7, #23]
 8015684:	b29b      	uxth	r3, r3
 8015686:	429a      	cmp	r2, r3
 8015688:	d206      	bcs.n	8015698 <tcp_enqueue_flags+0xc0>
 801568a:	4b4a      	ldr	r3, [pc, #296]	; (80157b4 <tcp_enqueue_flags+0x1dc>)
 801568c:	f240 3241 	movw	r2, #833	; 0x341
 8015690:	494b      	ldr	r1, [pc, #300]	; (80157c0 <tcp_enqueue_flags+0x1e8>)
 8015692:	484a      	ldr	r0, [pc, #296]	; (80157bc <tcp_enqueue_flags+0x1e4>)
 8015694:	f003 fe24 	bl	80192e0 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 801569c:	78fa      	ldrb	r2, [r7, #3]
 801569e:	7ffb      	ldrb	r3, [r7, #31]
 80156a0:	9300      	str	r3, [sp, #0]
 80156a2:	460b      	mov	r3, r1
 80156a4:	6939      	ldr	r1, [r7, #16]
 80156a6:	6878      	ldr	r0, [r7, #4]
 80156a8:	f7ff fadc 	bl	8014c64 <tcp_create_segment>
 80156ac:	60f8      	str	r0, [r7, #12]
 80156ae:	68fb      	ldr	r3, [r7, #12]
 80156b0:	2b00      	cmp	r3, #0
 80156b2:	d109      	bne.n	80156c8 <tcp_enqueue_flags+0xf0>
    pcb->flags |= TF_NAGLEMEMERR;
 80156b4:	687b      	ldr	r3, [r7, #4]
 80156b6:	7e9b      	ldrb	r3, [r3, #26]
 80156b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80156bc:	b2da      	uxtb	r2, r3
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80156c2:	f04f 33ff 	mov.w	r3, #4294967295
 80156c6:	e070      	b.n	80157aa <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80156c8:	68fb      	ldr	r3, [r7, #12]
 80156ca:	68db      	ldr	r3, [r3, #12]
 80156cc:	f003 0303 	and.w	r3, r3, #3
 80156d0:	2b00      	cmp	r3, #0
 80156d2:	d006      	beq.n	80156e2 <tcp_enqueue_flags+0x10a>
 80156d4:	4b37      	ldr	r3, [pc, #220]	; (80157b4 <tcp_enqueue_flags+0x1dc>)
 80156d6:	f240 3249 	movw	r2, #841	; 0x349
 80156da:	493a      	ldr	r1, [pc, #232]	; (80157c4 <tcp_enqueue_flags+0x1ec>)
 80156dc:	4837      	ldr	r0, [pc, #220]	; (80157bc <tcp_enqueue_flags+0x1e4>)
 80156de:	f003 fdff 	bl	80192e0 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80156e2:	68fb      	ldr	r3, [r7, #12]
 80156e4:	891b      	ldrh	r3, [r3, #8]
 80156e6:	2b00      	cmp	r3, #0
 80156e8:	d006      	beq.n	80156f8 <tcp_enqueue_flags+0x120>
 80156ea:	4b32      	ldr	r3, [pc, #200]	; (80157b4 <tcp_enqueue_flags+0x1dc>)
 80156ec:	f240 324a 	movw	r2, #842	; 0x34a
 80156f0:	4935      	ldr	r1, [pc, #212]	; (80157c8 <tcp_enqueue_flags+0x1f0>)
 80156f2:	4832      	ldr	r0, [pc, #200]	; (80157bc <tcp_enqueue_flags+0x1e4>)
 80156f4:	f003 fdf4 	bl	80192e0 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d103      	bne.n	8015708 <tcp_enqueue_flags+0x130>
    pcb->unsent = seg;
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	68fa      	ldr	r2, [r7, #12]
 8015704:	669a      	str	r2, [r3, #104]	; 0x68
 8015706:	e00d      	b.n	8015724 <tcp_enqueue_flags+0x14c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015708:	687b      	ldr	r3, [r7, #4]
 801570a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801570c:	61bb      	str	r3, [r7, #24]
 801570e:	e002      	b.n	8015716 <tcp_enqueue_flags+0x13e>
 8015710:	69bb      	ldr	r3, [r7, #24]
 8015712:	681b      	ldr	r3, [r3, #0]
 8015714:	61bb      	str	r3, [r7, #24]
 8015716:	69bb      	ldr	r3, [r7, #24]
 8015718:	681b      	ldr	r3, [r3, #0]
 801571a:	2b00      	cmp	r3, #0
 801571c:	d1f8      	bne.n	8015710 <tcp_enqueue_flags+0x138>
    useg->next = seg;
 801571e:	69bb      	ldr	r3, [r7, #24]
 8015720:	68fa      	ldr	r2, [r7, #12]
 8015722:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	2200      	movs	r2, #0
 8015728:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801572c:	78fb      	ldrb	r3, [r7, #3]
 801572e:	f003 0302 	and.w	r3, r3, #2
 8015732:	2b00      	cmp	r3, #0
 8015734:	d104      	bne.n	8015740 <tcp_enqueue_flags+0x168>
 8015736:	78fb      	ldrb	r3, [r7, #3]
 8015738:	f003 0301 	and.w	r3, r3, #1
 801573c:	2b00      	cmp	r3, #0
 801573e:	d004      	beq.n	801574a <tcp_enqueue_flags+0x172>
    pcb->snd_lbb++;
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015744:	1c5a      	adds	r2, r3, #1
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	659a      	str	r2, [r3, #88]	; 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801574a:	78fb      	ldrb	r3, [r7, #3]
 801574c:	f003 0301 	and.w	r3, r3, #1
 8015750:	2b00      	cmp	r3, #0
 8015752:	d006      	beq.n	8015762 <tcp_enqueue_flags+0x18a>
    pcb->flags |= TF_FIN;
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	7e9b      	ldrb	r3, [r3, #26]
 8015758:	f043 0320 	orr.w	r3, r3, #32
 801575c:	b2da      	uxtb	r2, r3
 801575e:	687b      	ldr	r3, [r7, #4]
 8015760:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015762:	68fb      	ldr	r3, [r7, #12]
 8015764:	685b      	ldr	r3, [r3, #4]
 8015766:	4618      	mov	r0, r3
 8015768:	f7fb f978 	bl	8010a5c <pbuf_clen>
 801576c:	4603      	mov	r3, r0
 801576e:	461a      	mov	r2, r3
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8015776:	4413      	add	r3, r2
 8015778:	b29a      	uxth	r2, r3
 801577a:	687b      	ldr	r3, [r7, #4]
 801577c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8015786:	2b00      	cmp	r3, #0
 8015788:	d00e      	beq.n	80157a8 <tcp_enqueue_flags+0x1d0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801578e:	2b00      	cmp	r3, #0
 8015790:	d10a      	bne.n	80157a8 <tcp_enqueue_flags+0x1d0>
 8015792:	687b      	ldr	r3, [r7, #4]
 8015794:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015796:	2b00      	cmp	r3, #0
 8015798:	d106      	bne.n	80157a8 <tcp_enqueue_flags+0x1d0>
 801579a:	4b06      	ldr	r3, [pc, #24]	; (80157b4 <tcp_enqueue_flags+0x1dc>)
 801579c:	f240 326d 	movw	r2, #877	; 0x36d
 80157a0:	490a      	ldr	r1, [pc, #40]	; (80157cc <tcp_enqueue_flags+0x1f4>)
 80157a2:	4806      	ldr	r0, [pc, #24]	; (80157bc <tcp_enqueue_flags+0x1e4>)
 80157a4:	f003 fd9c 	bl	80192e0 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80157a8:	2300      	movs	r3, #0
}
 80157aa:	4618      	mov	r0, r3
 80157ac:	3720      	adds	r7, #32
 80157ae:	46bd      	mov	sp, r7
 80157b0:	bd80      	pop	{r7, pc}
 80157b2:	bf00      	nop
 80157b4:	0801c168 	.word	0x0801c168
 80157b8:	0801c490 	.word	0x0801c490
 80157bc:	0801c1f0 	.word	0x0801c1f0
 80157c0:	0801c4e8 	.word	0x0801c4e8
 80157c4:	0801c524 	.word	0x0801c524
 80157c8:	0801c53c 	.word	0x0801c53c
 80157cc:	0801c568 	.word	0x0801c568

080157d0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80157d0:	b590      	push	{r4, r7, lr}
 80157d2:	b08b      	sub	sp, #44	; 0x2c
 80157d4:	af04      	add	r7, sp, #16
 80157d6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 80157d8:	2300      	movs	r3, #0
 80157da:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80157dc:	7dbb      	ldrb	r3, [r7, #22]
 80157de:	b29c      	uxth	r4, r3
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80157e4:	4618      	mov	r0, r3
 80157e6:	f7f9 fe93 	bl	800f510 <lwip_htonl>
 80157ea:	4603      	mov	r3, r0
 80157ec:	2200      	movs	r2, #0
 80157ee:	4621      	mov	r1, r4
 80157f0:	6878      	ldr	r0, [r7, #4]
 80157f2:	f7ff f97b 	bl	8014aec <tcp_output_alloc_header>
 80157f6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80157f8:	693b      	ldr	r3, [r7, #16]
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	d109      	bne.n	8015812 <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	7e9b      	ldrb	r3, [r3, #26]
 8015802:	f043 0303 	orr.w	r3, r3, #3
 8015806:	b2da      	uxtb	r2, r3
 8015808:	687b      	ldr	r3, [r7, #4]
 801580a:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801580c:	f06f 0301 	mvn.w	r3, #1
 8015810:	e036      	b.n	8015880 <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	3304      	adds	r3, #4
 8015816:	4618      	mov	r0, r3
 8015818:	f002 f9c0 	bl	8017b9c <ip4_route>
 801581c:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 801581e:	68fb      	ldr	r3, [r7, #12]
 8015820:	2b00      	cmp	r3, #0
 8015822:	d102      	bne.n	801582a <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 8015824:	23fc      	movs	r3, #252	; 0xfc
 8015826:	75fb      	strb	r3, [r7, #23]
 8015828:	e012      	b.n	8015850 <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 801582a:	6879      	ldr	r1, [r7, #4]
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	1d18      	adds	r0, r3, #4
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	7a9c      	ldrb	r4, [r3, #10]
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	7a5b      	ldrb	r3, [r3, #9]
 8015838:	68fa      	ldr	r2, [r7, #12]
 801583a:	9202      	str	r2, [sp, #8]
 801583c:	2206      	movs	r2, #6
 801583e:	9201      	str	r2, [sp, #4]
 8015840:	9300      	str	r3, [sp, #0]
 8015842:	4623      	mov	r3, r4
 8015844:	4602      	mov	r2, r0
 8015846:	6938      	ldr	r0, [r7, #16]
 8015848:	f002 fb50 	bl	8017eec <ip4_output_if>
 801584c:	4603      	mov	r3, r0
 801584e:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 8015850:	6938      	ldr	r0, [r7, #16]
 8015852:	f7fb f869 	bl	8010928 <pbuf_free>

  if (err != ERR_OK) {
 8015856:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801585a:	2b00      	cmp	r3, #0
 801585c:	d007      	beq.n	801586e <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 801585e:	687b      	ldr	r3, [r7, #4]
 8015860:	7e9b      	ldrb	r3, [r3, #26]
 8015862:	f043 0303 	orr.w	r3, r3, #3
 8015866:	b2da      	uxtb	r2, r3
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	769a      	strb	r2, [r3, #26]
 801586c:	e006      	b.n	801587c <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	7e9b      	ldrb	r3, [r3, #26]
 8015872:	f023 0303 	bic.w	r3, r3, #3
 8015876:	b2da      	uxtb	r2, r3
 8015878:	687b      	ldr	r3, [r7, #4]
 801587a:	769a      	strb	r2, [r3, #26]
  }

  return err;
 801587c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015880:	4618      	mov	r0, r3
 8015882:	371c      	adds	r7, #28
 8015884:	46bd      	mov	sp, r7
 8015886:	bd90      	pop	{r4, r7, pc}

08015888 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015888:	b5b0      	push	{r4, r5, r7, lr}
 801588a:	b08a      	sub	sp, #40	; 0x28
 801588c:	af00      	add	r7, sp, #0
 801588e:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015890:	687b      	ldr	r3, [r7, #4]
 8015892:	7d1b      	ldrb	r3, [r3, #20]
 8015894:	2b01      	cmp	r3, #1
 8015896:	d106      	bne.n	80158a6 <tcp_output+0x1e>
 8015898:	4b9b      	ldr	r3, [pc, #620]	; (8015b08 <tcp_output+0x280>)
 801589a:	f240 32ed 	movw	r2, #1005	; 0x3ed
 801589e:	499b      	ldr	r1, [pc, #620]	; (8015b0c <tcp_output+0x284>)
 80158a0:	489b      	ldr	r0, [pc, #620]	; (8015b10 <tcp_output+0x288>)
 80158a2:	f003 fd1d 	bl	80192e0 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80158a6:	4b9b      	ldr	r3, [pc, #620]	; (8015b14 <tcp_output+0x28c>)
 80158a8:	681b      	ldr	r3, [r3, #0]
 80158aa:	687a      	ldr	r2, [r7, #4]
 80158ac:	429a      	cmp	r2, r3
 80158ae:	d101      	bne.n	80158b4 <tcp_output+0x2c>
    return ERR_OK;
 80158b0:	2300      	movs	r3, #0
 80158b2:	e1cf      	b.n	8015c54 <tcp_output+0x3cc>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80158c0:	429a      	cmp	r2, r3
 80158c2:	d203      	bcs.n	80158cc <tcp_output+0x44>
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80158ca:	e002      	b.n	80158d2 <tcp_output+0x4a>
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80158d2:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80158d8:	627b      	str	r3, [r7, #36]	; 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	7e9b      	ldrb	r3, [r3, #26]
 80158de:	f003 0302 	and.w	r3, r3, #2
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d017      	beq.n	8015916 <tcp_output+0x8e>
 80158e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	d00f      	beq.n	801590c <tcp_output+0x84>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 80158ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158ee:	68db      	ldr	r3, [r3, #12]
 80158f0:	685b      	ldr	r3, [r3, #4]
 80158f2:	4618      	mov	r0, r3
 80158f4:	f7f9 fe0c 	bl	800f510 <lwip_htonl>
 80158f8:	4602      	mov	r2, r0
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80158fe:	1ad3      	subs	r3, r2, r3
 8015900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015902:	8912      	ldrh	r2, [r2, #8]
 8015904:	4413      	add	r3, r2
     (seg == NULL ||
 8015906:	69ba      	ldr	r2, [r7, #24]
 8015908:	429a      	cmp	r2, r3
 801590a:	d204      	bcs.n	8015916 <tcp_output+0x8e>
     return tcp_send_empty_ack(pcb);
 801590c:	6878      	ldr	r0, [r7, #4]
 801590e:	f7ff ff5f 	bl	80157d0 <tcp_send_empty_ack>
 8015912:	4603      	mov	r3, r0
 8015914:	e19e      	b.n	8015c54 <tcp_output+0x3cc>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801591a:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801591c:	6a3b      	ldr	r3, [r7, #32]
 801591e:	2b00      	cmp	r3, #0
 8015920:	d007      	beq.n	8015932 <tcp_output+0xaa>
    for (; useg->next != NULL; useg = useg->next);
 8015922:	e002      	b.n	801592a <tcp_output+0xa2>
 8015924:	6a3b      	ldr	r3, [r7, #32]
 8015926:	681b      	ldr	r3, [r3, #0]
 8015928:	623b      	str	r3, [r7, #32]
 801592a:	6a3b      	ldr	r3, [r7, #32]
 801592c:	681b      	ldr	r3, [r3, #0]
 801592e:	2b00      	cmp	r3, #0
 8015930:	d1f8      	bne.n	8015924 <tcp_output+0x9c>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	3304      	adds	r3, #4
 8015936:	4618      	mov	r0, r3
 8015938:	f002 f930 	bl	8017b9c <ip4_route>
 801593c:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801593e:	697b      	ldr	r3, [r7, #20]
 8015940:	2b00      	cmp	r3, #0
 8015942:	d102      	bne.n	801594a <tcp_output+0xc2>
    return ERR_RTE;
 8015944:	f06f 0303 	mvn.w	r3, #3
 8015948:	e184      	b.n	8015c54 <tcp_output+0x3cc>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	2b00      	cmp	r3, #0
 801594e:	d003      	beq.n	8015958 <tcp_output+0xd0>
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	681b      	ldr	r3, [r3, #0]
 8015954:	2b00      	cmp	r3, #0
 8015956:	d111      	bne.n	801597c <tcp_output+0xf4>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015958:	697b      	ldr	r3, [r7, #20]
 801595a:	2b00      	cmp	r3, #0
 801595c:	d002      	beq.n	8015964 <tcp_output+0xdc>
 801595e:	697b      	ldr	r3, [r7, #20]
 8015960:	3304      	adds	r3, #4
 8015962:	e000      	b.n	8015966 <tcp_output+0xde>
 8015964:	2300      	movs	r3, #0
 8015966:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015968:	693b      	ldr	r3, [r7, #16]
 801596a:	2b00      	cmp	r3, #0
 801596c:	d102      	bne.n	8015974 <tcp_output+0xec>
      return ERR_RTE;
 801596e:	f06f 0303 	mvn.w	r3, #3
 8015972:	e16f      	b.n	8015c54 <tcp_output+0x3cc>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015974:	693b      	ldr	r3, [r7, #16]
 8015976:	681a      	ldr	r2, [r3, #0]
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 801597c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801597e:	2b00      	cmp	r3, #0
 8015980:	f000 813e 	beq.w	8015c00 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8015984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015986:	68db      	ldr	r3, [r3, #12]
 8015988:	685b      	ldr	r3, [r3, #4]
 801598a:	4618      	mov	r0, r3
 801598c:	f7f9 fdc0 	bl	800f510 <lwip_htonl>
 8015990:	4602      	mov	r2, r0
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015996:	1ad3      	subs	r3, r2, r3
 8015998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801599a:	8912      	ldrh	r2, [r2, #8]
 801599c:	4413      	add	r3, r2
  if (seg != NULL &&
 801599e:	69ba      	ldr	r2, [r7, #24]
 80159a0:	429a      	cmp	r2, r3
 80159a2:	f080 812d 	bcs.w	8015c00 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 80159a6:	69bb      	ldr	r3, [r7, #24]
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	f000 8129 	beq.w	8015c00 <tcp_output+0x378>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 80159ae:	687b      	ldr	r3, [r7, #4]
 80159b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80159b4:	461a      	mov	r2, r3
 80159b6:	69bb      	ldr	r3, [r7, #24]
 80159b8:	4293      	cmp	r3, r2
 80159ba:	f040 8121 	bne.w	8015c00 <tcp_output+0x378>
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	f040 811c 	bne.w	8015c00 <tcp_output+0x378>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	f040 812b 	bne.w	8015c2a <tcp_output+0x3a2>
      pcb->persist_cnt = 0;
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	2200      	movs	r2, #0
 80159d8:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	2201      	movs	r2, #1
 80159e0:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
    }
    goto output_done;
 80159e4:	e121      	b.n	8015c2a <tcp_output+0x3a2>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80159e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159e8:	68db      	ldr	r3, [r3, #12]
 80159ea:	899b      	ldrh	r3, [r3, #12]
 80159ec:	b29b      	uxth	r3, r3
 80159ee:	4618      	mov	r0, r3
 80159f0:	f7f9 fd80 	bl	800f4f4 <lwip_htons>
 80159f4:	4603      	mov	r3, r0
 80159f6:	f003 0304 	and.w	r3, r3, #4
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d006      	beq.n	8015a0c <tcp_output+0x184>
 80159fe:	4b42      	ldr	r3, [pc, #264]	; (8015b08 <tcp_output+0x280>)
 8015a00:	f240 4246 	movw	r2, #1094	; 0x446
 8015a04:	4944      	ldr	r1, [pc, #272]	; (8015b18 <tcp_output+0x290>)
 8015a06:	4842      	ldr	r0, [pc, #264]	; (8015b10 <tcp_output+0x288>)
 8015a08:	f003 fc6a 	bl	80192e0 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015a10:	2b00      	cmp	r3, #0
 8015a12:	d01f      	beq.n	8015a54 <tcp_output+0x1cc>
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	7e9b      	ldrb	r3, [r3, #26]
 8015a18:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8015a1c:	2b00      	cmp	r3, #0
 8015a1e:	d119      	bne.n	8015a54 <tcp_output+0x1cc>
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	d00b      	beq.n	8015a40 <tcp_output+0x1b8>
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015a2c:	681b      	ldr	r3, [r3, #0]
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	d110      	bne.n	8015a54 <tcp_output+0x1cc>
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015a36:	891a      	ldrh	r2, [r3, #8]
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015a3c:	429a      	cmp	r2, r3
 8015a3e:	d209      	bcs.n	8015a54 <tcp_output+0x1cc>
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d004      	beq.n	8015a54 <tcp_output+0x1cc>
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8015a50:	2b08      	cmp	r3, #8
 8015a52:	d901      	bls.n	8015a58 <tcp_output+0x1d0>
 8015a54:	2301      	movs	r3, #1
 8015a56:	e000      	b.n	8015a5a <tcp_output+0x1d2>
 8015a58:	2300      	movs	r3, #0
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	d106      	bne.n	8015a6c <tcp_output+0x1e4>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	7e9b      	ldrb	r3, [r3, #26]
 8015a62:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	f000 80e1 	beq.w	8015c2e <tcp_output+0x3a6>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8015a6c:	687b      	ldr	r3, [r7, #4]
 8015a6e:	7d1b      	ldrb	r3, [r3, #20]
 8015a70:	2b02      	cmp	r3, #2
 8015a72:	d00d      	beq.n	8015a90 <tcp_output+0x208>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a76:	68db      	ldr	r3, [r3, #12]
 8015a78:	899b      	ldrh	r3, [r3, #12]
 8015a7a:	b29c      	uxth	r4, r3
 8015a7c:	2010      	movs	r0, #16
 8015a7e:	f7f9 fd39 	bl	800f4f4 <lwip_htons>
 8015a82:	4603      	mov	r3, r0
 8015a84:	461a      	mov	r2, r3
 8015a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a88:	68db      	ldr	r3, [r3, #12]
 8015a8a:	4322      	orrs	r2, r4
 8015a8c:	b292      	uxth	r2, r2
 8015a8e:	819a      	strh	r2, [r3, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 8015a90:	697a      	ldr	r2, [r7, #20]
 8015a92:	6879      	ldr	r1, [r7, #4]
 8015a94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015a96:	f000 f8e1 	bl	8015c5c <tcp_output_segment>
 8015a9a:	4603      	mov	r3, r0
 8015a9c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8015a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015aa2:	2b00      	cmp	r3, #0
 8015aa4:	d009      	beq.n	8015aba <tcp_output+0x232>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 8015aa6:	687b      	ldr	r3, [r7, #4]
 8015aa8:	7e9b      	ldrb	r3, [r3, #26]
 8015aaa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8015aae:	b2da      	uxtb	r2, r3
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	769a      	strb	r2, [r3, #26]
      return err;
 8015ab4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ab8:	e0cc      	b.n	8015c54 <tcp_output+0x3cc>
    }
    pcb->unsent = seg->next;
 8015aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015abc:	681a      	ldr	r2, [r3, #0]
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	669a      	str	r2, [r3, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 8015ac2:	687b      	ldr	r3, [r7, #4]
 8015ac4:	7d1b      	ldrb	r3, [r3, #20]
 8015ac6:	2b02      	cmp	r3, #2
 8015ac8:	d006      	beq.n	8015ad8 <tcp_output+0x250>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	7e9b      	ldrb	r3, [r3, #26]
 8015ace:	f023 0303 	bic.w	r3, r3, #3
 8015ad2:	b2da      	uxtb	r2, r3
 8015ad4:	687b      	ldr	r3, [r7, #4]
 8015ad6:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ada:	68db      	ldr	r3, [r3, #12]
 8015adc:	685b      	ldr	r3, [r3, #4]
 8015ade:	4618      	mov	r0, r3
 8015ae0:	f7f9 fd16 	bl	800f510 <lwip_htonl>
 8015ae4:	4604      	mov	r4, r0
 8015ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ae8:	891b      	ldrh	r3, [r3, #8]
 8015aea:	461d      	mov	r5, r3
 8015aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015aee:	68db      	ldr	r3, [r3, #12]
 8015af0:	899b      	ldrh	r3, [r3, #12]
 8015af2:	b29b      	uxth	r3, r3
 8015af4:	4618      	mov	r0, r3
 8015af6:	f7f9 fcfd 	bl	800f4f4 <lwip_htons>
 8015afa:	4603      	mov	r3, r0
 8015afc:	f003 0303 	and.w	r3, r3, #3
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d00b      	beq.n	8015b1c <tcp_output+0x294>
 8015b04:	2301      	movs	r3, #1
 8015b06:	e00a      	b.n	8015b1e <tcp_output+0x296>
 8015b08:	0801c168 	.word	0x0801c168
 8015b0c:	0801c590 	.word	0x0801c590
 8015b10:	0801c1f0 	.word	0x0801c1f0
 8015b14:	200101e0 	.word	0x200101e0
 8015b18:	0801c5b8 	.word	0x0801c5b8
 8015b1c:	2300      	movs	r3, #0
 8015b1e:	442b      	add	r3, r5
 8015b20:	4423      	add	r3, r4
 8015b22:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015b28:	68bb      	ldr	r3, [r7, #8]
 8015b2a:	1ad3      	subs	r3, r2, r3
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	da02      	bge.n	8015b36 <tcp_output+0x2ae>
      pcb->snd_nxt = snd_nxt;
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	68ba      	ldr	r2, [r7, #8]
 8015b34:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8015b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b38:	891b      	ldrh	r3, [r3, #8]
 8015b3a:	461c      	mov	r4, r3
 8015b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b3e:	68db      	ldr	r3, [r3, #12]
 8015b40:	899b      	ldrh	r3, [r3, #12]
 8015b42:	b29b      	uxth	r3, r3
 8015b44:	4618      	mov	r0, r3
 8015b46:	f7f9 fcd5 	bl	800f4f4 <lwip_htons>
 8015b4a:	4603      	mov	r3, r0
 8015b4c:	f003 0303 	and.w	r3, r3, #3
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d001      	beq.n	8015b58 <tcp_output+0x2d0>
 8015b54:	2301      	movs	r3, #1
 8015b56:	e000      	b.n	8015b5a <tcp_output+0x2d2>
 8015b58:	2300      	movs	r3, #0
 8015b5a:	4423      	add	r3, r4
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d049      	beq.n	8015bf4 <tcp_output+0x36c>
      seg->next = NULL;
 8015b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b62:	2200      	movs	r2, #0
 8015b64:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	d105      	bne.n	8015b7a <tcp_output+0x2f2>
        pcb->unacked = seg;
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015b72:	66da      	str	r2, [r3, #108]	; 0x6c
        useg = seg;
 8015b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b76:	623b      	str	r3, [r7, #32]
 8015b78:	e03f      	b.n	8015bfa <tcp_output+0x372>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8015b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b7c:	68db      	ldr	r3, [r3, #12]
 8015b7e:	685b      	ldr	r3, [r3, #4]
 8015b80:	4618      	mov	r0, r3
 8015b82:	f7f9 fcc5 	bl	800f510 <lwip_htonl>
 8015b86:	4604      	mov	r4, r0
 8015b88:	6a3b      	ldr	r3, [r7, #32]
 8015b8a:	68db      	ldr	r3, [r3, #12]
 8015b8c:	685b      	ldr	r3, [r3, #4]
 8015b8e:	4618      	mov	r0, r3
 8015b90:	f7f9 fcbe 	bl	800f510 <lwip_htonl>
 8015b94:	4603      	mov	r3, r0
 8015b96:	1ae3      	subs	r3, r4, r3
 8015b98:	2b00      	cmp	r3, #0
 8015b9a:	da24      	bge.n	8015be6 <tcp_output+0x35e>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	336c      	adds	r3, #108	; 0x6c
 8015ba0:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015ba2:	e002      	b.n	8015baa <tcp_output+0x322>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 8015ba4:	69fb      	ldr	r3, [r7, #28]
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015baa:	69fb      	ldr	r3, [r7, #28]
 8015bac:	681b      	ldr	r3, [r3, #0]
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d011      	beq.n	8015bd6 <tcp_output+0x34e>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015bb2:	69fb      	ldr	r3, [r7, #28]
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	68db      	ldr	r3, [r3, #12]
 8015bb8:	685b      	ldr	r3, [r3, #4]
 8015bba:	4618      	mov	r0, r3
 8015bbc:	f7f9 fca8 	bl	800f510 <lwip_htonl>
 8015bc0:	4604      	mov	r4, r0
 8015bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bc4:	68db      	ldr	r3, [r3, #12]
 8015bc6:	685b      	ldr	r3, [r3, #4]
 8015bc8:	4618      	mov	r0, r3
 8015bca:	f7f9 fca1 	bl	800f510 <lwip_htonl>
 8015bce:	4603      	mov	r3, r0
 8015bd0:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	dbe6      	blt.n	8015ba4 <tcp_output+0x31c>
          }
          seg->next = (*cur_seg);
 8015bd6:	69fb      	ldr	r3, [r7, #28]
 8015bd8:	681a      	ldr	r2, [r3, #0]
 8015bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bdc:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8015bde:	69fb      	ldr	r3, [r7, #28]
 8015be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015be2:	601a      	str	r2, [r3, #0]
 8015be4:	e009      	b.n	8015bfa <tcp_output+0x372>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015be6:	6a3b      	ldr	r3, [r7, #32]
 8015be8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015bea:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8015bec:	6a3b      	ldr	r3, [r7, #32]
 8015bee:	681b      	ldr	r3, [r3, #0]
 8015bf0:	623b      	str	r3, [r7, #32]
 8015bf2:	e002      	b.n	8015bfa <tcp_output+0x372>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8015bf4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015bf6:	f7fc f9b0 	bl	8011f5a <tcp_seg_free>
    }
    seg = pcb->unsent;
 8015bfa:	687b      	ldr	r3, [r7, #4]
 8015bfc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015bfe:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8015c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d015      	beq.n	8015c32 <tcp_output+0x3aa>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8015c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c08:	68db      	ldr	r3, [r3, #12]
 8015c0a:	685b      	ldr	r3, [r3, #4]
 8015c0c:	4618      	mov	r0, r3
 8015c0e:	f7f9 fc7f 	bl	800f510 <lwip_htonl>
 8015c12:	4602      	mov	r2, r0
 8015c14:	687b      	ldr	r3, [r7, #4]
 8015c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015c18:	1ad3      	subs	r3, r2, r3
 8015c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015c1c:	8912      	ldrh	r2, [r2, #8]
 8015c1e:	4413      	add	r3, r2
  while (seg != NULL &&
 8015c20:	69ba      	ldr	r2, [r7, #24]
 8015c22:	429a      	cmp	r2, r3
 8015c24:	f4bf aedf 	bcs.w	80159e6 <tcp_output+0x15e>
  }
output_done:
 8015c28:	e003      	b.n	8015c32 <tcp_output+0x3aa>
    goto output_done;
 8015c2a:	bf00      	nop
 8015c2c:	e002      	b.n	8015c34 <tcp_output+0x3ac>
      break;
 8015c2e:	bf00      	nop
 8015c30:	e000      	b.n	8015c34 <tcp_output+0x3ac>
output_done:
 8015c32:	bf00      	nop
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8015c34:	687b      	ldr	r3, [r7, #4]
 8015c36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	d103      	bne.n	8015c44 <tcp_output+0x3bc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	2200      	movs	r2, #0
 8015c40:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	7e9b      	ldrb	r3, [r3, #26]
 8015c48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015c4c:	b2da      	uxtb	r2, r3
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 8015c52:	2300      	movs	r3, #0
}
 8015c54:	4618      	mov	r0, r3
 8015c56:	3728      	adds	r7, #40	; 0x28
 8015c58:	46bd      	mov	sp, r7
 8015c5a:	bdb0      	pop	{r4, r5, r7, pc}

08015c5c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8015c5c:	b5b0      	push	{r4, r5, r7, lr}
 8015c5e:	b08c      	sub	sp, #48	; 0x30
 8015c60:	af04      	add	r7, sp, #16
 8015c62:	60f8      	str	r0, [r7, #12]
 8015c64:	60b9      	str	r1, [r7, #8]
 8015c66:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 8015c68:	68fb      	ldr	r3, [r7, #12]
 8015c6a:	685b      	ldr	r3, [r3, #4]
 8015c6c:	89db      	ldrh	r3, [r3, #14]
 8015c6e:	2b01      	cmp	r3, #1
 8015c70:	d001      	beq.n	8015c76 <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 8015c72:	2300      	movs	r3, #0
 8015c74:	e08b      	b.n	8015d8e <tcp_output_segment+0x132>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8015c76:	68bb      	ldr	r3, [r7, #8]
 8015c78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015c7a:	68fb      	ldr	r3, [r7, #12]
 8015c7c:	68dc      	ldr	r4, [r3, #12]
 8015c7e:	4610      	mov	r0, r2
 8015c80:	f7f9 fc46 	bl	800f510 <lwip_htonl>
 8015c84:	4603      	mov	r3, r0
 8015c86:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8015c88:	68bb      	ldr	r3, [r7, #8]
 8015c8a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8015c8c:	68fb      	ldr	r3, [r7, #12]
 8015c8e:	68dc      	ldr	r4, [r3, #12]
 8015c90:	4610      	mov	r0, r2
 8015c92:	f7f9 fc2f 	bl	800f4f4 <lwip_htons>
 8015c96:	4603      	mov	r3, r0
 8015c98:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015c9a:	68bb      	ldr	r3, [r7, #8]
 8015c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c9e:	68ba      	ldr	r2, [r7, #8]
 8015ca0:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015ca2:	441a      	add	r2, r3
 8015ca4:	68bb      	ldr	r3, [r7, #8]
 8015ca6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8015ca8:	68fb      	ldr	r3, [r7, #12]
 8015caa:	68db      	ldr	r3, [r3, #12]
 8015cac:	3314      	adds	r3, #20
 8015cae:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8015cb0:	68fb      	ldr	r3, [r7, #12]
 8015cb2:	7a9b      	ldrb	r3, [r3, #10]
 8015cb4:	f003 0301 	and.w	r3, r3, #1
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d014      	beq.n	8015ce6 <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 8015cbc:	68bb      	ldr	r3, [r7, #8]
 8015cbe:	3304      	adds	r3, #4
 8015cc0:	4619      	mov	r1, r3
 8015cc2:	f44f 7006 	mov.w	r0, #536	; 0x218
 8015cc6:	f7fc fc73 	bl	80125b0 <tcp_eff_send_mss_impl>
 8015cca:	4603      	mov	r3, r0
 8015ccc:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8015cce:	8b7b      	ldrh	r3, [r7, #26]
 8015cd0:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8015cd4:	4618      	mov	r0, r3
 8015cd6:	f7f9 fc1b 	bl	800f510 <lwip_htonl>
 8015cda:	4602      	mov	r2, r0
 8015cdc:	69fb      	ldr	r3, [r7, #28]
 8015cde:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015ce0:	69fb      	ldr	r3, [r7, #28]
 8015ce2:	3304      	adds	r3, #4
 8015ce4:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8015ce6:	68bb      	ldr	r3, [r7, #8]
 8015ce8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015cec:	2b00      	cmp	r3, #0
 8015cee:	da02      	bge.n	8015cf6 <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 8015cf0:	68bb      	ldr	r3, [r7, #8]
 8015cf2:	2200      	movs	r2, #0
 8015cf4:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8015cf6:	68bb      	ldr	r3, [r7, #8]
 8015cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	d10c      	bne.n	8015d18 <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 8015cfe:	4b26      	ldr	r3, [pc, #152]	; (8015d98 <tcp_output_segment+0x13c>)
 8015d00:	681a      	ldr	r2, [r3, #0]
 8015d02:	68bb      	ldr	r3, [r7, #8]
 8015d04:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8015d06:	68fb      	ldr	r3, [r7, #12]
 8015d08:	68db      	ldr	r3, [r3, #12]
 8015d0a:	685b      	ldr	r3, [r3, #4]
 8015d0c:	4618      	mov	r0, r3
 8015d0e:	f7f9 fbff 	bl	800f510 <lwip_htonl>
 8015d12:	4602      	mov	r2, r0
 8015d14:	68bb      	ldr	r3, [r7, #8]
 8015d16:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015d18:	68fb      	ldr	r3, [r7, #12]
 8015d1a:	68db      	ldr	r3, [r3, #12]
 8015d1c:	461a      	mov	r2, r3
 8015d1e:	68fb      	ldr	r3, [r7, #12]
 8015d20:	685b      	ldr	r3, [r3, #4]
 8015d22:	685b      	ldr	r3, [r3, #4]
 8015d24:	1ad3      	subs	r3, r2, r3
 8015d26:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015d28:	68fb      	ldr	r3, [r7, #12]
 8015d2a:	685b      	ldr	r3, [r3, #4]
 8015d2c:	8959      	ldrh	r1, [r3, #10]
 8015d2e:	68fb      	ldr	r3, [r7, #12]
 8015d30:	685b      	ldr	r3, [r3, #4]
 8015d32:	8b3a      	ldrh	r2, [r7, #24]
 8015d34:	1a8a      	subs	r2, r1, r2
 8015d36:	b292      	uxth	r2, r2
 8015d38:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015d3a:	68fb      	ldr	r3, [r7, #12]
 8015d3c:	685b      	ldr	r3, [r3, #4]
 8015d3e:	8919      	ldrh	r1, [r3, #8]
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	685b      	ldr	r3, [r3, #4]
 8015d44:	8b3a      	ldrh	r2, [r7, #24]
 8015d46:	1a8a      	subs	r2, r1, r2
 8015d48:	b292      	uxth	r2, r2
 8015d4a:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8015d4c:	68fb      	ldr	r3, [r7, #12]
 8015d4e:	685b      	ldr	r3, [r3, #4]
 8015d50:	68fa      	ldr	r2, [r7, #12]
 8015d52:	68d2      	ldr	r2, [r2, #12]
 8015d54:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015d56:	68fb      	ldr	r3, [r7, #12]
 8015d58:	68db      	ldr	r3, [r3, #12]
 8015d5a:	2200      	movs	r2, #0
 8015d5c:	741a      	strb	r2, [r3, #16]
 8015d5e:	2200      	movs	r2, #0
 8015d60:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8015d62:	68fb      	ldr	r3, [r7, #12]
 8015d64:	6858      	ldr	r0, [r3, #4]
 8015d66:	68b9      	ldr	r1, [r7, #8]
 8015d68:	68bb      	ldr	r3, [r7, #8]
 8015d6a:	1d1c      	adds	r4, r3, #4
 8015d6c:	68bb      	ldr	r3, [r7, #8]
 8015d6e:	7a9d      	ldrb	r5, [r3, #10]
 8015d70:	68bb      	ldr	r3, [r7, #8]
 8015d72:	7a5b      	ldrb	r3, [r3, #9]
 8015d74:	687a      	ldr	r2, [r7, #4]
 8015d76:	9202      	str	r2, [sp, #8]
 8015d78:	2206      	movs	r2, #6
 8015d7a:	9201      	str	r2, [sp, #4]
 8015d7c:	9300      	str	r3, [sp, #0]
 8015d7e:	462b      	mov	r3, r5
 8015d80:	4622      	mov	r2, r4
 8015d82:	f002 f8b3 	bl	8017eec <ip4_output_if>
 8015d86:	4603      	mov	r3, r0
 8015d88:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 8015d8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015d8e:	4618      	mov	r0, r3
 8015d90:	3720      	adds	r7, #32
 8015d92:	46bd      	mov	sp, r7
 8015d94:	bdb0      	pop	{r4, r5, r7, pc}
 8015d96:	bf00      	nop
 8015d98:	200101d0 	.word	0x200101d0

08015d9c <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 8015d9c:	b580      	push	{r7, lr}
 8015d9e:	b08c      	sub	sp, #48	; 0x30
 8015da0:	af04      	add	r7, sp, #16
 8015da2:	60f8      	str	r0, [r7, #12]
 8015da4:	60b9      	str	r1, [r7, #8]
 8015da6:	607a      	str	r2, [r7, #4]
 8015da8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 8015daa:	2200      	movs	r2, #0
 8015dac:	2114      	movs	r1, #20
 8015dae:	2001      	movs	r0, #1
 8015db0:	f7fa fa48 	bl	8010244 <pbuf_alloc>
 8015db4:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 8015db6:	69fb      	ldr	r3, [r7, #28]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d05b      	beq.n	8015e74 <tcp_rst+0xd8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8015dbc:	69fb      	ldr	r3, [r7, #28]
 8015dbe:	895b      	ldrh	r3, [r3, #10]
 8015dc0:	2b13      	cmp	r3, #19
 8015dc2:	d806      	bhi.n	8015dd2 <tcp_rst+0x36>
 8015dc4:	4b2d      	ldr	r3, [pc, #180]	; (8015e7c <tcp_rst+0xe0>)
 8015dc6:	f240 524d 	movw	r2, #1357	; 0x54d
 8015dca:	492d      	ldr	r1, [pc, #180]	; (8015e80 <tcp_rst+0xe4>)
 8015dcc:	482d      	ldr	r0, [pc, #180]	; (8015e84 <tcp_rst+0xe8>)
 8015dce:	f003 fa87 	bl	80192e0 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 8015dd2:	69fb      	ldr	r3, [r7, #28]
 8015dd4:	685b      	ldr	r3, [r3, #4]
 8015dd6:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 8015dd8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015dda:	4618      	mov	r0, r3
 8015ddc:	f7f9 fb8a 	bl	800f4f4 <lwip_htons>
 8015de0:	4603      	mov	r3, r0
 8015de2:	461a      	mov	r2, r3
 8015de4:	69bb      	ldr	r3, [r7, #24]
 8015de6:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 8015de8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015dea:	4618      	mov	r0, r3
 8015dec:	f7f9 fb82 	bl	800f4f4 <lwip_htons>
 8015df0:	4603      	mov	r3, r0
 8015df2:	461a      	mov	r2, r3
 8015df4:	69bb      	ldr	r3, [r7, #24]
 8015df6:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 8015df8:	68f8      	ldr	r0, [r7, #12]
 8015dfa:	f7f9 fb89 	bl	800f510 <lwip_htonl>
 8015dfe:	4602      	mov	r2, r0
 8015e00:	69bb      	ldr	r3, [r7, #24]
 8015e02:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 8015e04:	68b8      	ldr	r0, [r7, #8]
 8015e06:	f7f9 fb83 	bl	800f510 <lwip_htonl>
 8015e0a:	4602      	mov	r2, r0
 8015e0c:	69bb      	ldr	r3, [r7, #24]
 8015e0e:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 8015e10:	f245 0014 	movw	r0, #20500	; 0x5014
 8015e14:	f7f9 fb6e 	bl	800f4f4 <lwip_htons>
 8015e18:	4603      	mov	r3, r0
 8015e1a:	461a      	mov	r2, r3
 8015e1c:	69bb      	ldr	r3, [r7, #24]
 8015e1e:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8015e20:	69bb      	ldr	r3, [r7, #24]
 8015e22:	2200      	movs	r2, #0
 8015e24:	f042 0208 	orr.w	r2, r2, #8
 8015e28:	739a      	strb	r2, [r3, #14]
 8015e2a:	2200      	movs	r2, #0
 8015e2c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8015e30:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 8015e32:	69bb      	ldr	r3, [r7, #24]
 8015e34:	2200      	movs	r2, #0
 8015e36:	741a      	strb	r2, [r3, #16]
 8015e38:	2200      	movs	r2, #0
 8015e3a:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 8015e3c:	69bb      	ldr	r3, [r7, #24]
 8015e3e:	2200      	movs	r2, #0
 8015e40:	749a      	strb	r2, [r3, #18]
 8015e42:	2200      	movs	r2, #0
 8015e44:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 8015e46:	6838      	ldr	r0, [r7, #0]
 8015e48:	f001 fea8 	bl	8017b9c <ip4_route>
 8015e4c:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 8015e4e:	697b      	ldr	r3, [r7, #20]
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d00b      	beq.n	8015e6c <tcp_rst+0xd0>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 8015e54:	697b      	ldr	r3, [r7, #20]
 8015e56:	9302      	str	r3, [sp, #8]
 8015e58:	2306      	movs	r3, #6
 8015e5a:	9301      	str	r3, [sp, #4]
 8015e5c:	2300      	movs	r3, #0
 8015e5e:	9300      	str	r3, [sp, #0]
 8015e60:	23ff      	movs	r3, #255	; 0xff
 8015e62:	683a      	ldr	r2, [r7, #0]
 8015e64:	6879      	ldr	r1, [r7, #4]
 8015e66:	69f8      	ldr	r0, [r7, #28]
 8015e68:	f002 f840 	bl	8017eec <ip4_output_if>
  }
  pbuf_free(p);
 8015e6c:	69f8      	ldr	r0, [r7, #28]
 8015e6e:	f7fa fd5b 	bl	8010928 <pbuf_free>
 8015e72:	e000      	b.n	8015e76 <tcp_rst+0xda>
    return;
 8015e74:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8015e76:	3720      	adds	r7, #32
 8015e78:	46bd      	mov	sp, r7
 8015e7a:	bd80      	pop	{r7, pc}
 8015e7c:	0801c168 	.word	0x0801c168
 8015e80:	0801c1c0 	.word	0x0801c1c0
 8015e84:	0801c1f0 	.word	0x0801c1f0

08015e88 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8015e88:	b580      	push	{r7, lr}
 8015e8a:	b084      	sub	sp, #16
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d029      	beq.n	8015eec <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 8015e98:	687b      	ldr	r3, [r7, #4]
 8015e9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015e9c:	60fb      	str	r3, [r7, #12]
 8015e9e:	e002      	b.n	8015ea6 <tcp_rexmit_rto+0x1e>
 8015ea0:	68fb      	ldr	r3, [r7, #12]
 8015ea2:	681b      	ldr	r3, [r3, #0]
 8015ea4:	60fb      	str	r3, [r7, #12]
 8015ea6:	68fb      	ldr	r3, [r7, #12]
 8015ea8:	681b      	ldr	r3, [r3, #0]
 8015eaa:	2b00      	cmp	r3, #0
 8015eac:	d1f8      	bne.n	8015ea0 <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8015eb2:	68fb      	ldr	r3, [r7, #12]
 8015eb4:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	669a      	str	r2, [r3, #104]	; 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	2200      	movs	r2, #0
 8015ec2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015eca:	2bff      	cmp	r3, #255	; 0xff
 8015ecc:	d007      	beq.n	8015ede <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015ed4:	3301      	adds	r3, #1
 8015ed6:	b2da      	uxtb	r2, r3
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	2200      	movs	r2, #0
 8015ee2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 8015ee4:	6878      	ldr	r0, [r7, #4]
 8015ee6:	f7ff fccf 	bl	8015888 <tcp_output>
 8015eea:	e000      	b.n	8015eee <tcp_rexmit_rto+0x66>
    return;
 8015eec:	bf00      	nop
}
 8015eee:	3710      	adds	r7, #16
 8015ef0:	46bd      	mov	sp, r7
 8015ef2:	bd80      	pop	{r7, pc}

08015ef4 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015ef4:	b590      	push	{r4, r7, lr}
 8015ef6:	b085      	sub	sp, #20
 8015ef8:	af00      	add	r7, sp, #0
 8015efa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 8015efc:	687b      	ldr	r3, [r7, #4]
 8015efe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015f00:	2b00      	cmp	r3, #0
 8015f02:	d043      	beq.n	8015f8c <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015f08:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 8015f0a:	68bb      	ldr	r3, [r7, #8]
 8015f0c:	681a      	ldr	r2, [r3, #0]
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	66da      	str	r2, [r3, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 8015f12:	687b      	ldr	r3, [r7, #4]
 8015f14:	3368      	adds	r3, #104	; 0x68
 8015f16:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015f18:	e002      	b.n	8015f20 <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 8015f1a:	68fb      	ldr	r3, [r7, #12]
 8015f1c:	681b      	ldr	r3, [r3, #0]
 8015f1e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015f20:	68fb      	ldr	r3, [r7, #12]
 8015f22:	681b      	ldr	r3, [r3, #0]
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d011      	beq.n	8015f4c <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015f28:	68fb      	ldr	r3, [r7, #12]
 8015f2a:	681b      	ldr	r3, [r3, #0]
 8015f2c:	68db      	ldr	r3, [r3, #12]
 8015f2e:	685b      	ldr	r3, [r3, #4]
 8015f30:	4618      	mov	r0, r3
 8015f32:	f7f9 faed 	bl	800f510 <lwip_htonl>
 8015f36:	4604      	mov	r4, r0
 8015f38:	68bb      	ldr	r3, [r7, #8]
 8015f3a:	68db      	ldr	r3, [r3, #12]
 8015f3c:	685b      	ldr	r3, [r3, #4]
 8015f3e:	4618      	mov	r0, r3
 8015f40:	f7f9 fae6 	bl	800f510 <lwip_htonl>
 8015f44:	4603      	mov	r3, r0
 8015f46:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015f48:	2b00      	cmp	r3, #0
 8015f4a:	dbe6      	blt.n	8015f1a <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 8015f4c:	68fb      	ldr	r3, [r7, #12]
 8015f4e:	681a      	ldr	r2, [r3, #0]
 8015f50:	68bb      	ldr	r3, [r7, #8]
 8015f52:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8015f54:	68fb      	ldr	r3, [r7, #12]
 8015f56:	68ba      	ldr	r2, [r7, #8]
 8015f58:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015f5a:	68bb      	ldr	r3, [r7, #8]
 8015f5c:	681b      	ldr	r3, [r3, #0]
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	d103      	bne.n	8015f6a <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	2200      	movs	r2, #0
 8015f66:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015f70:	2bff      	cmp	r3, #255	; 0xff
 8015f72:	d007      	beq.n	8015f84 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015f7a:	3301      	adds	r3, #1
 8015f7c:	b2da      	uxtb	r2, r3
 8015f7e:	687b      	ldr	r3, [r7, #4]
 8015f80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	2200      	movs	r2, #0
 8015f88:	635a      	str	r2, [r3, #52]	; 0x34
 8015f8a:	e000      	b.n	8015f8e <tcp_rexmit+0x9a>
    return;
 8015f8c:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 8015f8e:	3714      	adds	r7, #20
 8015f90:	46bd      	mov	sp, r7
 8015f92:	bd90      	pop	{r4, r7, pc}

08015f94 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015f94:	b580      	push	{r7, lr}
 8015f96:	b082      	sub	sp, #8
 8015f98:	af00      	add	r7, sp, #0
 8015f9a:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015f9c:	687b      	ldr	r3, [r7, #4]
 8015f9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d04c      	beq.n	801603e <tcp_rexmit_fast+0xaa>
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	7e9b      	ldrb	r3, [r3, #26]
 8015fa8:	f003 0304 	and.w	r3, r3, #4
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d146      	bne.n	801603e <tcp_rexmit_fast+0xaa>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 8015fb0:	6878      	ldr	r0, [r7, #4]
 8015fb2:	f7ff ff9f 	bl	8015ef4 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015fbc:	687b      	ldr	r3, [r7, #4]
 8015fbe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8015fc2:	429a      	cmp	r2, r3
 8015fc4:	d208      	bcs.n	8015fd8 <tcp_rexmit_fast+0x44>
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015fcc:	2b00      	cmp	r3, #0
 8015fce:	da00      	bge.n	8015fd2 <tcp_rexmit_fast+0x3e>
 8015fd0:	3301      	adds	r3, #1
 8015fd2:	105b      	asrs	r3, r3, #1
 8015fd4:	b29b      	uxth	r3, r3
 8015fd6:	e007      	b.n	8015fe8 <tcp_rexmit_fast+0x54>
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	da00      	bge.n	8015fe4 <tcp_rexmit_fast+0x50>
 8015fe2:	3301      	adds	r3, #1
 8015fe4:	105b      	asrs	r3, r3, #1
 8015fe6:	b29b      	uxth	r3, r3
 8015fe8:	687a      	ldr	r2, [r7, #4]
 8015fea:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8015ff4:	461a      	mov	r2, r3
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015ffa:	005b      	lsls	r3, r3, #1
 8015ffc:	429a      	cmp	r2, r3
 8015ffe:	d206      	bcs.n	801600e <tcp_rexmit_fast+0x7a>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016004:	005b      	lsls	r3, r3, #1
 8016006:	b29a      	uxth	r2, r3
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801600e:	687b      	ldr	r3, [r7, #4]
 8016010:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016018:	4619      	mov	r1, r3
 801601a:	0049      	lsls	r1, r1, #1
 801601c:	440b      	add	r3, r1
 801601e:	b29b      	uxth	r3, r3
 8016020:	4413      	add	r3, r2
 8016022:	b29a      	uxth	r2, r3
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->flags |= TF_INFR;
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	7e9b      	ldrb	r3, [r3, #26]
 801602e:	f043 0304 	orr.w	r3, r3, #4
 8016032:	b2da      	uxtb	r2, r3
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	2200      	movs	r2, #0
 801603c:	861a      	strh	r2, [r3, #48]	; 0x30
  }
}
 801603e:	bf00      	nop
 8016040:	3708      	adds	r7, #8
 8016042:	46bd      	mov	sp, r7
 8016044:	bd80      	pop	{r7, pc}

08016046 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8016046:	b580      	push	{r7, lr}
 8016048:	b08a      	sub	sp, #40	; 0x28
 801604a:	af04      	add	r7, sp, #16
 801604c:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8016052:	3b01      	subs	r3, #1
 8016054:	4618      	mov	r0, r3
 8016056:	f7f9 fa5b 	bl	800f510 <lwip_htonl>
 801605a:	4603      	mov	r3, r0
 801605c:	2200      	movs	r2, #0
 801605e:	2100      	movs	r1, #0
 8016060:	6878      	ldr	r0, [r7, #4]
 8016062:	f7fe fd43 	bl	8014aec <tcp_output_alloc_header>
 8016066:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016068:	693b      	ldr	r3, [r7, #16]
 801606a:	2b00      	cmp	r3, #0
 801606c:	d102      	bne.n	8016074 <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801606e:	f04f 33ff 	mov.w	r3, #4294967295
 8016072:	e021      	b.n	80160b8 <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	3304      	adds	r3, #4
 8016078:	4618      	mov	r0, r3
 801607a:	f001 fd8f 	bl	8017b9c <ip4_route>
 801607e:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 8016080:	68fb      	ldr	r3, [r7, #12]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d102      	bne.n	801608c <tcp_keepalive+0x46>
    err = ERR_RTE;
 8016086:	23fc      	movs	r3, #252	; 0xfc
 8016088:	75fb      	strb	r3, [r7, #23]
 801608a:	e010      	b.n	80160ae <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 801608c:	6879      	ldr	r1, [r7, #4]
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	1d1a      	adds	r2, r3, #4
 8016092:	687b      	ldr	r3, [r7, #4]
 8016094:	7a98      	ldrb	r0, [r3, #10]
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	9302      	str	r3, [sp, #8]
 801609a:	2306      	movs	r3, #6
 801609c:	9301      	str	r3, [sp, #4]
 801609e:	2300      	movs	r3, #0
 80160a0:	9300      	str	r3, [sp, #0]
 80160a2:	4603      	mov	r3, r0
 80160a4:	6938      	ldr	r0, [r7, #16]
 80160a6:	f001 ff21 	bl	8017eec <ip4_output_if>
 80160aa:	4603      	mov	r3, r0
 80160ac:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 80160ae:	6938      	ldr	r0, [r7, #16]
 80160b0:	f7fa fc3a 	bl	8010928 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80160b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80160b8:	4618      	mov	r0, r3
 80160ba:	3718      	adds	r7, #24
 80160bc:	46bd      	mov	sp, r7
 80160be:	bd80      	pop	{r7, pc}

080160c0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80160c0:	b590      	push	{r4, r7, lr}
 80160c2:	b08f      	sub	sp, #60	; 0x3c
 80160c4:	af04      	add	r7, sp, #16
 80160c6:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80160cc:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 80160ce:	6a3b      	ldr	r3, [r7, #32]
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	d102      	bne.n	80160da <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80160d8:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 80160da:	6a3b      	ldr	r3, [r7, #32]
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d101      	bne.n	80160e4 <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 80160e0:	2300      	movs	r3, #0
 80160e2:	e085      	b.n	80161f0 <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80160e4:	6a3b      	ldr	r3, [r7, #32]
 80160e6:	68db      	ldr	r3, [r3, #12]
 80160e8:	899b      	ldrh	r3, [r3, #12]
 80160ea:	b29b      	uxth	r3, r3
 80160ec:	4618      	mov	r0, r3
 80160ee:	f7f9 fa01 	bl	800f4f4 <lwip_htons>
 80160f2:	4603      	mov	r3, r0
 80160f4:	f003 0301 	and.w	r3, r3, #1
 80160f8:	2b00      	cmp	r3, #0
 80160fa:	d005      	beq.n	8016108 <tcp_zero_window_probe+0x48>
 80160fc:	6a3b      	ldr	r3, [r7, #32]
 80160fe:	891b      	ldrh	r3, [r3, #8]
 8016100:	2b00      	cmp	r3, #0
 8016102:	d101      	bne.n	8016108 <tcp_zero_window_probe+0x48>
 8016104:	2301      	movs	r3, #1
 8016106:	e000      	b.n	801610a <tcp_zero_window_probe+0x4a>
 8016108:	2300      	movs	r3, #0
 801610a:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801610c:	7ffb      	ldrb	r3, [r7, #31]
 801610e:	2b00      	cmp	r3, #0
 8016110:	bf0c      	ite	eq
 8016112:	2301      	moveq	r3, #1
 8016114:	2300      	movne	r3, #0
 8016116:	b2db      	uxtb	r3, r3
 8016118:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 801611a:	6a3b      	ldr	r3, [r7, #32]
 801611c:	68db      	ldr	r3, [r3, #12]
 801611e:	685b      	ldr	r3, [r3, #4]
 8016120:	8bba      	ldrh	r2, [r7, #28]
 8016122:	2100      	movs	r1, #0
 8016124:	6878      	ldr	r0, [r7, #4]
 8016126:	f7fe fce1 	bl	8014aec <tcp_output_alloc_header>
 801612a:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801612c:	69bb      	ldr	r3, [r7, #24]
 801612e:	2b00      	cmp	r3, #0
 8016130:	d102      	bne.n	8016138 <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8016132:	f04f 33ff 	mov.w	r3, #4294967295
 8016136:	e05b      	b.n	80161f0 <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016138:	69bb      	ldr	r3, [r7, #24]
 801613a:	685b      	ldr	r3, [r3, #4]
 801613c:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801613e:	7ffb      	ldrb	r3, [r7, #31]
 8016140:	2b00      	cmp	r3, #0
 8016142:	d00e      	beq.n	8016162 <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8016144:	697b      	ldr	r3, [r7, #20]
 8016146:	899b      	ldrh	r3, [r3, #12]
 8016148:	b29b      	uxth	r3, r3
 801614a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801614e:	b29c      	uxth	r4, r3
 8016150:	2011      	movs	r0, #17
 8016152:	f7f9 f9cf 	bl	800f4f4 <lwip_htons>
 8016156:	4603      	mov	r3, r0
 8016158:	4323      	orrs	r3, r4
 801615a:	b29a      	uxth	r2, r3
 801615c:	697b      	ldr	r3, [r7, #20]
 801615e:	819a      	strh	r2, [r3, #12]
 8016160:	e010      	b.n	8016184 <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016162:	69bb      	ldr	r3, [r7, #24]
 8016164:	685b      	ldr	r3, [r3, #4]
 8016166:	3314      	adds	r3, #20
 8016168:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801616a:	6a3b      	ldr	r3, [r7, #32]
 801616c:	6858      	ldr	r0, [r3, #4]
 801616e:	6a3b      	ldr	r3, [r7, #32]
 8016170:	685b      	ldr	r3, [r3, #4]
 8016172:	891a      	ldrh	r2, [r3, #8]
 8016174:	6a3b      	ldr	r3, [r7, #32]
 8016176:	891b      	ldrh	r3, [r3, #8]
 8016178:	1ad3      	subs	r3, r2, r3
 801617a:	b29b      	uxth	r3, r3
 801617c:	2201      	movs	r2, #1
 801617e:	6939      	ldr	r1, [r7, #16]
 8016180:	f7fa fdce 	bl	8010d20 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016184:	6a3b      	ldr	r3, [r7, #32]
 8016186:	68db      	ldr	r3, [r3, #12]
 8016188:	685b      	ldr	r3, [r3, #4]
 801618a:	4618      	mov	r0, r3
 801618c:	f7f9 f9c0 	bl	800f510 <lwip_htonl>
 8016190:	4603      	mov	r3, r0
 8016192:	3301      	adds	r3, #1
 8016194:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016196:	687b      	ldr	r3, [r7, #4]
 8016198:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801619a:	68fb      	ldr	r3, [r7, #12]
 801619c:	1ad3      	subs	r3, r2, r3
 801619e:	2b00      	cmp	r3, #0
 80161a0:	da02      	bge.n	80161a8 <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	68fa      	ldr	r2, [r7, #12]
 80161a6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80161a8:	687b      	ldr	r3, [r7, #4]
 80161aa:	3304      	adds	r3, #4
 80161ac:	4618      	mov	r0, r3
 80161ae:	f001 fcf5 	bl	8017b9c <ip4_route>
 80161b2:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 80161b4:	68bb      	ldr	r3, [r7, #8]
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d103      	bne.n	80161c2 <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 80161ba:	23fc      	movs	r3, #252	; 0xfc
 80161bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80161c0:	e011      	b.n	80161e6 <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80161c2:	6879      	ldr	r1, [r7, #4]
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	1d1a      	adds	r2, r3, #4
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	7a98      	ldrb	r0, [r3, #10]
 80161cc:	68bb      	ldr	r3, [r7, #8]
 80161ce:	9302      	str	r3, [sp, #8]
 80161d0:	2306      	movs	r3, #6
 80161d2:	9301      	str	r3, [sp, #4]
 80161d4:	2300      	movs	r3, #0
 80161d6:	9300      	str	r3, [sp, #0]
 80161d8:	4603      	mov	r3, r0
 80161da:	69b8      	ldr	r0, [r7, #24]
 80161dc:	f001 fe86 	bl	8017eec <ip4_output_if>
 80161e0:	4603      	mov	r3, r0
 80161e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 80161e6:	69b8      	ldr	r0, [r7, #24]
 80161e8:	f7fa fb9e 	bl	8010928 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80161ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80161f0:	4618      	mov	r0, r3
 80161f2:	372c      	adds	r7, #44	; 0x2c
 80161f4:	46bd      	mov	sp, r7
 80161f6:	bd90      	pop	{r4, r7, pc}

080161f8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80161f8:	b580      	push	{r7, lr}
 80161fa:	b082      	sub	sp, #8
 80161fc:	af00      	add	r7, sp, #0
 80161fe:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8016200:	f7fa fe10 	bl	8010e24 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8016204:	4b0a      	ldr	r3, [pc, #40]	; (8016230 <tcpip_tcp_timer+0x38>)
 8016206:	681b      	ldr	r3, [r3, #0]
 8016208:	2b00      	cmp	r3, #0
 801620a:	d103      	bne.n	8016214 <tcpip_tcp_timer+0x1c>
 801620c:	4b09      	ldr	r3, [pc, #36]	; (8016234 <tcpip_tcp_timer+0x3c>)
 801620e:	681b      	ldr	r3, [r3, #0]
 8016210:	2b00      	cmp	r3, #0
 8016212:	d005      	beq.n	8016220 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016214:	2200      	movs	r2, #0
 8016216:	4908      	ldr	r1, [pc, #32]	; (8016238 <tcpip_tcp_timer+0x40>)
 8016218:	20fa      	movs	r0, #250	; 0xfa
 801621a:	f000 f86f 	bl	80162fc <sys_timeout>
 801621e:	e002      	b.n	8016226 <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016220:	4b06      	ldr	r3, [pc, #24]	; (801623c <tcpip_tcp_timer+0x44>)
 8016222:	2200      	movs	r2, #0
 8016224:	601a      	str	r2, [r3, #0]
  }
}
 8016226:	bf00      	nop
 8016228:	3708      	adds	r7, #8
 801622a:	46bd      	mov	sp, r7
 801622c:	bd80      	pop	{r7, pc}
 801622e:	bf00      	nop
 8016230:	200101cc 	.word	0x200101cc
 8016234:	200101dc 	.word	0x200101dc
 8016238:	080161f9 	.word	0x080161f9
 801623c:	2000c840 	.word	0x2000c840

08016240 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016240:	b580      	push	{r7, lr}
 8016242:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8016244:	4b0a      	ldr	r3, [pc, #40]	; (8016270 <tcp_timer_needed+0x30>)
 8016246:	681b      	ldr	r3, [r3, #0]
 8016248:	2b00      	cmp	r3, #0
 801624a:	d10f      	bne.n	801626c <tcp_timer_needed+0x2c>
 801624c:	4b09      	ldr	r3, [pc, #36]	; (8016274 <tcp_timer_needed+0x34>)
 801624e:	681b      	ldr	r3, [r3, #0]
 8016250:	2b00      	cmp	r3, #0
 8016252:	d103      	bne.n	801625c <tcp_timer_needed+0x1c>
 8016254:	4b08      	ldr	r3, [pc, #32]	; (8016278 <tcp_timer_needed+0x38>)
 8016256:	681b      	ldr	r3, [r3, #0]
 8016258:	2b00      	cmp	r3, #0
 801625a:	d007      	beq.n	801626c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801625c:	4b04      	ldr	r3, [pc, #16]	; (8016270 <tcp_timer_needed+0x30>)
 801625e:	2201      	movs	r2, #1
 8016260:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016262:	2200      	movs	r2, #0
 8016264:	4905      	ldr	r1, [pc, #20]	; (801627c <tcp_timer_needed+0x3c>)
 8016266:	20fa      	movs	r0, #250	; 0xfa
 8016268:	f000 f848 	bl	80162fc <sys_timeout>
  }
}
 801626c:	bf00      	nop
 801626e:	bd80      	pop	{r7, pc}
 8016270:	2000c840 	.word	0x2000c840
 8016274:	200101cc 	.word	0x200101cc
 8016278:	200101dc 	.word	0x200101dc
 801627c:	080161f9 	.word	0x080161f9

08016280 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 8016280:	b580      	push	{r7, lr}
 8016282:	b084      	sub	sp, #16
 8016284:	af00      	add	r7, sp, #0
 8016286:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801628c:	68fb      	ldr	r3, [r7, #12]
 801628e:	685b      	ldr	r3, [r3, #4]
 8016290:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 8016292:	68fb      	ldr	r3, [r7, #12]
 8016294:	681b      	ldr	r3, [r3, #0]
 8016296:	687a      	ldr	r2, [r7, #4]
 8016298:	4903      	ldr	r1, [pc, #12]	; (80162a8 <cyclic_timer+0x28>)
 801629a:	4618      	mov	r0, r3
 801629c:	f000 f82e 	bl	80162fc <sys_timeout>
}
 80162a0:	bf00      	nop
 80162a2:	3710      	adds	r7, #16
 80162a4:	46bd      	mov	sp, r7
 80162a6:	bd80      	pop	{r7, pc}
 80162a8:	08016281 	.word	0x08016281

080162ac <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80162ac:	b580      	push	{r7, lr}
 80162ae:	b082      	sub	sp, #8
 80162b0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80162b2:	2301      	movs	r3, #1
 80162b4:	607b      	str	r3, [r7, #4]
 80162b6:	e00e      	b.n	80162d6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 80162b8:	4a0d      	ldr	r2, [pc, #52]	; (80162f0 <sys_timeouts_init+0x44>)
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	00db      	lsls	r3, r3, #3
 80162c4:	4a0a      	ldr	r2, [pc, #40]	; (80162f0 <sys_timeouts_init+0x44>)
 80162c6:	4413      	add	r3, r2
 80162c8:	461a      	mov	r2, r3
 80162ca:	490a      	ldr	r1, [pc, #40]	; (80162f4 <sys_timeouts_init+0x48>)
 80162cc:	f000 f816 	bl	80162fc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	3301      	adds	r3, #1
 80162d4:	607b      	str	r3, [r7, #4]
 80162d6:	687b      	ldr	r3, [r7, #4]
 80162d8:	2b02      	cmp	r3, #2
 80162da:	d9ed      	bls.n	80162b8 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 80162dc:	f7f3 ff46 	bl	800a16c <sys_now>
 80162e0:	4602      	mov	r2, r0
 80162e2:	4b05      	ldr	r3, [pc, #20]	; (80162f8 <sys_timeouts_init+0x4c>)
 80162e4:	601a      	str	r2, [r3, #0]
}
 80162e6:	bf00      	nop
 80162e8:	3708      	adds	r7, #8
 80162ea:	46bd      	mov	sp, r7
 80162ec:	bd80      	pop	{r7, pc}
 80162ee:	bf00      	nop
 80162f0:	0801cf88 	.word	0x0801cf88
 80162f4:	08016281 	.word	0x08016281
 80162f8:	2000c83c 	.word	0x2000c83c

080162fc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80162fc:	b580      	push	{r7, lr}
 80162fe:	b088      	sub	sp, #32
 8016300:	af00      	add	r7, sp, #0
 8016302:	60f8      	str	r0, [r7, #12]
 8016304:	60b9      	str	r1, [r7, #8]
 8016306:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016308:	200a      	movs	r0, #10
 801630a:	f7f9 fcff 	bl	800fd0c <memp_malloc>
 801630e:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 8016310:	697b      	ldr	r3, [r7, #20]
 8016312:	2b00      	cmp	r3, #0
 8016314:	d10a      	bne.n	801632c <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016316:	697b      	ldr	r3, [r7, #20]
 8016318:	2b00      	cmp	r3, #0
 801631a:	f040 8084 	bne.w	8016426 <sys_timeout+0x12a>
 801631e:	4b44      	ldr	r3, [pc, #272]	; (8016430 <sys_timeout+0x134>)
 8016320:	22d4      	movs	r2, #212	; 0xd4
 8016322:	4944      	ldr	r1, [pc, #272]	; (8016434 <sys_timeout+0x138>)
 8016324:	4844      	ldr	r0, [pc, #272]	; (8016438 <sys_timeout+0x13c>)
 8016326:	f002 ffdb 	bl	80192e0 <iprintf>
    return;
 801632a:	e07c      	b.n	8016426 <sys_timeout+0x12a>
  }

  now = sys_now();
 801632c:	f7f3 ff1e 	bl	800a16c <sys_now>
 8016330:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 8016332:	4b42      	ldr	r3, [pc, #264]	; (801643c <sys_timeout+0x140>)
 8016334:	681b      	ldr	r3, [r3, #0]
 8016336:	2b00      	cmp	r3, #0
 8016338:	d105      	bne.n	8016346 <sys_timeout+0x4a>
    diff = 0;
 801633a:	2300      	movs	r3, #0
 801633c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 801633e:	4a40      	ldr	r2, [pc, #256]	; (8016440 <sys_timeout+0x144>)
 8016340:	693b      	ldr	r3, [r7, #16]
 8016342:	6013      	str	r3, [r2, #0]
 8016344:	e004      	b.n	8016350 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 8016346:	4b3e      	ldr	r3, [pc, #248]	; (8016440 <sys_timeout+0x144>)
 8016348:	681b      	ldr	r3, [r3, #0]
 801634a:	693a      	ldr	r2, [r7, #16]
 801634c:	1ad3      	subs	r3, r2, r3
 801634e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8016350:	697b      	ldr	r3, [r7, #20]
 8016352:	2200      	movs	r2, #0
 8016354:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8016356:	697b      	ldr	r3, [r7, #20]
 8016358:	68ba      	ldr	r2, [r7, #8]
 801635a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801635c:	697b      	ldr	r3, [r7, #20]
 801635e:	687a      	ldr	r2, [r7, #4]
 8016360:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 8016362:	68fa      	ldr	r2, [r7, #12]
 8016364:	69bb      	ldr	r3, [r7, #24]
 8016366:	441a      	add	r2, r3
 8016368:	697b      	ldr	r3, [r7, #20]
 801636a:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801636c:	4b33      	ldr	r3, [pc, #204]	; (801643c <sys_timeout+0x140>)
 801636e:	681b      	ldr	r3, [r3, #0]
 8016370:	2b00      	cmp	r3, #0
 8016372:	d103      	bne.n	801637c <sys_timeout+0x80>
    next_timeout = timeout;
 8016374:	4a31      	ldr	r2, [pc, #196]	; (801643c <sys_timeout+0x140>)
 8016376:	697b      	ldr	r3, [r7, #20]
 8016378:	6013      	str	r3, [r2, #0]
    return;
 801637a:	e055      	b.n	8016428 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 801637c:	4b2f      	ldr	r3, [pc, #188]	; (801643c <sys_timeout+0x140>)
 801637e:	681b      	ldr	r3, [r3, #0]
 8016380:	685b      	ldr	r3, [r3, #4]
 8016382:	68fa      	ldr	r2, [r7, #12]
 8016384:	429a      	cmp	r2, r3
 8016386:	d20f      	bcs.n	80163a8 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 8016388:	4b2c      	ldr	r3, [pc, #176]	; (801643c <sys_timeout+0x140>)
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	6859      	ldr	r1, [r3, #4]
 801638e:	4b2b      	ldr	r3, [pc, #172]	; (801643c <sys_timeout+0x140>)
 8016390:	681b      	ldr	r3, [r3, #0]
 8016392:	68fa      	ldr	r2, [r7, #12]
 8016394:	1a8a      	subs	r2, r1, r2
 8016396:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 8016398:	4b28      	ldr	r3, [pc, #160]	; (801643c <sys_timeout+0x140>)
 801639a:	681a      	ldr	r2, [r3, #0]
 801639c:	697b      	ldr	r3, [r7, #20]
 801639e:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80163a0:	4a26      	ldr	r2, [pc, #152]	; (801643c <sys_timeout+0x140>)
 80163a2:	697b      	ldr	r3, [r7, #20]
 80163a4:	6013      	str	r3, [r2, #0]
 80163a6:	e03f      	b.n	8016428 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80163a8:	4b24      	ldr	r3, [pc, #144]	; (801643c <sys_timeout+0x140>)
 80163aa:	681b      	ldr	r3, [r3, #0]
 80163ac:	61fb      	str	r3, [r7, #28]
 80163ae:	e036      	b.n	801641e <sys_timeout+0x122>
      timeout->time -= t->time;
 80163b0:	697b      	ldr	r3, [r7, #20]
 80163b2:	685a      	ldr	r2, [r3, #4]
 80163b4:	69fb      	ldr	r3, [r7, #28]
 80163b6:	685b      	ldr	r3, [r3, #4]
 80163b8:	1ad2      	subs	r2, r2, r3
 80163ba:	697b      	ldr	r3, [r7, #20]
 80163bc:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 80163be:	69fb      	ldr	r3, [r7, #28]
 80163c0:	681b      	ldr	r3, [r3, #0]
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d006      	beq.n	80163d4 <sys_timeout+0xd8>
 80163c6:	69fb      	ldr	r3, [r7, #28]
 80163c8:	681b      	ldr	r3, [r3, #0]
 80163ca:	685a      	ldr	r2, [r3, #4]
 80163cc:	697b      	ldr	r3, [r7, #20]
 80163ce:	685b      	ldr	r3, [r3, #4]
 80163d0:	429a      	cmp	r2, r3
 80163d2:	d921      	bls.n	8016418 <sys_timeout+0x11c>
        if (t->next != NULL) {
 80163d4:	69fb      	ldr	r3, [r7, #28]
 80163d6:	681b      	ldr	r3, [r3, #0]
 80163d8:	2b00      	cmp	r3, #0
 80163da:	d009      	beq.n	80163f0 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 80163dc:	69fb      	ldr	r3, [r7, #28]
 80163de:	681b      	ldr	r3, [r3, #0]
 80163e0:	6859      	ldr	r1, [r3, #4]
 80163e2:	697b      	ldr	r3, [r7, #20]
 80163e4:	685a      	ldr	r2, [r3, #4]
 80163e6:	69fb      	ldr	r3, [r7, #28]
 80163e8:	681b      	ldr	r3, [r3, #0]
 80163ea:	1a8a      	subs	r2, r1, r2
 80163ec:	605a      	str	r2, [r3, #4]
 80163ee:	e00b      	b.n	8016408 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 80163f0:	697b      	ldr	r3, [r7, #20]
 80163f2:	685b      	ldr	r3, [r3, #4]
 80163f4:	68fa      	ldr	r2, [r7, #12]
 80163f6:	429a      	cmp	r2, r3
 80163f8:	d206      	bcs.n	8016408 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 80163fa:	4b10      	ldr	r3, [pc, #64]	; (801643c <sys_timeout+0x140>)
 80163fc:	681b      	ldr	r3, [r3, #0]
 80163fe:	685a      	ldr	r2, [r3, #4]
 8016400:	68fb      	ldr	r3, [r7, #12]
 8016402:	441a      	add	r2, r3
 8016404:	697b      	ldr	r3, [r7, #20]
 8016406:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 8016408:	69fb      	ldr	r3, [r7, #28]
 801640a:	681a      	ldr	r2, [r3, #0]
 801640c:	697b      	ldr	r3, [r7, #20]
 801640e:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016410:	69fb      	ldr	r3, [r7, #28]
 8016412:	697a      	ldr	r2, [r7, #20]
 8016414:	601a      	str	r2, [r3, #0]
        break;
 8016416:	e007      	b.n	8016428 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 8016418:	69fb      	ldr	r3, [r7, #28]
 801641a:	681b      	ldr	r3, [r3, #0]
 801641c:	61fb      	str	r3, [r7, #28]
 801641e:	69fb      	ldr	r3, [r7, #28]
 8016420:	2b00      	cmp	r3, #0
 8016422:	d1c5      	bne.n	80163b0 <sys_timeout+0xb4>
 8016424:	e000      	b.n	8016428 <sys_timeout+0x12c>
    return;
 8016426:	bf00      	nop
      }
    }
  }
}
 8016428:	3720      	adds	r7, #32
 801642a:	46bd      	mov	sp, r7
 801642c:	bd80      	pop	{r7, pc}
 801642e:	bf00      	nop
 8016430:	0801c5d0 	.word	0x0801c5d0
 8016434:	0801c628 	.word	0x0801c628
 8016438:	0801c668 	.word	0x0801c668
 801643c:	2000c838 	.word	0x2000c838
 8016440:	2000c83c 	.word	0x2000c83c

08016444 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 8016444:	b580      	push	{r7, lr}
 8016446:	b086      	sub	sp, #24
 8016448:	af00      	add	r7, sp, #0
  if (next_timeout) {
 801644a:	4b24      	ldr	r3, [pc, #144]	; (80164dc <sys_check_timeouts+0x98>)
 801644c:	681b      	ldr	r3, [r3, #0]
 801644e:	2b00      	cmp	r3, #0
 8016450:	d03f      	beq.n	80164d2 <sys_check_timeouts+0x8e>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 8016452:	f7f3 fe8b 	bl	800a16c <sys_now>
 8016456:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 8016458:	4b21      	ldr	r3, [pc, #132]	; (80164e0 <sys_check_timeouts+0x9c>)
 801645a:	681b      	ldr	r3, [r3, #0]
 801645c:	68fa      	ldr	r2, [r7, #12]
 801645e:	1ad3      	subs	r3, r2, r3
 8016460:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 8016462:	2300      	movs	r3, #0
 8016464:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 8016466:	4b1d      	ldr	r3, [pc, #116]	; (80164dc <sys_check_timeouts+0x98>)
 8016468:	681b      	ldr	r3, [r3, #0]
 801646a:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 801646c:	68bb      	ldr	r3, [r7, #8]
 801646e:	2b00      	cmp	r3, #0
 8016470:	d02c      	beq.n	80164cc <sys_check_timeouts+0x88>
 8016472:	68bb      	ldr	r3, [r7, #8]
 8016474:	685b      	ldr	r3, [r3, #4]
 8016476:	697a      	ldr	r2, [r7, #20]
 8016478:	429a      	cmp	r2, r3
 801647a:	d327      	bcc.n	80164cc <sys_check_timeouts+0x88>
        /* timeout has expired */
        had_one = 1;
 801647c:	2301      	movs	r3, #1
 801647e:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 8016480:	68bb      	ldr	r3, [r7, #8]
 8016482:	685a      	ldr	r2, [r3, #4]
 8016484:	4b16      	ldr	r3, [pc, #88]	; (80164e0 <sys_check_timeouts+0x9c>)
 8016486:	681b      	ldr	r3, [r3, #0]
 8016488:	4413      	add	r3, r2
 801648a:	4a15      	ldr	r2, [pc, #84]	; (80164e0 <sys_check_timeouts+0x9c>)
 801648c:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 801648e:	68bb      	ldr	r3, [r7, #8]
 8016490:	685b      	ldr	r3, [r3, #4]
 8016492:	697a      	ldr	r2, [r7, #20]
 8016494:	1ad3      	subs	r3, r2, r3
 8016496:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 8016498:	68bb      	ldr	r3, [r7, #8]
 801649a:	681b      	ldr	r3, [r3, #0]
 801649c:	4a0f      	ldr	r2, [pc, #60]	; (80164dc <sys_check_timeouts+0x98>)
 801649e:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 80164a0:	68bb      	ldr	r3, [r7, #8]
 80164a2:	689b      	ldr	r3, [r3, #8]
 80164a4:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 80164a6:	68bb      	ldr	r3, [r7, #8]
 80164a8:	68db      	ldr	r3, [r3, #12]
 80164aa:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80164ac:	68b9      	ldr	r1, [r7, #8]
 80164ae:	200a      	movs	r0, #10
 80164b0:	f7f9 fca2 	bl	800fdf8 <memp_free>
        if (handler != NULL) {
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d008      	beq.n	80164cc <sys_check_timeouts+0x88>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
 80164ba:	480a      	ldr	r0, [pc, #40]	; (80164e4 <sys_check_timeouts+0xa0>)
 80164bc:	f002 fe6a 	bl	8019194 <sys_mutex_lock>
#endif /* !NO_SYS */
          handler(arg);
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	6838      	ldr	r0, [r7, #0]
 80164c4:	4798      	blx	r3
#if !NO_SYS
          UNLOCK_TCPIP_CORE();
 80164c6:	4807      	ldr	r0, [pc, #28]	; (80164e4 <sys_check_timeouts+0xa0>)
 80164c8:	f002 fe73 	bl	80191b2 <sys_mutex_unlock>
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 80164cc:	7cfb      	ldrb	r3, [r7, #19]
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	d1c7      	bne.n	8016462 <sys_check_timeouts+0x1e>
  }
}
 80164d2:	bf00      	nop
 80164d4:	3718      	adds	r7, #24
 80164d6:	46bd      	mov	sp, r7
 80164d8:	bd80      	pop	{r7, pc}
 80164da:	bf00      	nop
 80164dc:	2000c838 	.word	0x2000c838
 80164e0:	2000c83c 	.word	0x2000c83c
 80164e4:	2000d10c 	.word	0x2000d10c

080164e8 <sys_timeouts_sleeptime>:
#if !NO_SYS
static
#endif /* !NO_SYS */
u32_t
sys_timeouts_sleeptime(void)
{
 80164e8:	b580      	push	{r7, lr}
 80164ea:	b082      	sub	sp, #8
 80164ec:	af00      	add	r7, sp, #0
  u32_t diff;
  if (next_timeout == NULL) {
 80164ee:	4b0f      	ldr	r3, [pc, #60]	; (801652c <sys_timeouts_sleeptime+0x44>)
 80164f0:	681b      	ldr	r3, [r3, #0]
 80164f2:	2b00      	cmp	r3, #0
 80164f4:	d102      	bne.n	80164fc <sys_timeouts_sleeptime+0x14>
    return 0xffffffff;
 80164f6:	f04f 33ff 	mov.w	r3, #4294967295
 80164fa:	e013      	b.n	8016524 <sys_timeouts_sleeptime+0x3c>
  }
  diff = sys_now() - timeouts_last_time;
 80164fc:	f7f3 fe36 	bl	800a16c <sys_now>
 8016500:	4602      	mov	r2, r0
 8016502:	4b0b      	ldr	r3, [pc, #44]	; (8016530 <sys_timeouts_sleeptime+0x48>)
 8016504:	681b      	ldr	r3, [r3, #0]
 8016506:	1ad3      	subs	r3, r2, r3
 8016508:	607b      	str	r3, [r7, #4]
  if (diff > next_timeout->time) {
 801650a:	4b08      	ldr	r3, [pc, #32]	; (801652c <sys_timeouts_sleeptime+0x44>)
 801650c:	681b      	ldr	r3, [r3, #0]
 801650e:	685b      	ldr	r3, [r3, #4]
 8016510:	687a      	ldr	r2, [r7, #4]
 8016512:	429a      	cmp	r2, r3
 8016514:	d901      	bls.n	801651a <sys_timeouts_sleeptime+0x32>
    return 0;
 8016516:	2300      	movs	r3, #0
 8016518:	e004      	b.n	8016524 <sys_timeouts_sleeptime+0x3c>
  } else {
    return next_timeout->time - diff;
 801651a:	4b04      	ldr	r3, [pc, #16]	; (801652c <sys_timeouts_sleeptime+0x44>)
 801651c:	681b      	ldr	r3, [r3, #0]
 801651e:	685a      	ldr	r2, [r3, #4]
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	1ad3      	subs	r3, r2, r3
  }
}
 8016524:	4618      	mov	r0, r3
 8016526:	3708      	adds	r7, #8
 8016528:	46bd      	mov	sp, r7
 801652a:	bd80      	pop	{r7, pc}
 801652c:	2000c838 	.word	0x2000c838
 8016530:	2000c83c 	.word	0x2000c83c

08016534 <sys_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
void
sys_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8016534:	b580      	push	{r7, lr}
 8016536:	b084      	sub	sp, #16
 8016538:	af00      	add	r7, sp, #0
 801653a:	6078      	str	r0, [r7, #4]
 801653c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime;

again:
  if (!next_timeout) {
 801653e:	4b0f      	ldr	r3, [pc, #60]	; (801657c <sys_timeouts_mbox_fetch+0x48>)
 8016540:	681b      	ldr	r3, [r3, #0]
 8016542:	2b00      	cmp	r3, #0
 8016544:	d105      	bne.n	8016552 <sys_timeouts_mbox_fetch+0x1e>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8016546:	2200      	movs	r2, #0
 8016548:	6839      	ldr	r1, [r7, #0]
 801654a:	6878      	ldr	r0, [r7, #4]
 801654c:	f002 fced 	bl	8018f2a <sys_arch_mbox_fetch>
    return;
 8016550:	e011      	b.n	8016576 <sys_timeouts_mbox_fetch+0x42>
  }

  sleeptime = sys_timeouts_sleeptime();
 8016552:	f7ff ffc9 	bl	80164e8 <sys_timeouts_sleeptime>
 8016556:	60f8      	str	r0, [r7, #12]
  if (sleeptime == 0 || sys_arch_mbox_fetch(mbox, msg, sleeptime) == SYS_ARCH_TIMEOUT) {
 8016558:	68fb      	ldr	r3, [r7, #12]
 801655a:	2b00      	cmp	r3, #0
 801655c:	d008      	beq.n	8016570 <sys_timeouts_mbox_fetch+0x3c>
 801655e:	68fa      	ldr	r2, [r7, #12]
 8016560:	6839      	ldr	r1, [r7, #0]
 8016562:	6878      	ldr	r0, [r7, #4]
 8016564:	f002 fce1 	bl	8018f2a <sys_arch_mbox_fetch>
 8016568:	4603      	mov	r3, r0
 801656a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801656e:	d102      	bne.n	8016576 <sys_timeouts_mbox_fetch+0x42>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8016570:	f7ff ff68 	bl	8016444 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8016574:	e7e3      	b.n	801653e <sys_timeouts_mbox_fetch+0xa>
  }
}
 8016576:	3710      	adds	r7, #16
 8016578:	46bd      	mov	sp, r7
 801657a:	bd80      	pop	{r7, pc}
 801657c:	2000c838 	.word	0x2000c838

08016580 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016580:	b480      	push	{r7}
 8016582:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8016584:	bf00      	nop
 8016586:	46bd      	mov	sp, r7
 8016588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801658c:	4770      	bx	lr
	...

08016590 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8016590:	b480      	push	{r7}
 8016592:	b083      	sub	sp, #12
 8016594:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8016596:	2300      	movs	r3, #0
 8016598:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801659a:	4b17      	ldr	r3, [pc, #92]	; (80165f8 <udp_new_port+0x68>)
 801659c:	881b      	ldrh	r3, [r3, #0]
 801659e:	1c5a      	adds	r2, r3, #1
 80165a0:	b291      	uxth	r1, r2
 80165a2:	4a15      	ldr	r2, [pc, #84]	; (80165f8 <udp_new_port+0x68>)
 80165a4:	8011      	strh	r1, [r2, #0]
 80165a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80165aa:	4293      	cmp	r3, r2
 80165ac:	d103      	bne.n	80165b6 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80165ae:	4b12      	ldr	r3, [pc, #72]	; (80165f8 <udp_new_port+0x68>)
 80165b0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80165b4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80165b6:	4b11      	ldr	r3, [pc, #68]	; (80165fc <udp_new_port+0x6c>)
 80165b8:	681b      	ldr	r3, [r3, #0]
 80165ba:	603b      	str	r3, [r7, #0]
 80165bc:	e011      	b.n	80165e2 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80165be:	683b      	ldr	r3, [r7, #0]
 80165c0:	8a5a      	ldrh	r2, [r3, #18]
 80165c2:	4b0d      	ldr	r3, [pc, #52]	; (80165f8 <udp_new_port+0x68>)
 80165c4:	881b      	ldrh	r3, [r3, #0]
 80165c6:	429a      	cmp	r2, r3
 80165c8:	d108      	bne.n	80165dc <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80165ca:	88fb      	ldrh	r3, [r7, #6]
 80165cc:	3301      	adds	r3, #1
 80165ce:	80fb      	strh	r3, [r7, #6]
 80165d0:	88fb      	ldrh	r3, [r7, #6]
 80165d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80165d6:	d3e0      	bcc.n	801659a <udp_new_port+0xa>
        return 0;
 80165d8:	2300      	movs	r3, #0
 80165da:	e007      	b.n	80165ec <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80165dc:	683b      	ldr	r3, [r7, #0]
 80165de:	68db      	ldr	r3, [r3, #12]
 80165e0:	603b      	str	r3, [r7, #0]
 80165e2:	683b      	ldr	r3, [r7, #0]
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d1ea      	bne.n	80165be <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80165e8:	4b03      	ldr	r3, [pc, #12]	; (80165f8 <udp_new_port+0x68>)
 80165ea:	881b      	ldrh	r3, [r3, #0]
}
 80165ec:	4618      	mov	r0, r3
 80165ee:	370c      	adds	r7, #12
 80165f0:	46bd      	mov	sp, r7
 80165f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165f6:	4770      	bx	lr
 80165f8:	20000030 	.word	0x20000030
 80165fc:	200101e4 	.word	0x200101e4

08016600 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8016600:	b480      	push	{r7}
 8016602:	b085      	sub	sp, #20
 8016604:	af00      	add	r7, sp, #0
 8016606:	60f8      	str	r0, [r7, #12]
 8016608:	60b9      	str	r1, [r7, #8]
 801660a:	4613      	mov	r3, r2
 801660c:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801660e:	79fb      	ldrb	r3, [r7, #7]
 8016610:	2b00      	cmp	r3, #0
 8016612:	d018      	beq.n	8016646 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016614:	68fb      	ldr	r3, [r7, #12]
 8016616:	2b00      	cmp	r3, #0
 8016618:	d013      	beq.n	8016642 <udp_input_local_match+0x42>
 801661a:	68fb      	ldr	r3, [r7, #12]
 801661c:	681b      	ldr	r3, [r3, #0]
 801661e:	2b00      	cmp	r3, #0
 8016620:	d00f      	beq.n	8016642 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016622:	4b14      	ldr	r3, [pc, #80]	; (8016674 <udp_input_local_match+0x74>)
 8016624:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016626:	f1b3 3fff 	cmp.w	r3, #4294967295
 801662a:	d00a      	beq.n	8016642 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801662c:	68fb      	ldr	r3, [r7, #12]
 801662e:	681a      	ldr	r2, [r3, #0]
 8016630:	4b10      	ldr	r3, [pc, #64]	; (8016674 <udp_input_local_match+0x74>)
 8016632:	695b      	ldr	r3, [r3, #20]
 8016634:	405a      	eors	r2, r3
 8016636:	68bb      	ldr	r3, [r7, #8]
 8016638:	3308      	adds	r3, #8
 801663a:	681b      	ldr	r3, [r3, #0]
 801663c:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801663e:	2b00      	cmp	r3, #0
 8016640:	d110      	bne.n	8016664 <udp_input_local_match+0x64>
          return 1;
 8016642:	2301      	movs	r3, #1
 8016644:	e00f      	b.n	8016666 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	2b00      	cmp	r3, #0
 801664a:	d009      	beq.n	8016660 <udp_input_local_match+0x60>
 801664c:	68fb      	ldr	r3, [r7, #12]
 801664e:	681b      	ldr	r3, [r3, #0]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d005      	beq.n	8016660 <udp_input_local_match+0x60>
 8016654:	68fb      	ldr	r3, [r7, #12]
 8016656:	681a      	ldr	r2, [r3, #0]
 8016658:	4b06      	ldr	r3, [pc, #24]	; (8016674 <udp_input_local_match+0x74>)
 801665a:	695b      	ldr	r3, [r3, #20]
 801665c:	429a      	cmp	r2, r3
 801665e:	d101      	bne.n	8016664 <udp_input_local_match+0x64>
      return 1;
 8016660:	2301      	movs	r3, #1
 8016662:	e000      	b.n	8016666 <udp_input_local_match+0x66>
    }
  }

  return 0;
 8016664:	2300      	movs	r3, #0
}
 8016666:	4618      	mov	r0, r3
 8016668:	3714      	adds	r7, #20
 801666a:	46bd      	mov	sp, r7
 801666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016670:	4770      	bx	lr
 8016672:	bf00      	nop
 8016674:	2000d110 	.word	0x2000d110

08016678 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016678:	b590      	push	{r4, r7, lr}
 801667a:	b08d      	sub	sp, #52	; 0x34
 801667c:	af02      	add	r7, sp, #8
 801667e:	6078      	str	r0, [r7, #4]
 8016680:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016682:	2300      	movs	r3, #0
 8016684:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	895b      	ldrh	r3, [r3, #10]
 801668a:	2b07      	cmp	r3, #7
 801668c:	d803      	bhi.n	8016696 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801668e:	6878      	ldr	r0, [r7, #4]
 8016690:	f7fa f94a 	bl	8010928 <pbuf_free>
    goto end;
 8016694:	e0c6      	b.n	8016824 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	685b      	ldr	r3, [r3, #4]
 801669a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801669c:	4b63      	ldr	r3, [pc, #396]	; (801682c <udp_input+0x1b4>)
 801669e:	695a      	ldr	r2, [r3, #20]
 80166a0:	4b62      	ldr	r3, [pc, #392]	; (801682c <udp_input+0x1b4>)
 80166a2:	681b      	ldr	r3, [r3, #0]
 80166a4:	4619      	mov	r1, r3
 80166a6:	4610      	mov	r0, r2
 80166a8:	f001 fcf2 	bl	8018090 <ip4_addr_isbroadcast_u32>
 80166ac:	4603      	mov	r3, r0
 80166ae:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80166b0:	697b      	ldr	r3, [r7, #20]
 80166b2:	881b      	ldrh	r3, [r3, #0]
 80166b4:	b29b      	uxth	r3, r3
 80166b6:	4618      	mov	r0, r3
 80166b8:	f7f8 ff1c 	bl	800f4f4 <lwip_htons>
 80166bc:	4603      	mov	r3, r0
 80166be:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80166c0:	697b      	ldr	r3, [r7, #20]
 80166c2:	885b      	ldrh	r3, [r3, #2]
 80166c4:	b29b      	uxth	r3, r3
 80166c6:	4618      	mov	r0, r3
 80166c8:	f7f8 ff14 	bl	800f4f4 <lwip_htons>
 80166cc:	4603      	mov	r3, r0
 80166ce:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80166d0:	2300      	movs	r3, #0
 80166d2:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80166d4:	2300      	movs	r3, #0
 80166d6:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80166d8:	2300      	movs	r3, #0
 80166da:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80166dc:	4b54      	ldr	r3, [pc, #336]	; (8016830 <udp_input+0x1b8>)
 80166de:	681b      	ldr	r3, [r3, #0]
 80166e0:	627b      	str	r3, [r7, #36]	; 0x24
 80166e2:	e03b      	b.n	801675c <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80166e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166e6:	8a5b      	ldrh	r3, [r3, #18]
 80166e8:	89fa      	ldrh	r2, [r7, #14]
 80166ea:	429a      	cmp	r2, r3
 80166ec:	d131      	bne.n	8016752 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80166ee:	7cfb      	ldrb	r3, [r7, #19]
 80166f0:	461a      	mov	r2, r3
 80166f2:	6839      	ldr	r1, [r7, #0]
 80166f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80166f6:	f7ff ff83 	bl	8016600 <udp_input_local_match>
 80166fa:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d028      	beq.n	8016752 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8016700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016702:	7c1b      	ldrb	r3, [r3, #16]
 8016704:	f003 0304 	and.w	r3, r3, #4
 8016708:	2b00      	cmp	r3, #0
 801670a:	d104      	bne.n	8016716 <udp_input+0x9e>
 801670c:	69fb      	ldr	r3, [r7, #28]
 801670e:	2b00      	cmp	r3, #0
 8016710:	d101      	bne.n	8016716 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 8016712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016714:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8016716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016718:	8a9b      	ldrh	r3, [r3, #20]
 801671a:	8a3a      	ldrh	r2, [r7, #16]
 801671c:	429a      	cmp	r2, r3
 801671e:	d118      	bne.n	8016752 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016722:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8016724:	2b00      	cmp	r3, #0
 8016726:	d005      	beq.n	8016734 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8016728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801672a:	685a      	ldr	r2, [r3, #4]
 801672c:	4b3f      	ldr	r3, [pc, #252]	; (801682c <udp_input+0x1b4>)
 801672e:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016730:	429a      	cmp	r2, r3
 8016732:	d10e      	bne.n	8016752 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8016734:	6a3b      	ldr	r3, [r7, #32]
 8016736:	2b00      	cmp	r3, #0
 8016738:	d014      	beq.n	8016764 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801673a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801673c:	68da      	ldr	r2, [r3, #12]
 801673e:	6a3b      	ldr	r3, [r7, #32]
 8016740:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8016742:	4b3b      	ldr	r3, [pc, #236]	; (8016830 <udp_input+0x1b8>)
 8016744:	681a      	ldr	r2, [r3, #0]
 8016746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016748:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801674a:	4a39      	ldr	r2, [pc, #228]	; (8016830 <udp_input+0x1b8>)
 801674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801674e:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8016750:	e008      	b.n	8016764 <udp_input+0xec>
      }
    }

    prev = pcb;
 8016752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016754:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016758:	68db      	ldr	r3, [r3, #12]
 801675a:	627b      	str	r3, [r7, #36]	; 0x24
 801675c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801675e:	2b00      	cmp	r3, #0
 8016760:	d1c0      	bne.n	80166e4 <udp_input+0x6c>
 8016762:	e000      	b.n	8016766 <udp_input+0xee>
        break;
 8016764:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8016766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016768:	2b00      	cmp	r3, #0
 801676a:	d101      	bne.n	8016770 <udp_input+0xf8>
    pcb = uncon_pcb;
 801676c:	69fb      	ldr	r3, [r7, #28]
 801676e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8016770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016772:	2b00      	cmp	r3, #0
 8016774:	d002      	beq.n	801677c <udp_input+0x104>
    for_us = 1;
 8016776:	2301      	movs	r3, #1
 8016778:	76fb      	strb	r3, [r7, #27]
 801677a:	e00a      	b.n	8016792 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801677c:	683b      	ldr	r3, [r7, #0]
 801677e:	3304      	adds	r3, #4
 8016780:	681a      	ldr	r2, [r3, #0]
 8016782:	4b2a      	ldr	r3, [pc, #168]	; (801682c <udp_input+0x1b4>)
 8016784:	695b      	ldr	r3, [r3, #20]
 8016786:	429a      	cmp	r2, r3
 8016788:	bf0c      	ite	eq
 801678a:	2301      	moveq	r3, #1
 801678c:	2300      	movne	r3, #0
 801678e:	b2db      	uxtb	r3, r3
 8016790:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8016792:	7efb      	ldrb	r3, [r7, #27]
 8016794:	2b00      	cmp	r3, #0
 8016796:	d042      	beq.n	801681e <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 8016798:	f06f 0107 	mvn.w	r1, #7
 801679c:	6878      	ldr	r0, [r7, #4]
 801679e:	f7fa f89f 	bl	80108e0 <pbuf_header>
 80167a2:	4603      	mov	r3, r0
 80167a4:	2b00      	cmp	r3, #0
 80167a6:	d00a      	beq.n	80167be <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 80167a8:	4b22      	ldr	r3, [pc, #136]	; (8016834 <udp_input+0x1bc>)
 80167aa:	f240 1255 	movw	r2, #341	; 0x155
 80167ae:	4922      	ldr	r1, [pc, #136]	; (8016838 <udp_input+0x1c0>)
 80167b0:	4822      	ldr	r0, [pc, #136]	; (801683c <udp_input+0x1c4>)
 80167b2:	f002 fd95 	bl	80192e0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80167b6:	6878      	ldr	r0, [r7, #4]
 80167b8:	f7fa f8b6 	bl	8010928 <pbuf_free>
      goto end;
 80167bc:	e032      	b.n	8016824 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 80167be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167c0:	2b00      	cmp	r3, #0
 80167c2:	d012      	beq.n	80167ea <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80167c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167c6:	699b      	ldr	r3, [r3, #24]
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d00a      	beq.n	80167e2 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80167cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167ce:	699c      	ldr	r4, [r3, #24]
 80167d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167d2:	69d8      	ldr	r0, [r3, #28]
 80167d4:	8a3b      	ldrh	r3, [r7, #16]
 80167d6:	9300      	str	r3, [sp, #0]
 80167d8:	4b19      	ldr	r3, [pc, #100]	; (8016840 <udp_input+0x1c8>)
 80167da:	687a      	ldr	r2, [r7, #4]
 80167dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80167de:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80167e0:	e021      	b.n	8016826 <udp_input+0x1ae>
        pbuf_free(p);
 80167e2:	6878      	ldr	r0, [r7, #4]
 80167e4:	f7fa f8a0 	bl	8010928 <pbuf_free>
        goto end;
 80167e8:	e01c      	b.n	8016824 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80167ea:	7cfb      	ldrb	r3, [r7, #19]
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d112      	bne.n	8016816 <udp_input+0x19e>
 80167f0:	4b0e      	ldr	r3, [pc, #56]	; (801682c <udp_input+0x1b4>)
 80167f2:	695b      	ldr	r3, [r3, #20]
 80167f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80167f8:	2be0      	cmp	r3, #224	; 0xe0
 80167fa:	d00c      	beq.n	8016816 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80167fc:	4b0b      	ldr	r3, [pc, #44]	; (801682c <udp_input+0x1b4>)
 80167fe:	899b      	ldrh	r3, [r3, #12]
 8016800:	3308      	adds	r3, #8
 8016802:	b29b      	uxth	r3, r3
 8016804:	b21b      	sxth	r3, r3
 8016806:	4619      	mov	r1, r3
 8016808:	6878      	ldr	r0, [r7, #4]
 801680a:	f7fa f87b 	bl	8010904 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801680e:	2103      	movs	r1, #3
 8016810:	6878      	ldr	r0, [r7, #4]
 8016812:	f001 f93b 	bl	8017a8c <icmp_dest_unreach>
      pbuf_free(p);
 8016816:	6878      	ldr	r0, [r7, #4]
 8016818:	f7fa f886 	bl	8010928 <pbuf_free>
  return;
 801681c:	e003      	b.n	8016826 <udp_input+0x1ae>
    pbuf_free(p);
 801681e:	6878      	ldr	r0, [r7, #4]
 8016820:	f7fa f882 	bl	8010928 <pbuf_free>
  return;
 8016824:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8016826:	372c      	adds	r7, #44	; 0x2c
 8016828:	46bd      	mov	sp, r7
 801682a:	bd90      	pop	{r4, r7, pc}
 801682c:	2000d110 	.word	0x2000d110
 8016830:	200101e4 	.word	0x200101e4
 8016834:	0801c690 	.word	0x0801c690
 8016838:	0801c6e4 	.word	0x0801c6e4
 801683c:	0801c6f8 	.word	0x0801c6f8
 8016840:	2000d120 	.word	0x2000d120

08016844 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8016844:	b580      	push	{r7, lr}
 8016846:	b086      	sub	sp, #24
 8016848:	af00      	add	r7, sp, #0
 801684a:	60f8      	str	r0, [r7, #12]
 801684c:	60b9      	str	r1, [r7, #8]
 801684e:	4613      	mov	r3, r2
 8016850:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8016852:	68bb      	ldr	r3, [r7, #8]
 8016854:	2b00      	cmp	r3, #0
 8016856:	d101      	bne.n	801685c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8016858:	4b30      	ldr	r3, [pc, #192]	; (801691c <udp_bind+0xd8>)
 801685a:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 801685c:	68fb      	ldr	r3, [r7, #12]
 801685e:	2b00      	cmp	r3, #0
 8016860:	d002      	beq.n	8016868 <udp_bind+0x24>
 8016862:	68bb      	ldr	r3, [r7, #8]
 8016864:	2b00      	cmp	r3, #0
 8016866:	d102      	bne.n	801686e <udp_bind+0x2a>
    return ERR_VAL;
 8016868:	f06f 0305 	mvn.w	r3, #5
 801686c:	e052      	b.n	8016914 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801686e:	2300      	movs	r3, #0
 8016870:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016872:	4b2b      	ldr	r3, [pc, #172]	; (8016920 <udp_bind+0xdc>)
 8016874:	681b      	ldr	r3, [r3, #0]
 8016876:	617b      	str	r3, [r7, #20]
 8016878:	e009      	b.n	801688e <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801687a:	68fa      	ldr	r2, [r7, #12]
 801687c:	697b      	ldr	r3, [r7, #20]
 801687e:	429a      	cmp	r2, r3
 8016880:	d102      	bne.n	8016888 <udp_bind+0x44>
      rebind = 1;
 8016882:	2301      	movs	r3, #1
 8016884:	74fb      	strb	r3, [r7, #19]
      break;
 8016886:	e005      	b.n	8016894 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016888:	697b      	ldr	r3, [r7, #20]
 801688a:	68db      	ldr	r3, [r3, #12]
 801688c:	617b      	str	r3, [r7, #20]
 801688e:	697b      	ldr	r3, [r7, #20]
 8016890:	2b00      	cmp	r3, #0
 8016892:	d1f2      	bne.n	801687a <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 8016894:	88fb      	ldrh	r3, [r7, #6]
 8016896:	2b00      	cmp	r3, #0
 8016898:	d109      	bne.n	80168ae <udp_bind+0x6a>
    port = udp_new_port();
 801689a:	f7ff fe79 	bl	8016590 <udp_new_port>
 801689e:	4603      	mov	r3, r0
 80168a0:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80168a2:	88fb      	ldrh	r3, [r7, #6]
 80168a4:	2b00      	cmp	r3, #0
 80168a6:	d11e      	bne.n	80168e6 <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80168a8:	f06f 0307 	mvn.w	r3, #7
 80168ac:	e032      	b.n	8016914 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80168ae:	4b1c      	ldr	r3, [pc, #112]	; (8016920 <udp_bind+0xdc>)
 80168b0:	681b      	ldr	r3, [r3, #0]
 80168b2:	617b      	str	r3, [r7, #20]
 80168b4:	e014      	b.n	80168e0 <udp_bind+0x9c>
      if (pcb != ipcb) {
 80168b6:	68fa      	ldr	r2, [r7, #12]
 80168b8:	697b      	ldr	r3, [r7, #20]
 80168ba:	429a      	cmp	r2, r3
 80168bc:	d00d      	beq.n	80168da <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80168be:	697b      	ldr	r3, [r7, #20]
 80168c0:	8a5b      	ldrh	r3, [r3, #18]
 80168c2:	88fa      	ldrh	r2, [r7, #6]
 80168c4:	429a      	cmp	r2, r3
 80168c6:	d108      	bne.n	80168da <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 80168c8:	697b      	ldr	r3, [r7, #20]
 80168ca:	681a      	ldr	r2, [r3, #0]
 80168cc:	68bb      	ldr	r3, [r7, #8]
 80168ce:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80168d0:	429a      	cmp	r2, r3
 80168d2:	d102      	bne.n	80168da <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80168d4:	f06f 0307 	mvn.w	r3, #7
 80168d8:	e01c      	b.n	8016914 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80168da:	697b      	ldr	r3, [r7, #20]
 80168dc:	68db      	ldr	r3, [r3, #12]
 80168de:	617b      	str	r3, [r7, #20]
 80168e0:	697b      	ldr	r3, [r7, #20]
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d1e7      	bne.n	80168b6 <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80168e6:	68bb      	ldr	r3, [r7, #8]
 80168e8:	2b00      	cmp	r3, #0
 80168ea:	d002      	beq.n	80168f2 <udp_bind+0xae>
 80168ec:	68bb      	ldr	r3, [r7, #8]
 80168ee:	681b      	ldr	r3, [r3, #0]
 80168f0:	e000      	b.n	80168f4 <udp_bind+0xb0>
 80168f2:	2300      	movs	r3, #0
 80168f4:	68fa      	ldr	r2, [r7, #12]
 80168f6:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80168f8:	68fb      	ldr	r3, [r7, #12]
 80168fa:	88fa      	ldrh	r2, [r7, #6]
 80168fc:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80168fe:	7cfb      	ldrb	r3, [r7, #19]
 8016900:	2b00      	cmp	r3, #0
 8016902:	d106      	bne.n	8016912 <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8016904:	4b06      	ldr	r3, [pc, #24]	; (8016920 <udp_bind+0xdc>)
 8016906:	681a      	ldr	r2, [r3, #0]
 8016908:	68fb      	ldr	r3, [r7, #12]
 801690a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801690c:	4a04      	ldr	r2, [pc, #16]	; (8016920 <udp_bind+0xdc>)
 801690e:	68fb      	ldr	r3, [r7, #12]
 8016910:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8016912:	2300      	movs	r3, #0
}
 8016914:	4618      	mov	r0, r3
 8016916:	3718      	adds	r7, #24
 8016918:	46bd      	mov	sp, r7
 801691a:	bd80      	pop	{r7, pc}
 801691c:	0801cfa0 	.word	0x0801cfa0
 8016920:	200101e4 	.word	0x200101e4

08016924 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8016924:	b480      	push	{r7}
 8016926:	b085      	sub	sp, #20
 8016928:	af00      	add	r7, sp, #0
 801692a:	60f8      	str	r0, [r7, #12]
 801692c:	60b9      	str	r1, [r7, #8]
 801692e:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 8016930:	68fb      	ldr	r3, [r7, #12]
 8016932:	68ba      	ldr	r2, [r7, #8]
 8016934:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8016936:	68fb      	ldr	r3, [r7, #12]
 8016938:	687a      	ldr	r2, [r7, #4]
 801693a:	61da      	str	r2, [r3, #28]
}
 801693c:	bf00      	nop
 801693e:	3714      	adds	r7, #20
 8016940:	46bd      	mov	sp, r7
 8016942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016946:	4770      	bx	lr

08016948 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8016948:	b580      	push	{r7, lr}
 801694a:	b084      	sub	sp, #16
 801694c:	af00      	add	r7, sp, #0
 801694e:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8016950:	4b15      	ldr	r3, [pc, #84]	; (80169a8 <udp_remove+0x60>)
 8016952:	681b      	ldr	r3, [r3, #0]
 8016954:	687a      	ldr	r2, [r7, #4]
 8016956:	429a      	cmp	r2, r3
 8016958:	d105      	bne.n	8016966 <udp_remove+0x1e>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801695a:	4b13      	ldr	r3, [pc, #76]	; (80169a8 <udp_remove+0x60>)
 801695c:	681b      	ldr	r3, [r3, #0]
 801695e:	68db      	ldr	r3, [r3, #12]
 8016960:	4a11      	ldr	r2, [pc, #68]	; (80169a8 <udp_remove+0x60>)
 8016962:	6013      	str	r3, [r2, #0]
 8016964:	e017      	b.n	8016996 <udp_remove+0x4e>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8016966:	4b10      	ldr	r3, [pc, #64]	; (80169a8 <udp_remove+0x60>)
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	60fb      	str	r3, [r7, #12]
 801696c:	e010      	b.n	8016990 <udp_remove+0x48>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801696e:	68fb      	ldr	r3, [r7, #12]
 8016970:	68db      	ldr	r3, [r3, #12]
 8016972:	2b00      	cmp	r3, #0
 8016974:	d009      	beq.n	801698a <udp_remove+0x42>
 8016976:	68fb      	ldr	r3, [r7, #12]
 8016978:	68db      	ldr	r3, [r3, #12]
 801697a:	687a      	ldr	r2, [r7, #4]
 801697c:	429a      	cmp	r2, r3
 801697e:	d104      	bne.n	801698a <udp_remove+0x42>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8016980:	687b      	ldr	r3, [r7, #4]
 8016982:	68da      	ldr	r2, [r3, #12]
 8016984:	68fb      	ldr	r3, [r7, #12]
 8016986:	60da      	str	r2, [r3, #12]
        break;
 8016988:	e005      	b.n	8016996 <udp_remove+0x4e>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801698a:	68fb      	ldr	r3, [r7, #12]
 801698c:	68db      	ldr	r3, [r3, #12]
 801698e:	60fb      	str	r3, [r7, #12]
 8016990:	68fb      	ldr	r3, [r7, #12]
 8016992:	2b00      	cmp	r3, #0
 8016994:	d1eb      	bne.n	801696e <udp_remove+0x26>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8016996:	6879      	ldr	r1, [r7, #4]
 8016998:	2000      	movs	r0, #0
 801699a:	f7f9 fa2d 	bl	800fdf8 <memp_free>
}
 801699e:	bf00      	nop
 80169a0:	3710      	adds	r7, #16
 80169a2:	46bd      	mov	sp, r7
 80169a4:	bd80      	pop	{r7, pc}
 80169a6:	bf00      	nop
 80169a8:	200101e4 	.word	0x200101e4

080169ac <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80169ac:	b580      	push	{r7, lr}
 80169ae:	b082      	sub	sp, #8
 80169b0:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80169b2:	2000      	movs	r0, #0
 80169b4:	f7f9 f9aa 	bl	800fd0c <memp_malloc>
 80169b8:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80169ba:	687b      	ldr	r3, [r7, #4]
 80169bc:	2b00      	cmp	r3, #0
 80169be:	d007      	beq.n	80169d0 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80169c0:	2220      	movs	r2, #32
 80169c2:	2100      	movs	r1, #0
 80169c4:	6878      	ldr	r0, [r7, #4]
 80169c6:	f002 fc83 	bl	80192d0 <memset>
    pcb->ttl = UDP_TTL;
 80169ca:	687b      	ldr	r3, [r7, #4]
 80169cc:	22ff      	movs	r2, #255	; 0xff
 80169ce:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 80169d0:	687b      	ldr	r3, [r7, #4]
}
 80169d2:	4618      	mov	r0, r3
 80169d4:	3708      	adds	r7, #8
 80169d6:	46bd      	mov	sp, r7
 80169d8:	bd80      	pop	{r7, pc}

080169da <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 80169da:	b580      	push	{r7, lr}
 80169dc:	b084      	sub	sp, #16
 80169de:	af00      	add	r7, sp, #0
 80169e0:	4603      	mov	r3, r0
 80169e2:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;
  pcb = udp_new();
 80169e4:	f7ff ffe2 	bl	80169ac <udp_new>
 80169e8:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80169ea:	68fb      	ldr	r3, [r7, #12]
}
 80169ec:	4618      	mov	r0, r3
 80169ee:	3710      	adds	r7, #16
 80169f0:	46bd      	mov	sp, r7
 80169f2:	bd80      	pop	{r7, pc}

080169f4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 80169f4:	b480      	push	{r7}
 80169f6:	b085      	sub	sp, #20
 80169f8:	af00      	add	r7, sp, #0
 80169fa:	6078      	str	r0, [r7, #4]
 80169fc:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	d01e      	beq.n	8016a42 <udp_netif_ip_addr_changed+0x4e>
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	681b      	ldr	r3, [r3, #0]
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	d01a      	beq.n	8016a42 <udp_netif_ip_addr_changed+0x4e>
 8016a0c:	683b      	ldr	r3, [r7, #0]
 8016a0e:	2b00      	cmp	r3, #0
 8016a10:	d017      	beq.n	8016a42 <udp_netif_ip_addr_changed+0x4e>
 8016a12:	683b      	ldr	r3, [r7, #0]
 8016a14:	681b      	ldr	r3, [r3, #0]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d013      	beq.n	8016a42 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016a1a:	4b0d      	ldr	r3, [pc, #52]	; (8016a50 <udp_netif_ip_addr_changed+0x5c>)
 8016a1c:	681b      	ldr	r3, [r3, #0]
 8016a1e:	60fb      	str	r3, [r7, #12]
 8016a20:	e00c      	b.n	8016a3c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8016a22:	68fb      	ldr	r3, [r7, #12]
 8016a24:	681a      	ldr	r2, [r3, #0]
 8016a26:	687b      	ldr	r3, [r7, #4]
 8016a28:	681b      	ldr	r3, [r3, #0]
 8016a2a:	429a      	cmp	r2, r3
 8016a2c:	d103      	bne.n	8016a36 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8016a2e:	683b      	ldr	r3, [r7, #0]
 8016a30:	681a      	ldr	r2, [r3, #0]
 8016a32:	68fb      	ldr	r3, [r7, #12]
 8016a34:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016a36:	68fb      	ldr	r3, [r7, #12]
 8016a38:	68db      	ldr	r3, [r3, #12]
 8016a3a:	60fb      	str	r3, [r7, #12]
 8016a3c:	68fb      	ldr	r3, [r7, #12]
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	d1ef      	bne.n	8016a22 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8016a42:	bf00      	nop
 8016a44:	3714      	adds	r7, #20
 8016a46:	46bd      	mov	sp, r7
 8016a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a4c:	4770      	bx	lr
 8016a4e:	bf00      	nop
 8016a50:	200101e4 	.word	0x200101e4

08016a54 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8016a54:	b580      	push	{r7, lr}
 8016a56:	b082      	sub	sp, #8
 8016a58:	af00      	add	r7, sp, #0
 8016a5a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8016a5c:	4915      	ldr	r1, [pc, #84]	; (8016ab4 <etharp_free_entry+0x60>)
 8016a5e:	687a      	ldr	r2, [r7, #4]
 8016a60:	4613      	mov	r3, r2
 8016a62:	005b      	lsls	r3, r3, #1
 8016a64:	4413      	add	r3, r2
 8016a66:	00db      	lsls	r3, r3, #3
 8016a68:	440b      	add	r3, r1
 8016a6a:	681b      	ldr	r3, [r3, #0]
 8016a6c:	2b00      	cmp	r3, #0
 8016a6e:	d013      	beq.n	8016a98 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8016a70:	4910      	ldr	r1, [pc, #64]	; (8016ab4 <etharp_free_entry+0x60>)
 8016a72:	687a      	ldr	r2, [r7, #4]
 8016a74:	4613      	mov	r3, r2
 8016a76:	005b      	lsls	r3, r3, #1
 8016a78:	4413      	add	r3, r2
 8016a7a:	00db      	lsls	r3, r3, #3
 8016a7c:	440b      	add	r3, r1
 8016a7e:	681b      	ldr	r3, [r3, #0]
 8016a80:	4618      	mov	r0, r3
 8016a82:	f7f9 ff51 	bl	8010928 <pbuf_free>
    arp_table[i].q = NULL;
 8016a86:	490b      	ldr	r1, [pc, #44]	; (8016ab4 <etharp_free_entry+0x60>)
 8016a88:	687a      	ldr	r2, [r7, #4]
 8016a8a:	4613      	mov	r3, r2
 8016a8c:	005b      	lsls	r3, r3, #1
 8016a8e:	4413      	add	r3, r2
 8016a90:	00db      	lsls	r3, r3, #3
 8016a92:	440b      	add	r3, r1
 8016a94:	2200      	movs	r2, #0
 8016a96:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8016a98:	4906      	ldr	r1, [pc, #24]	; (8016ab4 <etharp_free_entry+0x60>)
 8016a9a:	687a      	ldr	r2, [r7, #4]
 8016a9c:	4613      	mov	r3, r2
 8016a9e:	005b      	lsls	r3, r3, #1
 8016aa0:	4413      	add	r3, r2
 8016aa2:	00db      	lsls	r3, r3, #3
 8016aa4:	440b      	add	r3, r1
 8016aa6:	3314      	adds	r3, #20
 8016aa8:	2200      	movs	r2, #0
 8016aaa:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8016aac:	bf00      	nop
 8016aae:	3708      	adds	r7, #8
 8016ab0:	46bd      	mov	sp, r7
 8016ab2:	bd80      	pop	{r7, pc}
 8016ab4:	2000c844 	.word	0x2000c844

08016ab8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8016ab8:	b580      	push	{r7, lr}
 8016aba:	b082      	sub	sp, #8
 8016abc:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016abe:	2300      	movs	r3, #0
 8016ac0:	71fb      	strb	r3, [r7, #7]
 8016ac2:	e096      	b.n	8016bf2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8016ac4:	79fa      	ldrb	r2, [r7, #7]
 8016ac6:	494f      	ldr	r1, [pc, #316]	; (8016c04 <etharp_tmr+0x14c>)
 8016ac8:	4613      	mov	r3, r2
 8016aca:	005b      	lsls	r3, r3, #1
 8016acc:	4413      	add	r3, r2
 8016ace:	00db      	lsls	r3, r3, #3
 8016ad0:	440b      	add	r3, r1
 8016ad2:	3314      	adds	r3, #20
 8016ad4:	781b      	ldrb	r3, [r3, #0]
 8016ad6:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8016ad8:	79bb      	ldrb	r3, [r7, #6]
 8016ada:	2b00      	cmp	r3, #0
 8016adc:	f000 8086 	beq.w	8016bec <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 8016ae0:	79fa      	ldrb	r2, [r7, #7]
 8016ae2:	4948      	ldr	r1, [pc, #288]	; (8016c04 <etharp_tmr+0x14c>)
 8016ae4:	4613      	mov	r3, r2
 8016ae6:	005b      	lsls	r3, r3, #1
 8016ae8:	4413      	add	r3, r2
 8016aea:	00db      	lsls	r3, r3, #3
 8016aec:	440b      	add	r3, r1
 8016aee:	3312      	adds	r3, #18
 8016af0:	881b      	ldrh	r3, [r3, #0]
 8016af2:	3301      	adds	r3, #1
 8016af4:	b298      	uxth	r0, r3
 8016af6:	4943      	ldr	r1, [pc, #268]	; (8016c04 <etharp_tmr+0x14c>)
 8016af8:	4613      	mov	r3, r2
 8016afa:	005b      	lsls	r3, r3, #1
 8016afc:	4413      	add	r3, r2
 8016afe:	00db      	lsls	r3, r3, #3
 8016b00:	440b      	add	r3, r1
 8016b02:	3312      	adds	r3, #18
 8016b04:	4602      	mov	r2, r0
 8016b06:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016b08:	79fa      	ldrb	r2, [r7, #7]
 8016b0a:	493e      	ldr	r1, [pc, #248]	; (8016c04 <etharp_tmr+0x14c>)
 8016b0c:	4613      	mov	r3, r2
 8016b0e:	005b      	lsls	r3, r3, #1
 8016b10:	4413      	add	r3, r2
 8016b12:	00db      	lsls	r3, r3, #3
 8016b14:	440b      	add	r3, r1
 8016b16:	3312      	adds	r3, #18
 8016b18:	881b      	ldrh	r3, [r3, #0]
 8016b1a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8016b1e:	d215      	bcs.n	8016b4c <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016b20:	79fa      	ldrb	r2, [r7, #7]
 8016b22:	4938      	ldr	r1, [pc, #224]	; (8016c04 <etharp_tmr+0x14c>)
 8016b24:	4613      	mov	r3, r2
 8016b26:	005b      	lsls	r3, r3, #1
 8016b28:	4413      	add	r3, r2
 8016b2a:	00db      	lsls	r3, r3, #3
 8016b2c:	440b      	add	r3, r1
 8016b2e:	3314      	adds	r3, #20
 8016b30:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016b32:	2b01      	cmp	r3, #1
 8016b34:	d10f      	bne.n	8016b56 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8016b36:	79fa      	ldrb	r2, [r7, #7]
 8016b38:	4932      	ldr	r1, [pc, #200]	; (8016c04 <etharp_tmr+0x14c>)
 8016b3a:	4613      	mov	r3, r2
 8016b3c:	005b      	lsls	r3, r3, #1
 8016b3e:	4413      	add	r3, r2
 8016b40:	00db      	lsls	r3, r3, #3
 8016b42:	440b      	add	r3, r1
 8016b44:	3312      	adds	r3, #18
 8016b46:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016b48:	2b04      	cmp	r3, #4
 8016b4a:	d904      	bls.n	8016b56 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8016b4c:	79fb      	ldrb	r3, [r7, #7]
 8016b4e:	4618      	mov	r0, r3
 8016b50:	f7ff ff80 	bl	8016a54 <etharp_free_entry>
 8016b54:	e04a      	b.n	8016bec <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8016b56:	79fa      	ldrb	r2, [r7, #7]
 8016b58:	492a      	ldr	r1, [pc, #168]	; (8016c04 <etharp_tmr+0x14c>)
 8016b5a:	4613      	mov	r3, r2
 8016b5c:	005b      	lsls	r3, r3, #1
 8016b5e:	4413      	add	r3, r2
 8016b60:	00db      	lsls	r3, r3, #3
 8016b62:	440b      	add	r3, r1
 8016b64:	3314      	adds	r3, #20
 8016b66:	781b      	ldrb	r3, [r3, #0]
 8016b68:	2b03      	cmp	r3, #3
 8016b6a:	d10a      	bne.n	8016b82 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8016b6c:	79fa      	ldrb	r2, [r7, #7]
 8016b6e:	4925      	ldr	r1, [pc, #148]	; (8016c04 <etharp_tmr+0x14c>)
 8016b70:	4613      	mov	r3, r2
 8016b72:	005b      	lsls	r3, r3, #1
 8016b74:	4413      	add	r3, r2
 8016b76:	00db      	lsls	r3, r3, #3
 8016b78:	440b      	add	r3, r1
 8016b7a:	3314      	adds	r3, #20
 8016b7c:	2204      	movs	r2, #4
 8016b7e:	701a      	strb	r2, [r3, #0]
 8016b80:	e034      	b.n	8016bec <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8016b82:	79fa      	ldrb	r2, [r7, #7]
 8016b84:	491f      	ldr	r1, [pc, #124]	; (8016c04 <etharp_tmr+0x14c>)
 8016b86:	4613      	mov	r3, r2
 8016b88:	005b      	lsls	r3, r3, #1
 8016b8a:	4413      	add	r3, r2
 8016b8c:	00db      	lsls	r3, r3, #3
 8016b8e:	440b      	add	r3, r1
 8016b90:	3314      	adds	r3, #20
 8016b92:	781b      	ldrb	r3, [r3, #0]
 8016b94:	2b04      	cmp	r3, #4
 8016b96:	d10a      	bne.n	8016bae <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8016b98:	79fa      	ldrb	r2, [r7, #7]
 8016b9a:	491a      	ldr	r1, [pc, #104]	; (8016c04 <etharp_tmr+0x14c>)
 8016b9c:	4613      	mov	r3, r2
 8016b9e:	005b      	lsls	r3, r3, #1
 8016ba0:	4413      	add	r3, r2
 8016ba2:	00db      	lsls	r3, r3, #3
 8016ba4:	440b      	add	r3, r1
 8016ba6:	3314      	adds	r3, #20
 8016ba8:	2202      	movs	r2, #2
 8016baa:	701a      	strb	r2, [r3, #0]
 8016bac:	e01e      	b.n	8016bec <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8016bae:	79fa      	ldrb	r2, [r7, #7]
 8016bb0:	4914      	ldr	r1, [pc, #80]	; (8016c04 <etharp_tmr+0x14c>)
 8016bb2:	4613      	mov	r3, r2
 8016bb4:	005b      	lsls	r3, r3, #1
 8016bb6:	4413      	add	r3, r2
 8016bb8:	00db      	lsls	r3, r3, #3
 8016bba:	440b      	add	r3, r1
 8016bbc:	3314      	adds	r3, #20
 8016bbe:	781b      	ldrb	r3, [r3, #0]
 8016bc0:	2b01      	cmp	r3, #1
 8016bc2:	d113      	bne.n	8016bec <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8016bc4:	79fa      	ldrb	r2, [r7, #7]
 8016bc6:	490f      	ldr	r1, [pc, #60]	; (8016c04 <etharp_tmr+0x14c>)
 8016bc8:	4613      	mov	r3, r2
 8016bca:	005b      	lsls	r3, r3, #1
 8016bcc:	4413      	add	r3, r2
 8016bce:	00db      	lsls	r3, r3, #3
 8016bd0:	440b      	add	r3, r1
 8016bd2:	3308      	adds	r3, #8
 8016bd4:	6818      	ldr	r0, [r3, #0]
 8016bd6:	79fa      	ldrb	r2, [r7, #7]
 8016bd8:	4613      	mov	r3, r2
 8016bda:	005b      	lsls	r3, r3, #1
 8016bdc:	4413      	add	r3, r2
 8016bde:	00db      	lsls	r3, r3, #3
 8016be0:	4a08      	ldr	r2, [pc, #32]	; (8016c04 <etharp_tmr+0x14c>)
 8016be2:	4413      	add	r3, r2
 8016be4:	3304      	adds	r3, #4
 8016be6:	4619      	mov	r1, r3
 8016be8:	f000 fe38 	bl	801785c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016bec:	79fb      	ldrb	r3, [r7, #7]
 8016bee:	3301      	adds	r3, #1
 8016bf0:	71fb      	strb	r3, [r7, #7]
 8016bf2:	79fb      	ldrb	r3, [r7, #7]
 8016bf4:	2b09      	cmp	r3, #9
 8016bf6:	f67f af65 	bls.w	8016ac4 <etharp_tmr+0xc>
      }
    }
  }
}
 8016bfa:	bf00      	nop
 8016bfc:	3708      	adds	r7, #8
 8016bfe:	46bd      	mov	sp, r7
 8016c00:	bd80      	pop	{r7, pc}
 8016c02:	bf00      	nop
 8016c04:	2000c844 	.word	0x2000c844

08016c08 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8016c08:	b580      	push	{r7, lr}
 8016c0a:	b088      	sub	sp, #32
 8016c0c:	af00      	add	r7, sp, #0
 8016c0e:	60f8      	str	r0, [r7, #12]
 8016c10:	460b      	mov	r3, r1
 8016c12:	607a      	str	r2, [r7, #4]
 8016c14:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8016c16:	230a      	movs	r3, #10
 8016c18:	77fb      	strb	r3, [r7, #31]
 8016c1a:	230a      	movs	r3, #10
 8016c1c:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 8016c1e:	230a      	movs	r3, #10
 8016c20:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 8016c22:	2300      	movs	r3, #0
 8016c24:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 8016c26:	230a      	movs	r3, #10
 8016c28:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8016c2a:	2300      	movs	r3, #0
 8016c2c:	833b      	strh	r3, [r7, #24]
 8016c2e:	2300      	movs	r3, #0
 8016c30:	82fb      	strh	r3, [r7, #22]
 8016c32:	2300      	movs	r3, #0
 8016c34:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016c36:	2300      	movs	r3, #0
 8016c38:	773b      	strb	r3, [r7, #28]
 8016c3a:	e093      	b.n	8016d64 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 8016c3c:	7f3a      	ldrb	r2, [r7, #28]
 8016c3e:	4990      	ldr	r1, [pc, #576]	; (8016e80 <etharp_find_entry+0x278>)
 8016c40:	4613      	mov	r3, r2
 8016c42:	005b      	lsls	r3, r3, #1
 8016c44:	4413      	add	r3, r2
 8016c46:	00db      	lsls	r3, r3, #3
 8016c48:	440b      	add	r3, r1
 8016c4a:	3314      	adds	r3, #20
 8016c4c:	781b      	ldrb	r3, [r3, #0]
 8016c4e:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8016c50:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8016c54:	2b0a      	cmp	r3, #10
 8016c56:	d105      	bne.n	8016c64 <etharp_find_entry+0x5c>
 8016c58:	7cfb      	ldrb	r3, [r7, #19]
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d102      	bne.n	8016c64 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 8016c5e:	7f3b      	ldrb	r3, [r7, #28]
 8016c60:	777b      	strb	r3, [r7, #29]
 8016c62:	e07c      	b.n	8016d5e <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 8016c64:	7cfb      	ldrb	r3, [r7, #19]
 8016c66:	2b00      	cmp	r3, #0
 8016c68:	d079      	beq.n	8016d5e <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8016c6a:	7cfb      	ldrb	r3, [r7, #19]
 8016c6c:	2b01      	cmp	r3, #1
 8016c6e:	d009      	beq.n	8016c84 <etharp_find_entry+0x7c>
 8016c70:	7cfb      	ldrb	r3, [r7, #19]
 8016c72:	2b01      	cmp	r3, #1
 8016c74:	d806      	bhi.n	8016c84 <etharp_find_entry+0x7c>
 8016c76:	4b83      	ldr	r3, [pc, #524]	; (8016e84 <etharp_find_entry+0x27c>)
 8016c78:	f44f 7293 	mov.w	r2, #294	; 0x126
 8016c7c:	4982      	ldr	r1, [pc, #520]	; (8016e88 <etharp_find_entry+0x280>)
 8016c7e:	4883      	ldr	r0, [pc, #524]	; (8016e8c <etharp_find_entry+0x284>)
 8016c80:	f002 fb2e 	bl	80192e0 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8016c84:	68fb      	ldr	r3, [r7, #12]
 8016c86:	2b00      	cmp	r3, #0
 8016c88:	d00f      	beq.n	8016caa <etharp_find_entry+0xa2>
 8016c8a:	68fb      	ldr	r3, [r7, #12]
 8016c8c:	6819      	ldr	r1, [r3, #0]
 8016c8e:	7f3a      	ldrb	r2, [r7, #28]
 8016c90:	487b      	ldr	r0, [pc, #492]	; (8016e80 <etharp_find_entry+0x278>)
 8016c92:	4613      	mov	r3, r2
 8016c94:	005b      	lsls	r3, r3, #1
 8016c96:	4413      	add	r3, r2
 8016c98:	00db      	lsls	r3, r3, #3
 8016c9a:	4403      	add	r3, r0
 8016c9c:	3304      	adds	r3, #4
 8016c9e:	681b      	ldr	r3, [r3, #0]
 8016ca0:	4299      	cmp	r1, r3
 8016ca2:	d102      	bne.n	8016caa <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8016ca4:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8016ca8:	e0e5      	b.n	8016e76 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8016caa:	7cfb      	ldrb	r3, [r7, #19]
 8016cac:	2b01      	cmp	r3, #1
 8016cae:	d13b      	bne.n	8016d28 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8016cb0:	7f3a      	ldrb	r2, [r7, #28]
 8016cb2:	4973      	ldr	r1, [pc, #460]	; (8016e80 <etharp_find_entry+0x278>)
 8016cb4:	4613      	mov	r3, r2
 8016cb6:	005b      	lsls	r3, r3, #1
 8016cb8:	4413      	add	r3, r2
 8016cba:	00db      	lsls	r3, r3, #3
 8016cbc:	440b      	add	r3, r1
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	2b00      	cmp	r3, #0
 8016cc2:	d018      	beq.n	8016cf6 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8016cc4:	7f3a      	ldrb	r2, [r7, #28]
 8016cc6:	496e      	ldr	r1, [pc, #440]	; (8016e80 <etharp_find_entry+0x278>)
 8016cc8:	4613      	mov	r3, r2
 8016cca:	005b      	lsls	r3, r3, #1
 8016ccc:	4413      	add	r3, r2
 8016cce:	00db      	lsls	r3, r3, #3
 8016cd0:	440b      	add	r3, r1
 8016cd2:	3312      	adds	r3, #18
 8016cd4:	881b      	ldrh	r3, [r3, #0]
 8016cd6:	8b3a      	ldrh	r2, [r7, #24]
 8016cd8:	429a      	cmp	r2, r3
 8016cda:	d840      	bhi.n	8016d5e <etharp_find_entry+0x156>
            old_queue = i;
 8016cdc:	7f3b      	ldrb	r3, [r7, #28]
 8016cde:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8016ce0:	7f3a      	ldrb	r2, [r7, #28]
 8016ce2:	4967      	ldr	r1, [pc, #412]	; (8016e80 <etharp_find_entry+0x278>)
 8016ce4:	4613      	mov	r3, r2
 8016ce6:	005b      	lsls	r3, r3, #1
 8016ce8:	4413      	add	r3, r2
 8016cea:	00db      	lsls	r3, r3, #3
 8016cec:	440b      	add	r3, r1
 8016cee:	3312      	adds	r3, #18
 8016cf0:	881b      	ldrh	r3, [r3, #0]
 8016cf2:	833b      	strh	r3, [r7, #24]
 8016cf4:	e033      	b.n	8016d5e <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8016cf6:	7f3a      	ldrb	r2, [r7, #28]
 8016cf8:	4961      	ldr	r1, [pc, #388]	; (8016e80 <etharp_find_entry+0x278>)
 8016cfa:	4613      	mov	r3, r2
 8016cfc:	005b      	lsls	r3, r3, #1
 8016cfe:	4413      	add	r3, r2
 8016d00:	00db      	lsls	r3, r3, #3
 8016d02:	440b      	add	r3, r1
 8016d04:	3312      	adds	r3, #18
 8016d06:	881b      	ldrh	r3, [r3, #0]
 8016d08:	8afa      	ldrh	r2, [r7, #22]
 8016d0a:	429a      	cmp	r2, r3
 8016d0c:	d827      	bhi.n	8016d5e <etharp_find_entry+0x156>
            old_pending = i;
 8016d0e:	7f3b      	ldrb	r3, [r7, #28]
 8016d10:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 8016d12:	7f3a      	ldrb	r2, [r7, #28]
 8016d14:	495a      	ldr	r1, [pc, #360]	; (8016e80 <etharp_find_entry+0x278>)
 8016d16:	4613      	mov	r3, r2
 8016d18:	005b      	lsls	r3, r3, #1
 8016d1a:	4413      	add	r3, r2
 8016d1c:	00db      	lsls	r3, r3, #3
 8016d1e:	440b      	add	r3, r1
 8016d20:	3312      	adds	r3, #18
 8016d22:	881b      	ldrh	r3, [r3, #0]
 8016d24:	82fb      	strh	r3, [r7, #22]
 8016d26:	e01a      	b.n	8016d5e <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8016d28:	7cfb      	ldrb	r3, [r7, #19]
 8016d2a:	2b01      	cmp	r3, #1
 8016d2c:	d917      	bls.n	8016d5e <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8016d2e:	7f3a      	ldrb	r2, [r7, #28]
 8016d30:	4953      	ldr	r1, [pc, #332]	; (8016e80 <etharp_find_entry+0x278>)
 8016d32:	4613      	mov	r3, r2
 8016d34:	005b      	lsls	r3, r3, #1
 8016d36:	4413      	add	r3, r2
 8016d38:	00db      	lsls	r3, r3, #3
 8016d3a:	440b      	add	r3, r1
 8016d3c:	3312      	adds	r3, #18
 8016d3e:	881b      	ldrh	r3, [r3, #0]
 8016d40:	8aba      	ldrh	r2, [r7, #20]
 8016d42:	429a      	cmp	r2, r3
 8016d44:	d80b      	bhi.n	8016d5e <etharp_find_entry+0x156>
            old_stable = i;
 8016d46:	7f3b      	ldrb	r3, [r7, #28]
 8016d48:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 8016d4a:	7f3a      	ldrb	r2, [r7, #28]
 8016d4c:	494c      	ldr	r1, [pc, #304]	; (8016e80 <etharp_find_entry+0x278>)
 8016d4e:	4613      	mov	r3, r2
 8016d50:	005b      	lsls	r3, r3, #1
 8016d52:	4413      	add	r3, r2
 8016d54:	00db      	lsls	r3, r3, #3
 8016d56:	440b      	add	r3, r1
 8016d58:	3312      	adds	r3, #18
 8016d5a:	881b      	ldrh	r3, [r3, #0]
 8016d5c:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016d5e:	7f3b      	ldrb	r3, [r7, #28]
 8016d60:	3301      	adds	r3, #1
 8016d62:	773b      	strb	r3, [r7, #28]
 8016d64:	7f3b      	ldrb	r3, [r7, #28]
 8016d66:	2b09      	cmp	r3, #9
 8016d68:	f67f af68 	bls.w	8016c3c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8016d6c:	7afb      	ldrb	r3, [r7, #11]
 8016d6e:	f003 0302 	and.w	r3, r3, #2
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d108      	bne.n	8016d88 <etharp_find_entry+0x180>
 8016d76:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8016d7a:	2b0a      	cmp	r3, #10
 8016d7c:	d107      	bne.n	8016d8e <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8016d7e:	7afb      	ldrb	r3, [r7, #11]
 8016d80:	f003 0301 	and.w	r3, r3, #1
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d102      	bne.n	8016d8e <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8016d88:	f04f 33ff 	mov.w	r3, #4294967295
 8016d8c:	e073      	b.n	8016e76 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8016d8e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8016d92:	2b09      	cmp	r3, #9
 8016d94:	dc02      	bgt.n	8016d9c <etharp_find_entry+0x194>
    i = empty;
 8016d96:	7f7b      	ldrb	r3, [r7, #29]
 8016d98:	773b      	strb	r3, [r7, #28]
 8016d9a:	e036      	b.n	8016e0a <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8016d9c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8016da0:	2b09      	cmp	r3, #9
 8016da2:	dc13      	bgt.n	8016dcc <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8016da4:	7fbb      	ldrb	r3, [r7, #30]
 8016da6:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8016da8:	7f3a      	ldrb	r2, [r7, #28]
 8016daa:	4935      	ldr	r1, [pc, #212]	; (8016e80 <etharp_find_entry+0x278>)
 8016dac:	4613      	mov	r3, r2
 8016dae:	005b      	lsls	r3, r3, #1
 8016db0:	4413      	add	r3, r2
 8016db2:	00db      	lsls	r3, r3, #3
 8016db4:	440b      	add	r3, r1
 8016db6:	681b      	ldr	r3, [r3, #0]
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	d018      	beq.n	8016dee <etharp_find_entry+0x1e6>
 8016dbc:	4b31      	ldr	r3, [pc, #196]	; (8016e84 <etharp_find_entry+0x27c>)
 8016dbe:	f240 126f 	movw	r2, #367	; 0x16f
 8016dc2:	4933      	ldr	r1, [pc, #204]	; (8016e90 <etharp_find_entry+0x288>)
 8016dc4:	4831      	ldr	r0, [pc, #196]	; (8016e8c <etharp_find_entry+0x284>)
 8016dc6:	f002 fa8b 	bl	80192e0 <iprintf>
 8016dca:	e010      	b.n	8016dee <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8016dcc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8016dd0:	2b09      	cmp	r3, #9
 8016dd2:	dc02      	bgt.n	8016dda <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8016dd4:	7ffb      	ldrb	r3, [r7, #31]
 8016dd6:	773b      	strb	r3, [r7, #28]
 8016dd8:	e009      	b.n	8016dee <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8016dda:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8016dde:	2b09      	cmp	r3, #9
 8016de0:	dc02      	bgt.n	8016de8 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8016de2:	7efb      	ldrb	r3, [r7, #27]
 8016de4:	773b      	strb	r3, [r7, #28]
 8016de6:	e002      	b.n	8016dee <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8016de8:	f04f 33ff 	mov.w	r3, #4294967295
 8016dec:	e043      	b.n	8016e76 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016dee:	7f3b      	ldrb	r3, [r7, #28]
 8016df0:	2b09      	cmp	r3, #9
 8016df2:	d906      	bls.n	8016e02 <etharp_find_entry+0x1fa>
 8016df4:	4b23      	ldr	r3, [pc, #140]	; (8016e84 <etharp_find_entry+0x27c>)
 8016df6:	f240 1281 	movw	r2, #385	; 0x181
 8016dfa:	4926      	ldr	r1, [pc, #152]	; (8016e94 <etharp_find_entry+0x28c>)
 8016dfc:	4823      	ldr	r0, [pc, #140]	; (8016e8c <etharp_find_entry+0x284>)
 8016dfe:	f002 fa6f 	bl	80192e0 <iprintf>
    etharp_free_entry(i);
 8016e02:	7f3b      	ldrb	r3, [r7, #28]
 8016e04:	4618      	mov	r0, r3
 8016e06:	f7ff fe25 	bl	8016a54 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016e0a:	7f3b      	ldrb	r3, [r7, #28]
 8016e0c:	2b09      	cmp	r3, #9
 8016e0e:	d906      	bls.n	8016e1e <etharp_find_entry+0x216>
 8016e10:	4b1c      	ldr	r3, [pc, #112]	; (8016e84 <etharp_find_entry+0x27c>)
 8016e12:	f240 1285 	movw	r2, #389	; 0x185
 8016e16:	491f      	ldr	r1, [pc, #124]	; (8016e94 <etharp_find_entry+0x28c>)
 8016e18:	481c      	ldr	r0, [pc, #112]	; (8016e8c <etharp_find_entry+0x284>)
 8016e1a:	f002 fa61 	bl	80192e0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8016e1e:	7f3a      	ldrb	r2, [r7, #28]
 8016e20:	4917      	ldr	r1, [pc, #92]	; (8016e80 <etharp_find_entry+0x278>)
 8016e22:	4613      	mov	r3, r2
 8016e24:	005b      	lsls	r3, r3, #1
 8016e26:	4413      	add	r3, r2
 8016e28:	00db      	lsls	r3, r3, #3
 8016e2a:	440b      	add	r3, r1
 8016e2c:	3314      	adds	r3, #20
 8016e2e:	781b      	ldrb	r3, [r3, #0]
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d006      	beq.n	8016e42 <etharp_find_entry+0x23a>
 8016e34:	4b13      	ldr	r3, [pc, #76]	; (8016e84 <etharp_find_entry+0x27c>)
 8016e36:	f240 1287 	movw	r2, #391	; 0x187
 8016e3a:	4917      	ldr	r1, [pc, #92]	; (8016e98 <etharp_find_entry+0x290>)
 8016e3c:	4813      	ldr	r0, [pc, #76]	; (8016e8c <etharp_find_entry+0x284>)
 8016e3e:	f002 fa4f 	bl	80192e0 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8016e42:	68fb      	ldr	r3, [r7, #12]
 8016e44:	2b00      	cmp	r3, #0
 8016e46:	d00a      	beq.n	8016e5e <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8016e48:	7f3a      	ldrb	r2, [r7, #28]
 8016e4a:	68fb      	ldr	r3, [r7, #12]
 8016e4c:	6819      	ldr	r1, [r3, #0]
 8016e4e:	480c      	ldr	r0, [pc, #48]	; (8016e80 <etharp_find_entry+0x278>)
 8016e50:	4613      	mov	r3, r2
 8016e52:	005b      	lsls	r3, r3, #1
 8016e54:	4413      	add	r3, r2
 8016e56:	00db      	lsls	r3, r3, #3
 8016e58:	4403      	add	r3, r0
 8016e5a:	3304      	adds	r3, #4
 8016e5c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8016e5e:	7f3a      	ldrb	r2, [r7, #28]
 8016e60:	4907      	ldr	r1, [pc, #28]	; (8016e80 <etharp_find_entry+0x278>)
 8016e62:	4613      	mov	r3, r2
 8016e64:	005b      	lsls	r3, r3, #1
 8016e66:	4413      	add	r3, r2
 8016e68:	00db      	lsls	r3, r3, #3
 8016e6a:	440b      	add	r3, r1
 8016e6c:	3312      	adds	r3, #18
 8016e6e:	2200      	movs	r2, #0
 8016e70:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8016e72:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8016e76:	4618      	mov	r0, r3
 8016e78:	3720      	adds	r7, #32
 8016e7a:	46bd      	mov	sp, r7
 8016e7c:	bd80      	pop	{r7, pc}
 8016e7e:	bf00      	nop
 8016e80:	2000c844 	.word	0x2000c844
 8016e84:	0801c750 	.word	0x0801c750
 8016e88:	0801c7ac 	.word	0x0801c7ac
 8016e8c:	0801c7ec 	.word	0x0801c7ec
 8016e90:	0801c814 	.word	0x0801c814
 8016e94:	0801c82c 	.word	0x0801c82c
 8016e98:	0801c840 	.word	0x0801c840

08016e9c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8016e9c:	b580      	push	{r7, lr}
 8016e9e:	b088      	sub	sp, #32
 8016ea0:	af02      	add	r7, sp, #8
 8016ea2:	60f8      	str	r0, [r7, #12]
 8016ea4:	60b9      	str	r1, [r7, #8]
 8016ea6:	607a      	str	r2, [r7, #4]
 8016ea8:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8016eaa:	68fb      	ldr	r3, [r7, #12]
 8016eac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016eb0:	2b06      	cmp	r3, #6
 8016eb2:	d006      	beq.n	8016ec2 <etharp_update_arp_entry+0x26>
 8016eb4:	4b48      	ldr	r3, [pc, #288]	; (8016fd8 <etharp_update_arp_entry+0x13c>)
 8016eb6:	f240 12ab 	movw	r2, #427	; 0x1ab
 8016eba:	4948      	ldr	r1, [pc, #288]	; (8016fdc <etharp_update_arp_entry+0x140>)
 8016ebc:	4848      	ldr	r0, [pc, #288]	; (8016fe0 <etharp_update_arp_entry+0x144>)
 8016ebe:	f002 fa0f 	bl	80192e0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8016ec2:	68bb      	ldr	r3, [r7, #8]
 8016ec4:	2b00      	cmp	r3, #0
 8016ec6:	d012      	beq.n	8016eee <etharp_update_arp_entry+0x52>
 8016ec8:	68bb      	ldr	r3, [r7, #8]
 8016eca:	681b      	ldr	r3, [r3, #0]
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	d00e      	beq.n	8016eee <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016ed0:	68bb      	ldr	r3, [r7, #8]
 8016ed2:	681b      	ldr	r3, [r3, #0]
 8016ed4:	68f9      	ldr	r1, [r7, #12]
 8016ed6:	4618      	mov	r0, r3
 8016ed8:	f001 f8da 	bl	8018090 <ip4_addr_isbroadcast_u32>
 8016edc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	d105      	bne.n	8016eee <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8016ee2:	68bb      	ldr	r3, [r7, #8]
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016eea:	2be0      	cmp	r3, #224	; 0xe0
 8016eec:	d102      	bne.n	8016ef4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8016eee:	f06f 030f 	mvn.w	r3, #15
 8016ef2:	e06c      	b.n	8016fce <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8016ef4:	78fb      	ldrb	r3, [r7, #3]
 8016ef6:	68fa      	ldr	r2, [r7, #12]
 8016ef8:	4619      	mov	r1, r3
 8016efa:	68b8      	ldr	r0, [r7, #8]
 8016efc:	f7ff fe84 	bl	8016c08 <etharp_find_entry>
 8016f00:	4603      	mov	r3, r0
 8016f02:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8016f04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	da02      	bge.n	8016f12 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8016f0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8016f10:	e05d      	b.n	8016fce <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8016f12:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016f16:	4933      	ldr	r1, [pc, #204]	; (8016fe4 <etharp_update_arp_entry+0x148>)
 8016f18:	4613      	mov	r3, r2
 8016f1a:	005b      	lsls	r3, r3, #1
 8016f1c:	4413      	add	r3, r2
 8016f1e:	00db      	lsls	r3, r3, #3
 8016f20:	440b      	add	r3, r1
 8016f22:	3314      	adds	r3, #20
 8016f24:	2202      	movs	r2, #2
 8016f26:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8016f28:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016f2c:	492d      	ldr	r1, [pc, #180]	; (8016fe4 <etharp_update_arp_entry+0x148>)
 8016f2e:	4613      	mov	r3, r2
 8016f30:	005b      	lsls	r3, r3, #1
 8016f32:	4413      	add	r3, r2
 8016f34:	00db      	lsls	r3, r3, #3
 8016f36:	440b      	add	r3, r1
 8016f38:	3308      	adds	r3, #8
 8016f3a:	68fa      	ldr	r2, [r7, #12]
 8016f3c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8016f3e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016f42:	4613      	mov	r3, r2
 8016f44:	005b      	lsls	r3, r3, #1
 8016f46:	4413      	add	r3, r2
 8016f48:	00db      	lsls	r3, r3, #3
 8016f4a:	3308      	adds	r3, #8
 8016f4c:	4a25      	ldr	r2, [pc, #148]	; (8016fe4 <etharp_update_arp_entry+0x148>)
 8016f4e:	4413      	add	r3, r2
 8016f50:	3304      	adds	r3, #4
 8016f52:	2206      	movs	r2, #6
 8016f54:	6879      	ldr	r1, [r7, #4]
 8016f56:	4618      	mov	r0, r3
 8016f58:	f002 f9af 	bl	80192ba <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8016f5c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016f60:	4920      	ldr	r1, [pc, #128]	; (8016fe4 <etharp_update_arp_entry+0x148>)
 8016f62:	4613      	mov	r3, r2
 8016f64:	005b      	lsls	r3, r3, #1
 8016f66:	4413      	add	r3, r2
 8016f68:	00db      	lsls	r3, r3, #3
 8016f6a:	440b      	add	r3, r1
 8016f6c:	3312      	adds	r3, #18
 8016f6e:	2200      	movs	r2, #0
 8016f70:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8016f72:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016f76:	491b      	ldr	r1, [pc, #108]	; (8016fe4 <etharp_update_arp_entry+0x148>)
 8016f78:	4613      	mov	r3, r2
 8016f7a:	005b      	lsls	r3, r3, #1
 8016f7c:	4413      	add	r3, r2
 8016f7e:	00db      	lsls	r3, r3, #3
 8016f80:	440b      	add	r3, r1
 8016f82:	681b      	ldr	r3, [r3, #0]
 8016f84:	2b00      	cmp	r3, #0
 8016f86:	d021      	beq.n	8016fcc <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8016f88:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016f8c:	4915      	ldr	r1, [pc, #84]	; (8016fe4 <etharp_update_arp_entry+0x148>)
 8016f8e:	4613      	mov	r3, r2
 8016f90:	005b      	lsls	r3, r3, #1
 8016f92:	4413      	add	r3, r2
 8016f94:	00db      	lsls	r3, r3, #3
 8016f96:	440b      	add	r3, r1
 8016f98:	681b      	ldr	r3, [r3, #0]
 8016f9a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8016f9c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016fa0:	4910      	ldr	r1, [pc, #64]	; (8016fe4 <etharp_update_arp_entry+0x148>)
 8016fa2:	4613      	mov	r3, r2
 8016fa4:	005b      	lsls	r3, r3, #1
 8016fa6:	4413      	add	r3, r2
 8016fa8:	00db      	lsls	r3, r3, #3
 8016faa:	440b      	add	r3, r1
 8016fac:	2200      	movs	r2, #0
 8016fae:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8016fb0:	68fb      	ldr	r3, [r7, #12]
 8016fb2:	f103 0225 	add.w	r2, r3, #37	; 0x25
 8016fb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016fba:	9300      	str	r3, [sp, #0]
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	6939      	ldr	r1, [r7, #16]
 8016fc0:	68f8      	ldr	r0, [r7, #12]
 8016fc2:	f001 ff07 	bl	8018dd4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8016fc6:	6938      	ldr	r0, [r7, #16]
 8016fc8:	f7f9 fcae 	bl	8010928 <pbuf_free>
  }
  return ERR_OK;
 8016fcc:	2300      	movs	r3, #0
}
 8016fce:	4618      	mov	r0, r3
 8016fd0:	3718      	adds	r7, #24
 8016fd2:	46bd      	mov	sp, r7
 8016fd4:	bd80      	pop	{r7, pc}
 8016fd6:	bf00      	nop
 8016fd8:	0801c750 	.word	0x0801c750
 8016fdc:	0801c86c 	.word	0x0801c86c
 8016fe0:	0801c7ec 	.word	0x0801c7ec
 8016fe4:	2000c844 	.word	0x2000c844

08016fe8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8016fe8:	b580      	push	{r7, lr}
 8016fea:	b084      	sub	sp, #16
 8016fec:	af00      	add	r7, sp, #0
 8016fee:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016ff0:	2300      	movs	r3, #0
 8016ff2:	73fb      	strb	r3, [r7, #15]
 8016ff4:	e01f      	b.n	8017036 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8016ff6:	7bfa      	ldrb	r2, [r7, #15]
 8016ff8:	4912      	ldr	r1, [pc, #72]	; (8017044 <etharp_cleanup_netif+0x5c>)
 8016ffa:	4613      	mov	r3, r2
 8016ffc:	005b      	lsls	r3, r3, #1
 8016ffe:	4413      	add	r3, r2
 8017000:	00db      	lsls	r3, r3, #3
 8017002:	440b      	add	r3, r1
 8017004:	3314      	adds	r3, #20
 8017006:	781b      	ldrb	r3, [r3, #0]
 8017008:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801700a:	7bbb      	ldrb	r3, [r7, #14]
 801700c:	2b00      	cmp	r3, #0
 801700e:	d00f      	beq.n	8017030 <etharp_cleanup_netif+0x48>
 8017010:	7bfa      	ldrb	r2, [r7, #15]
 8017012:	490c      	ldr	r1, [pc, #48]	; (8017044 <etharp_cleanup_netif+0x5c>)
 8017014:	4613      	mov	r3, r2
 8017016:	005b      	lsls	r3, r3, #1
 8017018:	4413      	add	r3, r2
 801701a:	00db      	lsls	r3, r3, #3
 801701c:	440b      	add	r3, r1
 801701e:	3308      	adds	r3, #8
 8017020:	681b      	ldr	r3, [r3, #0]
 8017022:	687a      	ldr	r2, [r7, #4]
 8017024:	429a      	cmp	r2, r3
 8017026:	d103      	bne.n	8017030 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8017028:	7bfb      	ldrb	r3, [r7, #15]
 801702a:	4618      	mov	r0, r3
 801702c:	f7ff fd12 	bl	8016a54 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017030:	7bfb      	ldrb	r3, [r7, #15]
 8017032:	3301      	adds	r3, #1
 8017034:	73fb      	strb	r3, [r7, #15]
 8017036:	7bfb      	ldrb	r3, [r7, #15]
 8017038:	2b09      	cmp	r3, #9
 801703a:	d9dc      	bls.n	8016ff6 <etharp_cleanup_netif+0xe>
    }
  }
}
 801703c:	bf00      	nop
 801703e:	3710      	adds	r7, #16
 8017040:	46bd      	mov	sp, r7
 8017042:	bd80      	pop	{r7, pc}
 8017044:	2000c844 	.word	0x2000c844

08017048 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8017048:	b5b0      	push	{r4, r5, r7, lr}
 801704a:	b08a      	sub	sp, #40	; 0x28
 801704c:	af04      	add	r7, sp, #16
 801704e:	6078      	str	r0, [r7, #4]
 8017050:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017052:	683b      	ldr	r3, [r7, #0]
 8017054:	2b00      	cmp	r3, #0
 8017056:	d107      	bne.n	8017068 <etharp_input+0x20>
 8017058:	4b3d      	ldr	r3, [pc, #244]	; (8017150 <etharp_input+0x108>)
 801705a:	f44f 7222 	mov.w	r2, #648	; 0x288
 801705e:	493d      	ldr	r1, [pc, #244]	; (8017154 <etharp_input+0x10c>)
 8017060:	483d      	ldr	r0, [pc, #244]	; (8017158 <etharp_input+0x110>)
 8017062:	f002 f93d 	bl	80192e0 <iprintf>
 8017066:	e06f      	b.n	8017148 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	685b      	ldr	r3, [r3, #4]
 801706c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 801706e:	693b      	ldr	r3, [r7, #16]
 8017070:	881b      	ldrh	r3, [r3, #0]
 8017072:	b29b      	uxth	r3, r3
 8017074:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017078:	d10c      	bne.n	8017094 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801707a:	693b      	ldr	r3, [r7, #16]
 801707c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 801707e:	2b06      	cmp	r3, #6
 8017080:	d108      	bne.n	8017094 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017082:	693b      	ldr	r3, [r7, #16]
 8017084:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8017086:	2b04      	cmp	r3, #4
 8017088:	d104      	bne.n	8017094 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801708a:	693b      	ldr	r3, [r7, #16]
 801708c:	885b      	ldrh	r3, [r3, #2]
 801708e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017090:	2b08      	cmp	r3, #8
 8017092:	d003      	beq.n	801709c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8017094:	6878      	ldr	r0, [r7, #4]
 8017096:	f7f9 fc47 	bl	8010928 <pbuf_free>
    return;
 801709a:	e055      	b.n	8017148 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 801709c:	693b      	ldr	r3, [r7, #16]
 801709e:	330e      	adds	r3, #14
 80170a0:	681b      	ldr	r3, [r3, #0]
 80170a2:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 80170a4:	693b      	ldr	r3, [r7, #16]
 80170a6:	3318      	adds	r3, #24
 80170a8:	681b      	ldr	r3, [r3, #0]
 80170aa:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80170ac:	683b      	ldr	r3, [r7, #0]
 80170ae:	3304      	adds	r3, #4
 80170b0:	681b      	ldr	r3, [r3, #0]
 80170b2:	2b00      	cmp	r3, #0
 80170b4:	d102      	bne.n	80170bc <etharp_input+0x74>
    for_us = 0;
 80170b6:	2300      	movs	r3, #0
 80170b8:	75fb      	strb	r3, [r7, #23]
 80170ba:	e009      	b.n	80170d0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80170bc:	68ba      	ldr	r2, [r7, #8]
 80170be:	683b      	ldr	r3, [r7, #0]
 80170c0:	3304      	adds	r3, #4
 80170c2:	681b      	ldr	r3, [r3, #0]
 80170c4:	429a      	cmp	r2, r3
 80170c6:	bf0c      	ite	eq
 80170c8:	2301      	moveq	r3, #1
 80170ca:	2300      	movne	r3, #0
 80170cc:	b2db      	uxtb	r3, r3
 80170ce:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80170d0:	693b      	ldr	r3, [r7, #16]
 80170d2:	f103 0208 	add.w	r2, r3, #8
 80170d6:	7dfb      	ldrb	r3, [r7, #23]
 80170d8:	2b00      	cmp	r3, #0
 80170da:	d001      	beq.n	80170e0 <etharp_input+0x98>
 80170dc:	2301      	movs	r3, #1
 80170de:	e000      	b.n	80170e2 <etharp_input+0x9a>
 80170e0:	2302      	movs	r3, #2
 80170e2:	f107 010c 	add.w	r1, r7, #12
 80170e6:	6838      	ldr	r0, [r7, #0]
 80170e8:	f7ff fed8 	bl	8016e9c <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80170ec:	693b      	ldr	r3, [r7, #16]
 80170ee:	88db      	ldrh	r3, [r3, #6]
 80170f0:	b29b      	uxth	r3, r3
 80170f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80170f6:	d003      	beq.n	8017100 <etharp_input+0xb8>
 80170f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80170fc:	d01e      	beq.n	801713c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 80170fe:	e020      	b.n	8017142 <etharp_input+0xfa>
    if (for_us) {
 8017100:	7dfb      	ldrb	r3, [r7, #23]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d01c      	beq.n	8017140 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8017106:	683b      	ldr	r3, [r7, #0]
 8017108:	f103 0025 	add.w	r0, r3, #37	; 0x25
 801710c:	693b      	ldr	r3, [r7, #16]
 801710e:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8017112:	683b      	ldr	r3, [r7, #0]
 8017114:	f103 0525 	add.w	r5, r3, #37	; 0x25
 8017118:	683b      	ldr	r3, [r7, #0]
 801711a:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 801711c:	693a      	ldr	r2, [r7, #16]
 801711e:	3208      	adds	r2, #8
      etharp_raw(netif,
 8017120:	2102      	movs	r1, #2
 8017122:	9103      	str	r1, [sp, #12]
 8017124:	f107 010c 	add.w	r1, r7, #12
 8017128:	9102      	str	r1, [sp, #8]
 801712a:	9201      	str	r2, [sp, #4]
 801712c:	9300      	str	r3, [sp, #0]
 801712e:	462b      	mov	r3, r5
 8017130:	4622      	mov	r2, r4
 8017132:	4601      	mov	r1, r0
 8017134:	6838      	ldr	r0, [r7, #0]
 8017136:	f000 fae3 	bl	8017700 <etharp_raw>
    break;
 801713a:	e001      	b.n	8017140 <etharp_input+0xf8>
    break;
 801713c:	bf00      	nop
 801713e:	e000      	b.n	8017142 <etharp_input+0xfa>
    break;
 8017140:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8017142:	6878      	ldr	r0, [r7, #4]
 8017144:	f7f9 fbf0 	bl	8010928 <pbuf_free>
}
 8017148:	3718      	adds	r7, #24
 801714a:	46bd      	mov	sp, r7
 801714c:	bdb0      	pop	{r4, r5, r7, pc}
 801714e:	bf00      	nop
 8017150:	0801c750 	.word	0x0801c750
 8017154:	0801c8c4 	.word	0x0801c8c4
 8017158:	0801c7ec 	.word	0x0801c7ec

0801715c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 801715c:	b580      	push	{r7, lr}
 801715e:	b086      	sub	sp, #24
 8017160:	af02      	add	r7, sp, #8
 8017162:	60f8      	str	r0, [r7, #12]
 8017164:	60b9      	str	r1, [r7, #8]
 8017166:	4613      	mov	r3, r2
 8017168:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801716a:	79fa      	ldrb	r2, [r7, #7]
 801716c:	4944      	ldr	r1, [pc, #272]	; (8017280 <etharp_output_to_arp_index+0x124>)
 801716e:	4613      	mov	r3, r2
 8017170:	005b      	lsls	r3, r3, #1
 8017172:	4413      	add	r3, r2
 8017174:	00db      	lsls	r3, r3, #3
 8017176:	440b      	add	r3, r1
 8017178:	3314      	adds	r3, #20
 801717a:	781b      	ldrb	r3, [r3, #0]
 801717c:	2b01      	cmp	r3, #1
 801717e:	d806      	bhi.n	801718e <etharp_output_to_arp_index+0x32>
 8017180:	4b40      	ldr	r3, [pc, #256]	; (8017284 <etharp_output_to_arp_index+0x128>)
 8017182:	f240 22ed 	movw	r2, #749	; 0x2ed
 8017186:	4940      	ldr	r1, [pc, #256]	; (8017288 <etharp_output_to_arp_index+0x12c>)
 8017188:	4840      	ldr	r0, [pc, #256]	; (801728c <etharp_output_to_arp_index+0x130>)
 801718a:	f002 f8a9 	bl	80192e0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801718e:	79fa      	ldrb	r2, [r7, #7]
 8017190:	493b      	ldr	r1, [pc, #236]	; (8017280 <etharp_output_to_arp_index+0x124>)
 8017192:	4613      	mov	r3, r2
 8017194:	005b      	lsls	r3, r3, #1
 8017196:	4413      	add	r3, r2
 8017198:	00db      	lsls	r3, r3, #3
 801719a:	440b      	add	r3, r1
 801719c:	3314      	adds	r3, #20
 801719e:	781b      	ldrb	r3, [r3, #0]
 80171a0:	2b02      	cmp	r3, #2
 80171a2:	d153      	bne.n	801724c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80171a4:	79fa      	ldrb	r2, [r7, #7]
 80171a6:	4936      	ldr	r1, [pc, #216]	; (8017280 <etharp_output_to_arp_index+0x124>)
 80171a8:	4613      	mov	r3, r2
 80171aa:	005b      	lsls	r3, r3, #1
 80171ac:	4413      	add	r3, r2
 80171ae:	00db      	lsls	r3, r3, #3
 80171b0:	440b      	add	r3, r1
 80171b2:	3312      	adds	r3, #18
 80171b4:	881b      	ldrh	r3, [r3, #0]
 80171b6:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 80171ba:	d919      	bls.n	80171f0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80171bc:	79fa      	ldrb	r2, [r7, #7]
 80171be:	4613      	mov	r3, r2
 80171c0:	005b      	lsls	r3, r3, #1
 80171c2:	4413      	add	r3, r2
 80171c4:	00db      	lsls	r3, r3, #3
 80171c6:	4a2e      	ldr	r2, [pc, #184]	; (8017280 <etharp_output_to_arp_index+0x124>)
 80171c8:	4413      	add	r3, r2
 80171ca:	3304      	adds	r3, #4
 80171cc:	4619      	mov	r1, r3
 80171ce:	68f8      	ldr	r0, [r7, #12]
 80171d0:	f000 fb44 	bl	801785c <etharp_request>
 80171d4:	4603      	mov	r3, r0
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	d138      	bne.n	801724c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80171da:	79fa      	ldrb	r2, [r7, #7]
 80171dc:	4928      	ldr	r1, [pc, #160]	; (8017280 <etharp_output_to_arp_index+0x124>)
 80171de:	4613      	mov	r3, r2
 80171e0:	005b      	lsls	r3, r3, #1
 80171e2:	4413      	add	r3, r2
 80171e4:	00db      	lsls	r3, r3, #3
 80171e6:	440b      	add	r3, r1
 80171e8:	3314      	adds	r3, #20
 80171ea:	2203      	movs	r2, #3
 80171ec:	701a      	strb	r2, [r3, #0]
 80171ee:	e02d      	b.n	801724c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80171f0:	79fa      	ldrb	r2, [r7, #7]
 80171f2:	4923      	ldr	r1, [pc, #140]	; (8017280 <etharp_output_to_arp_index+0x124>)
 80171f4:	4613      	mov	r3, r2
 80171f6:	005b      	lsls	r3, r3, #1
 80171f8:	4413      	add	r3, r2
 80171fa:	00db      	lsls	r3, r3, #3
 80171fc:	440b      	add	r3, r1
 80171fe:	3312      	adds	r3, #18
 8017200:	881b      	ldrh	r3, [r3, #0]
 8017202:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8017206:	d321      	bcc.n	801724c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8017208:	79fa      	ldrb	r2, [r7, #7]
 801720a:	4613      	mov	r3, r2
 801720c:	005b      	lsls	r3, r3, #1
 801720e:	4413      	add	r3, r2
 8017210:	00db      	lsls	r3, r3, #3
 8017212:	4a1b      	ldr	r2, [pc, #108]	; (8017280 <etharp_output_to_arp_index+0x124>)
 8017214:	4413      	add	r3, r2
 8017216:	1d19      	adds	r1, r3, #4
 8017218:	79fa      	ldrb	r2, [r7, #7]
 801721a:	4613      	mov	r3, r2
 801721c:	005b      	lsls	r3, r3, #1
 801721e:	4413      	add	r3, r2
 8017220:	00db      	lsls	r3, r3, #3
 8017222:	3308      	adds	r3, #8
 8017224:	4a16      	ldr	r2, [pc, #88]	; (8017280 <etharp_output_to_arp_index+0x124>)
 8017226:	4413      	add	r3, r2
 8017228:	3304      	adds	r3, #4
 801722a:	461a      	mov	r2, r3
 801722c:	68f8      	ldr	r0, [r7, #12]
 801722e:	f000 faf3 	bl	8017818 <etharp_request_dst>
 8017232:	4603      	mov	r3, r0
 8017234:	2b00      	cmp	r3, #0
 8017236:	d109      	bne.n	801724c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017238:	79fa      	ldrb	r2, [r7, #7]
 801723a:	4911      	ldr	r1, [pc, #68]	; (8017280 <etharp_output_to_arp_index+0x124>)
 801723c:	4613      	mov	r3, r2
 801723e:	005b      	lsls	r3, r3, #1
 8017240:	4413      	add	r3, r2
 8017242:	00db      	lsls	r3, r3, #3
 8017244:	440b      	add	r3, r1
 8017246:	3314      	adds	r3, #20
 8017248:	2203      	movs	r2, #3
 801724a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801724c:	68fb      	ldr	r3, [r7, #12]
 801724e:	f103 0125 	add.w	r1, r3, #37	; 0x25
 8017252:	79fa      	ldrb	r2, [r7, #7]
 8017254:	4613      	mov	r3, r2
 8017256:	005b      	lsls	r3, r3, #1
 8017258:	4413      	add	r3, r2
 801725a:	00db      	lsls	r3, r3, #3
 801725c:	3308      	adds	r3, #8
 801725e:	4a08      	ldr	r2, [pc, #32]	; (8017280 <etharp_output_to_arp_index+0x124>)
 8017260:	4413      	add	r3, r2
 8017262:	1d1a      	adds	r2, r3, #4
 8017264:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017268:	9300      	str	r3, [sp, #0]
 801726a:	4613      	mov	r3, r2
 801726c:	460a      	mov	r2, r1
 801726e:	68b9      	ldr	r1, [r7, #8]
 8017270:	68f8      	ldr	r0, [r7, #12]
 8017272:	f001 fdaf 	bl	8018dd4 <ethernet_output>
 8017276:	4603      	mov	r3, r0
}
 8017278:	4618      	mov	r0, r3
 801727a:	3710      	adds	r7, #16
 801727c:	46bd      	mov	sp, r7
 801727e:	bd80      	pop	{r7, pc}
 8017280:	2000c844 	.word	0x2000c844
 8017284:	0801c750 	.word	0x0801c750
 8017288:	0801c8e4 	.word	0x0801c8e4
 801728c:	0801c7ec 	.word	0x0801c7ec

08017290 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017290:	b580      	push	{r7, lr}
 8017292:	b08a      	sub	sp, #40	; 0x28
 8017294:	af02      	add	r7, sp, #8
 8017296:	60f8      	str	r0, [r7, #12]
 8017298:	60b9      	str	r1, [r7, #8]
 801729a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80172a0:	68fb      	ldr	r3, [r7, #12]
 80172a2:	2b00      	cmp	r3, #0
 80172a4:	d106      	bne.n	80172b4 <etharp_output+0x24>
 80172a6:	4b69      	ldr	r3, [pc, #420]	; (801744c <etharp_output+0x1bc>)
 80172a8:	f240 321b 	movw	r2, #795	; 0x31b
 80172ac:	4968      	ldr	r1, [pc, #416]	; (8017450 <etharp_output+0x1c0>)
 80172ae:	4869      	ldr	r0, [pc, #420]	; (8017454 <etharp_output+0x1c4>)
 80172b0:	f002 f816 	bl	80192e0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80172b4:	68bb      	ldr	r3, [r7, #8]
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	d106      	bne.n	80172c8 <etharp_output+0x38>
 80172ba:	4b64      	ldr	r3, [pc, #400]	; (801744c <etharp_output+0x1bc>)
 80172bc:	f44f 7247 	mov.w	r2, #796	; 0x31c
 80172c0:	4965      	ldr	r1, [pc, #404]	; (8017458 <etharp_output+0x1c8>)
 80172c2:	4864      	ldr	r0, [pc, #400]	; (8017454 <etharp_output+0x1c4>)
 80172c4:	f002 f80c 	bl	80192e0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80172c8:	687b      	ldr	r3, [r7, #4]
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	d106      	bne.n	80172dc <etharp_output+0x4c>
 80172ce:	4b5f      	ldr	r3, [pc, #380]	; (801744c <etharp_output+0x1bc>)
 80172d0:	f240 321d 	movw	r2, #797	; 0x31d
 80172d4:	4961      	ldr	r1, [pc, #388]	; (801745c <etharp_output+0x1cc>)
 80172d6:	485f      	ldr	r0, [pc, #380]	; (8017454 <etharp_output+0x1c4>)
 80172d8:	f002 f802 	bl	80192e0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	681b      	ldr	r3, [r3, #0]
 80172e0:	68f9      	ldr	r1, [r7, #12]
 80172e2:	4618      	mov	r0, r3
 80172e4:	f000 fed4 	bl	8018090 <ip4_addr_isbroadcast_u32>
 80172e8:	4603      	mov	r3, r0
 80172ea:	2b00      	cmp	r3, #0
 80172ec:	d002      	beq.n	80172f4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80172ee:	4b5c      	ldr	r3, [pc, #368]	; (8017460 <etharp_output+0x1d0>)
 80172f0:	61fb      	str	r3, [r7, #28]
 80172f2:	e09b      	b.n	801742c <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80172f4:	687b      	ldr	r3, [r7, #4]
 80172f6:	681b      	ldr	r3, [r3, #0]
 80172f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80172fc:	2be0      	cmp	r3, #224	; 0xe0
 80172fe:	d118      	bne.n	8017332 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8017300:	2301      	movs	r3, #1
 8017302:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8017304:	2300      	movs	r3, #0
 8017306:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8017308:	235e      	movs	r3, #94	; 0x5e
 801730a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801730c:	687b      	ldr	r3, [r7, #4]
 801730e:	3301      	adds	r3, #1
 8017310:	781b      	ldrb	r3, [r3, #0]
 8017312:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017316:	b2db      	uxtb	r3, r3
 8017318:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	3302      	adds	r3, #2
 801731e:	781b      	ldrb	r3, [r3, #0]
 8017320:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	3303      	adds	r3, #3
 8017326:	781b      	ldrb	r3, [r3, #0]
 8017328:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801732a:	f107 0310 	add.w	r3, r7, #16
 801732e:	61fb      	str	r3, [r7, #28]
 8017330:	e07c      	b.n	801742c <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	681a      	ldr	r2, [r3, #0]
 8017336:	68fb      	ldr	r3, [r7, #12]
 8017338:	3304      	adds	r3, #4
 801733a:	681b      	ldr	r3, [r3, #0]
 801733c:	405a      	eors	r2, r3
 801733e:	68fb      	ldr	r3, [r7, #12]
 8017340:	3308      	adds	r3, #8
 8017342:	681b      	ldr	r3, [r3, #0]
 8017344:	4013      	ands	r3, r2
 8017346:	2b00      	cmp	r3, #0
 8017348:	d012      	beq.n	8017370 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	681b      	ldr	r3, [r3, #0]
 801734e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017350:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8017354:	4293      	cmp	r3, r2
 8017356:	d00b      	beq.n	8017370 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017358:	68fb      	ldr	r3, [r7, #12]
 801735a:	330c      	adds	r3, #12
 801735c:	681b      	ldr	r3, [r3, #0]
 801735e:	2b00      	cmp	r3, #0
 8017360:	d003      	beq.n	801736a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017362:	68fb      	ldr	r3, [r7, #12]
 8017364:	330c      	adds	r3, #12
 8017366:	61bb      	str	r3, [r7, #24]
 8017368:	e002      	b.n	8017370 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801736a:	f06f 0303 	mvn.w	r3, #3
 801736e:	e069      	b.n	8017444 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017370:	4b3c      	ldr	r3, [pc, #240]	; (8017464 <etharp_output+0x1d4>)
 8017372:	781b      	ldrb	r3, [r3, #0]
 8017374:	4619      	mov	r1, r3
 8017376:	4a3c      	ldr	r2, [pc, #240]	; (8017468 <etharp_output+0x1d8>)
 8017378:	460b      	mov	r3, r1
 801737a:	005b      	lsls	r3, r3, #1
 801737c:	440b      	add	r3, r1
 801737e:	00db      	lsls	r3, r3, #3
 8017380:	4413      	add	r3, r2
 8017382:	3314      	adds	r3, #20
 8017384:	781b      	ldrb	r3, [r3, #0]
 8017386:	2b01      	cmp	r3, #1
 8017388:	d917      	bls.n	80173ba <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801738a:	69bb      	ldr	r3, [r7, #24]
 801738c:	681a      	ldr	r2, [r3, #0]
 801738e:	4b35      	ldr	r3, [pc, #212]	; (8017464 <etharp_output+0x1d4>)
 8017390:	781b      	ldrb	r3, [r3, #0]
 8017392:	4618      	mov	r0, r3
 8017394:	4934      	ldr	r1, [pc, #208]	; (8017468 <etharp_output+0x1d8>)
 8017396:	4603      	mov	r3, r0
 8017398:	005b      	lsls	r3, r3, #1
 801739a:	4403      	add	r3, r0
 801739c:	00db      	lsls	r3, r3, #3
 801739e:	440b      	add	r3, r1
 80173a0:	3304      	adds	r3, #4
 80173a2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80173a4:	429a      	cmp	r2, r3
 80173a6:	d108      	bne.n	80173ba <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80173a8:	4b2e      	ldr	r3, [pc, #184]	; (8017464 <etharp_output+0x1d4>)
 80173aa:	781b      	ldrb	r3, [r3, #0]
 80173ac:	461a      	mov	r2, r3
 80173ae:	68b9      	ldr	r1, [r7, #8]
 80173b0:	68f8      	ldr	r0, [r7, #12]
 80173b2:	f7ff fed3 	bl	801715c <etharp_output_to_arp_index>
 80173b6:	4603      	mov	r3, r0
 80173b8:	e044      	b.n	8017444 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80173ba:	2300      	movs	r3, #0
 80173bc:	75fb      	strb	r3, [r7, #23]
 80173be:	e02a      	b.n	8017416 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80173c0:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80173c4:	4928      	ldr	r1, [pc, #160]	; (8017468 <etharp_output+0x1d8>)
 80173c6:	4613      	mov	r3, r2
 80173c8:	005b      	lsls	r3, r3, #1
 80173ca:	4413      	add	r3, r2
 80173cc:	00db      	lsls	r3, r3, #3
 80173ce:	440b      	add	r3, r1
 80173d0:	3314      	adds	r3, #20
 80173d2:	781b      	ldrb	r3, [r3, #0]
 80173d4:	2b01      	cmp	r3, #1
 80173d6:	d918      	bls.n	801740a <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80173d8:	69bb      	ldr	r3, [r7, #24]
 80173da:	6819      	ldr	r1, [r3, #0]
 80173dc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80173e0:	4821      	ldr	r0, [pc, #132]	; (8017468 <etharp_output+0x1d8>)
 80173e2:	4613      	mov	r3, r2
 80173e4:	005b      	lsls	r3, r3, #1
 80173e6:	4413      	add	r3, r2
 80173e8:	00db      	lsls	r3, r3, #3
 80173ea:	4403      	add	r3, r0
 80173ec:	3304      	adds	r3, #4
 80173ee:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80173f0:	4299      	cmp	r1, r3
 80173f2:	d10a      	bne.n	801740a <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 80173f4:	7dfa      	ldrb	r2, [r7, #23]
 80173f6:	4b1b      	ldr	r3, [pc, #108]	; (8017464 <etharp_output+0x1d4>)
 80173f8:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80173fa:	7dfb      	ldrb	r3, [r7, #23]
 80173fc:	461a      	mov	r2, r3
 80173fe:	68b9      	ldr	r1, [r7, #8]
 8017400:	68f8      	ldr	r0, [r7, #12]
 8017402:	f7ff feab 	bl	801715c <etharp_output_to_arp_index>
 8017406:	4603      	mov	r3, r0
 8017408:	e01c      	b.n	8017444 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801740a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801740e:	b2db      	uxtb	r3, r3
 8017410:	3301      	adds	r3, #1
 8017412:	b2db      	uxtb	r3, r3
 8017414:	75fb      	strb	r3, [r7, #23]
 8017416:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801741a:	2b09      	cmp	r3, #9
 801741c:	ddd0      	ble.n	80173c0 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801741e:	68ba      	ldr	r2, [r7, #8]
 8017420:	69b9      	ldr	r1, [r7, #24]
 8017422:	68f8      	ldr	r0, [r7, #12]
 8017424:	f000 f822 	bl	801746c <etharp_query>
 8017428:	4603      	mov	r3, r0
 801742a:	e00b      	b.n	8017444 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 801742c:	68fb      	ldr	r3, [r7, #12]
 801742e:	f103 0225 	add.w	r2, r3, #37	; 0x25
 8017432:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017436:	9300      	str	r3, [sp, #0]
 8017438:	69fb      	ldr	r3, [r7, #28]
 801743a:	68b9      	ldr	r1, [r7, #8]
 801743c:	68f8      	ldr	r0, [r7, #12]
 801743e:	f001 fcc9 	bl	8018dd4 <ethernet_output>
 8017442:	4603      	mov	r3, r0
}
 8017444:	4618      	mov	r0, r3
 8017446:	3720      	adds	r7, #32
 8017448:	46bd      	mov	sp, r7
 801744a:	bd80      	pop	{r7, pc}
 801744c:	0801c750 	.word	0x0801c750
 8017450:	0801c8c4 	.word	0x0801c8c4
 8017454:	0801c7ec 	.word	0x0801c7ec
 8017458:	0801c914 	.word	0x0801c914
 801745c:	0801c8b4 	.word	0x0801c8b4
 8017460:	0801cfa4 	.word	0x0801cfa4
 8017464:	2000c934 	.word	0x2000c934
 8017468:	2000c844 	.word	0x2000c844

0801746c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801746c:	b580      	push	{r7, lr}
 801746e:	b08c      	sub	sp, #48	; 0x30
 8017470:	af02      	add	r7, sp, #8
 8017472:	60f8      	str	r0, [r7, #12]
 8017474:	60b9      	str	r1, [r7, #8]
 8017476:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8017478:	68fb      	ldr	r3, [r7, #12]
 801747a:	3325      	adds	r3, #37	; 0x25
 801747c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801747e:	23ff      	movs	r3, #255	; 0xff
 8017480:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8017484:	2300      	movs	r3, #0
 8017486:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017488:	68bb      	ldr	r3, [r7, #8]
 801748a:	681b      	ldr	r3, [r3, #0]
 801748c:	68f9      	ldr	r1, [r7, #12]
 801748e:	4618      	mov	r0, r3
 8017490:	f000 fdfe 	bl	8018090 <ip4_addr_isbroadcast_u32>
 8017494:	4603      	mov	r3, r0
 8017496:	2b00      	cmp	r3, #0
 8017498:	d10c      	bne.n	80174b4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801749a:	68bb      	ldr	r3, [r7, #8]
 801749c:	681b      	ldr	r3, [r3, #0]
 801749e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80174a2:	2be0      	cmp	r3, #224	; 0xe0
 80174a4:	d006      	beq.n	80174b4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80174a6:	68bb      	ldr	r3, [r7, #8]
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	d003      	beq.n	80174b4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80174ac:	68bb      	ldr	r3, [r7, #8]
 80174ae:	681b      	ldr	r3, [r3, #0]
 80174b0:	2b00      	cmp	r3, #0
 80174b2:	d102      	bne.n	80174ba <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80174b4:	f06f 030f 	mvn.w	r3, #15
 80174b8:	e10f      	b.n	80176da <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80174ba:	68fa      	ldr	r2, [r7, #12]
 80174bc:	2101      	movs	r1, #1
 80174be:	68b8      	ldr	r0, [r7, #8]
 80174c0:	f7ff fba2 	bl	8016c08 <etharp_find_entry>
 80174c4:	4603      	mov	r3, r0
 80174c6:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 80174c8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	da02      	bge.n	80174d6 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 80174d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80174d4:	e101      	b.n	80176da <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80174d6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80174da:	4982      	ldr	r1, [pc, #520]	; (80176e4 <etharp_query+0x278>)
 80174dc:	4613      	mov	r3, r2
 80174de:	005b      	lsls	r3, r3, #1
 80174e0:	4413      	add	r3, r2
 80174e2:	00db      	lsls	r3, r3, #3
 80174e4:	440b      	add	r3, r1
 80174e6:	3314      	adds	r3, #20
 80174e8:	781b      	ldrb	r3, [r3, #0]
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	d117      	bne.n	801751e <etharp_query+0xb2>
    is_new_entry = 1;
 80174ee:	2301      	movs	r3, #1
 80174f0:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80174f2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80174f6:	497b      	ldr	r1, [pc, #492]	; (80176e4 <etharp_query+0x278>)
 80174f8:	4613      	mov	r3, r2
 80174fa:	005b      	lsls	r3, r3, #1
 80174fc:	4413      	add	r3, r2
 80174fe:	00db      	lsls	r3, r3, #3
 8017500:	440b      	add	r3, r1
 8017502:	3314      	adds	r3, #20
 8017504:	2201      	movs	r2, #1
 8017506:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8017508:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801750c:	4975      	ldr	r1, [pc, #468]	; (80176e4 <etharp_query+0x278>)
 801750e:	4613      	mov	r3, r2
 8017510:	005b      	lsls	r3, r3, #1
 8017512:	4413      	add	r3, r2
 8017514:	00db      	lsls	r3, r3, #3
 8017516:	440b      	add	r3, r1
 8017518:	3308      	adds	r3, #8
 801751a:	68fa      	ldr	r2, [r7, #12]
 801751c:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801751e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8017522:	4970      	ldr	r1, [pc, #448]	; (80176e4 <etharp_query+0x278>)
 8017524:	4613      	mov	r3, r2
 8017526:	005b      	lsls	r3, r3, #1
 8017528:	4413      	add	r3, r2
 801752a:	00db      	lsls	r3, r3, #3
 801752c:	440b      	add	r3, r1
 801752e:	3314      	adds	r3, #20
 8017530:	781b      	ldrb	r3, [r3, #0]
 8017532:	2b01      	cmp	r3, #1
 8017534:	d012      	beq.n	801755c <etharp_query+0xf0>
 8017536:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801753a:	496a      	ldr	r1, [pc, #424]	; (80176e4 <etharp_query+0x278>)
 801753c:	4613      	mov	r3, r2
 801753e:	005b      	lsls	r3, r3, #1
 8017540:	4413      	add	r3, r2
 8017542:	00db      	lsls	r3, r3, #3
 8017544:	440b      	add	r3, r1
 8017546:	3314      	adds	r3, #20
 8017548:	781b      	ldrb	r3, [r3, #0]
 801754a:	2b01      	cmp	r3, #1
 801754c:	d806      	bhi.n	801755c <etharp_query+0xf0>
 801754e:	4b66      	ldr	r3, [pc, #408]	; (80176e8 <etharp_query+0x27c>)
 8017550:	f240 32c9 	movw	r2, #969	; 0x3c9
 8017554:	4965      	ldr	r1, [pc, #404]	; (80176ec <etharp_query+0x280>)
 8017556:	4866      	ldr	r0, [pc, #408]	; (80176f0 <etharp_query+0x284>)
 8017558:	f001 fec2 	bl	80192e0 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801755c:	6a3b      	ldr	r3, [r7, #32]
 801755e:	2b00      	cmp	r3, #0
 8017560:	d102      	bne.n	8017568 <etharp_query+0xfc>
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	2b00      	cmp	r3, #0
 8017566:	d10c      	bne.n	8017582 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8017568:	68b9      	ldr	r1, [r7, #8]
 801756a:	68f8      	ldr	r0, [r7, #12]
 801756c:	f000 f976 	bl	801785c <etharp_request>
 8017570:	4603      	mov	r3, r0
 8017572:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8017576:	687b      	ldr	r3, [r7, #4]
 8017578:	2b00      	cmp	r3, #0
 801757a:	d102      	bne.n	8017582 <etharp_query+0x116>
      return result;
 801757c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017580:	e0ab      	b.n	80176da <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017582:	687b      	ldr	r3, [r7, #4]
 8017584:	2b00      	cmp	r3, #0
 8017586:	d106      	bne.n	8017596 <etharp_query+0x12a>
 8017588:	4b57      	ldr	r3, [pc, #348]	; (80176e8 <etharp_query+0x27c>)
 801758a:	f240 32db 	movw	r2, #987	; 0x3db
 801758e:	4959      	ldr	r1, [pc, #356]	; (80176f4 <etharp_query+0x288>)
 8017590:	4857      	ldr	r0, [pc, #348]	; (80176f0 <etharp_query+0x284>)
 8017592:	f001 fea5 	bl	80192e0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8017596:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801759a:	4952      	ldr	r1, [pc, #328]	; (80176e4 <etharp_query+0x278>)
 801759c:	4613      	mov	r3, r2
 801759e:	005b      	lsls	r3, r3, #1
 80175a0:	4413      	add	r3, r2
 80175a2:	00db      	lsls	r3, r3, #3
 80175a4:	440b      	add	r3, r1
 80175a6:	3314      	adds	r3, #20
 80175a8:	781b      	ldrb	r3, [r3, #0]
 80175aa:	2b01      	cmp	r3, #1
 80175ac:	d919      	bls.n	80175e2 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 80175ae:	7cfa      	ldrb	r2, [r7, #19]
 80175b0:	4b51      	ldr	r3, [pc, #324]	; (80176f8 <etharp_query+0x28c>)
 80175b2:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80175b4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80175b8:	4613      	mov	r3, r2
 80175ba:	005b      	lsls	r3, r3, #1
 80175bc:	4413      	add	r3, r2
 80175be:	00db      	lsls	r3, r3, #3
 80175c0:	3308      	adds	r3, #8
 80175c2:	4a48      	ldr	r2, [pc, #288]	; (80176e4 <etharp_query+0x278>)
 80175c4:	4413      	add	r3, r2
 80175c6:	1d1a      	adds	r2, r3, #4
 80175c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80175cc:	9300      	str	r3, [sp, #0]
 80175ce:	4613      	mov	r3, r2
 80175d0:	697a      	ldr	r2, [r7, #20]
 80175d2:	6879      	ldr	r1, [r7, #4]
 80175d4:	68f8      	ldr	r0, [r7, #12]
 80175d6:	f001 fbfd 	bl	8018dd4 <ethernet_output>
 80175da:	4603      	mov	r3, r0
 80175dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80175e0:	e079      	b.n	80176d6 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80175e2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80175e6:	493f      	ldr	r1, [pc, #252]	; (80176e4 <etharp_query+0x278>)
 80175e8:	4613      	mov	r3, r2
 80175ea:	005b      	lsls	r3, r3, #1
 80175ec:	4413      	add	r3, r2
 80175ee:	00db      	lsls	r3, r3, #3
 80175f0:	440b      	add	r3, r1
 80175f2:	3314      	adds	r3, #20
 80175f4:	781b      	ldrb	r3, [r3, #0]
 80175f6:	2b01      	cmp	r3, #1
 80175f8:	d16d      	bne.n	80176d6 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80175fa:	2300      	movs	r3, #0
 80175fc:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 80175fe:	687b      	ldr	r3, [r7, #4]
 8017600:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017602:	e01a      	b.n	801763a <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8017604:	69fb      	ldr	r3, [r7, #28]
 8017606:	895a      	ldrh	r2, [r3, #10]
 8017608:	69fb      	ldr	r3, [r7, #28]
 801760a:	891b      	ldrh	r3, [r3, #8]
 801760c:	429a      	cmp	r2, r3
 801760e:	d10a      	bne.n	8017626 <etharp_query+0x1ba>
 8017610:	69fb      	ldr	r3, [r7, #28]
 8017612:	681b      	ldr	r3, [r3, #0]
 8017614:	2b00      	cmp	r3, #0
 8017616:	d006      	beq.n	8017626 <etharp_query+0x1ba>
 8017618:	4b33      	ldr	r3, [pc, #204]	; (80176e8 <etharp_query+0x27c>)
 801761a:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 801761e:	4937      	ldr	r1, [pc, #220]	; (80176fc <etharp_query+0x290>)
 8017620:	4833      	ldr	r0, [pc, #204]	; (80176f0 <etharp_query+0x284>)
 8017622:	f001 fe5d 	bl	80192e0 <iprintf>
      if (p->type != PBUF_ROM) {
 8017626:	69fb      	ldr	r3, [r7, #28]
 8017628:	7b1b      	ldrb	r3, [r3, #12]
 801762a:	2b01      	cmp	r3, #1
 801762c:	d002      	beq.n	8017634 <etharp_query+0x1c8>
        copy_needed = 1;
 801762e:	2301      	movs	r3, #1
 8017630:	61bb      	str	r3, [r7, #24]
        break;
 8017632:	e005      	b.n	8017640 <etharp_query+0x1d4>
      }
      p = p->next;
 8017634:	69fb      	ldr	r3, [r7, #28]
 8017636:	681b      	ldr	r3, [r3, #0]
 8017638:	61fb      	str	r3, [r7, #28]
    while (p) {
 801763a:	69fb      	ldr	r3, [r7, #28]
 801763c:	2b00      	cmp	r3, #0
 801763e:	d1e1      	bne.n	8017604 <etharp_query+0x198>
    }
    if (copy_needed) {
 8017640:	69bb      	ldr	r3, [r7, #24]
 8017642:	2b00      	cmp	r3, #0
 8017644:	d017      	beq.n	8017676 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 8017646:	69fb      	ldr	r3, [r7, #28]
 8017648:	891b      	ldrh	r3, [r3, #8]
 801764a:	2200      	movs	r2, #0
 801764c:	4619      	mov	r1, r3
 801764e:	2002      	movs	r0, #2
 8017650:	f7f8 fdf8 	bl	8010244 <pbuf_alloc>
 8017654:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 8017656:	69fb      	ldr	r3, [r7, #28]
 8017658:	2b00      	cmp	r3, #0
 801765a:	d011      	beq.n	8017680 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 801765c:	6879      	ldr	r1, [r7, #4]
 801765e:	69f8      	ldr	r0, [r7, #28]
 8017660:	f7f9 fa92 	bl	8010b88 <pbuf_copy>
 8017664:	4603      	mov	r3, r0
 8017666:	2b00      	cmp	r3, #0
 8017668:	d00a      	beq.n	8017680 <etharp_query+0x214>
          pbuf_free(p);
 801766a:	69f8      	ldr	r0, [r7, #28]
 801766c:	f7f9 f95c 	bl	8010928 <pbuf_free>
          p = NULL;
 8017670:	2300      	movs	r3, #0
 8017672:	61fb      	str	r3, [r7, #28]
 8017674:	e004      	b.n	8017680 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801767a:	69f8      	ldr	r0, [r7, #28]
 801767c:	f7f9 fa06 	bl	8010a8c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8017680:	69fb      	ldr	r3, [r7, #28]
 8017682:	2b00      	cmp	r3, #0
 8017684:	d024      	beq.n	80176d0 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8017686:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801768a:	4916      	ldr	r1, [pc, #88]	; (80176e4 <etharp_query+0x278>)
 801768c:	4613      	mov	r3, r2
 801768e:	005b      	lsls	r3, r3, #1
 8017690:	4413      	add	r3, r2
 8017692:	00db      	lsls	r3, r3, #3
 8017694:	440b      	add	r3, r1
 8017696:	681b      	ldr	r3, [r3, #0]
 8017698:	2b00      	cmp	r3, #0
 801769a:	d00b      	beq.n	80176b4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 801769c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80176a0:	4910      	ldr	r1, [pc, #64]	; (80176e4 <etharp_query+0x278>)
 80176a2:	4613      	mov	r3, r2
 80176a4:	005b      	lsls	r3, r3, #1
 80176a6:	4413      	add	r3, r2
 80176a8:	00db      	lsls	r3, r3, #3
 80176aa:	440b      	add	r3, r1
 80176ac:	681b      	ldr	r3, [r3, #0]
 80176ae:	4618      	mov	r0, r3
 80176b0:	f7f9 f93a 	bl	8010928 <pbuf_free>
      }
      arp_table[i].q = p;
 80176b4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80176b8:	490a      	ldr	r1, [pc, #40]	; (80176e4 <etharp_query+0x278>)
 80176ba:	4613      	mov	r3, r2
 80176bc:	005b      	lsls	r3, r3, #1
 80176be:	4413      	add	r3, r2
 80176c0:	00db      	lsls	r3, r3, #3
 80176c2:	440b      	add	r3, r1
 80176c4:	69fa      	ldr	r2, [r7, #28]
 80176c6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80176c8:	2300      	movs	r3, #0
 80176ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80176ce:	e002      	b.n	80176d6 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80176d0:	23ff      	movs	r3, #255	; 0xff
 80176d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80176d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80176da:	4618      	mov	r0, r3
 80176dc:	3728      	adds	r7, #40	; 0x28
 80176de:	46bd      	mov	sp, r7
 80176e0:	bd80      	pop	{r7, pc}
 80176e2:	bf00      	nop
 80176e4:	2000c844 	.word	0x2000c844
 80176e8:	0801c750 	.word	0x0801c750
 80176ec:	0801c920 	.word	0x0801c920
 80176f0:	0801c7ec 	.word	0x0801c7ec
 80176f4:	0801c914 	.word	0x0801c914
 80176f8:	2000c934 	.word	0x2000c934
 80176fc:	0801c948 	.word	0x0801c948

08017700 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8017700:	b580      	push	{r7, lr}
 8017702:	b08a      	sub	sp, #40	; 0x28
 8017704:	af02      	add	r7, sp, #8
 8017706:	60f8      	str	r0, [r7, #12]
 8017708:	60b9      	str	r1, [r7, #8]
 801770a:	607a      	str	r2, [r7, #4]
 801770c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801770e:	2300      	movs	r3, #0
 8017710:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017712:	68fb      	ldr	r3, [r7, #12]
 8017714:	2b00      	cmp	r3, #0
 8017716:	d106      	bne.n	8017726 <etharp_raw+0x26>
 8017718:	4b3a      	ldr	r3, [pc, #232]	; (8017804 <etharp_raw+0x104>)
 801771a:	f44f 628b 	mov.w	r2, #1112	; 0x458
 801771e:	493a      	ldr	r1, [pc, #232]	; (8017808 <etharp_raw+0x108>)
 8017720:	483a      	ldr	r0, [pc, #232]	; (801780c <etharp_raw+0x10c>)
 8017722:	f001 fddd 	bl	80192e0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8017726:	2200      	movs	r2, #0
 8017728:	211c      	movs	r1, #28
 801772a:	2002      	movs	r0, #2
 801772c:	f7f8 fd8a 	bl	8010244 <pbuf_alloc>
 8017730:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8017732:	69bb      	ldr	r3, [r7, #24]
 8017734:	2b00      	cmp	r3, #0
 8017736:	d102      	bne.n	801773e <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8017738:	f04f 33ff 	mov.w	r3, #4294967295
 801773c:	e05d      	b.n	80177fa <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801773e:	69bb      	ldr	r3, [r7, #24]
 8017740:	895b      	ldrh	r3, [r3, #10]
 8017742:	2b1b      	cmp	r3, #27
 8017744:	d806      	bhi.n	8017754 <etharp_raw+0x54>
 8017746:	4b2f      	ldr	r3, [pc, #188]	; (8017804 <etharp_raw+0x104>)
 8017748:	f240 4264 	movw	r2, #1124	; 0x464
 801774c:	4930      	ldr	r1, [pc, #192]	; (8017810 <etharp_raw+0x110>)
 801774e:	482f      	ldr	r0, [pc, #188]	; (801780c <etharp_raw+0x10c>)
 8017750:	f001 fdc6 	bl	80192e0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8017754:	69bb      	ldr	r3, [r7, #24]
 8017756:	685b      	ldr	r3, [r3, #4]
 8017758:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801775a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801775c:	4618      	mov	r0, r3
 801775e:	f7f7 fec9 	bl	800f4f4 <lwip_htons>
 8017762:	4603      	mov	r3, r0
 8017764:	461a      	mov	r2, r3
 8017766:	697b      	ldr	r3, [r7, #20]
 8017768:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801776a:	68fb      	ldr	r3, [r7, #12]
 801776c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017770:	2b06      	cmp	r3, #6
 8017772:	d006      	beq.n	8017782 <etharp_raw+0x82>
 8017774:	4b23      	ldr	r3, [pc, #140]	; (8017804 <etharp_raw+0x104>)
 8017776:	f240 426b 	movw	r2, #1131	; 0x46b
 801777a:	4926      	ldr	r1, [pc, #152]	; (8017814 <etharp_raw+0x114>)
 801777c:	4823      	ldr	r0, [pc, #140]	; (801780c <etharp_raw+0x10c>)
 801777e:	f001 fdaf 	bl	80192e0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8017782:	697b      	ldr	r3, [r7, #20]
 8017784:	3308      	adds	r3, #8
 8017786:	2206      	movs	r2, #6
 8017788:	6839      	ldr	r1, [r7, #0]
 801778a:	4618      	mov	r0, r3
 801778c:	f001 fd95 	bl	80192ba <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8017790:	697b      	ldr	r3, [r7, #20]
 8017792:	3312      	adds	r3, #18
 8017794:	2206      	movs	r2, #6
 8017796:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017798:	4618      	mov	r0, r3
 801779a:	f001 fd8e 	bl	80192ba <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 801779e:	697b      	ldr	r3, [r7, #20]
 80177a0:	330e      	adds	r3, #14
 80177a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80177a4:	6812      	ldr	r2, [r2, #0]
 80177a6:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 80177a8:	697b      	ldr	r3, [r7, #20]
 80177aa:	3318      	adds	r3, #24
 80177ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80177ae:	6812      	ldr	r2, [r2, #0]
 80177b0:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 80177b2:	697b      	ldr	r3, [r7, #20]
 80177b4:	2200      	movs	r2, #0
 80177b6:	701a      	strb	r2, [r3, #0]
 80177b8:	2200      	movs	r2, #0
 80177ba:	f042 0201 	orr.w	r2, r2, #1
 80177be:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80177c0:	697b      	ldr	r3, [r7, #20]
 80177c2:	2200      	movs	r2, #0
 80177c4:	f042 0208 	orr.w	r2, r2, #8
 80177c8:	709a      	strb	r2, [r3, #2]
 80177ca:	2200      	movs	r2, #0
 80177cc:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80177ce:	697b      	ldr	r3, [r7, #20]
 80177d0:	2206      	movs	r2, #6
 80177d2:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80177d4:	697b      	ldr	r3, [r7, #20]
 80177d6:	2204      	movs	r2, #4
 80177d8:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80177da:	f640 0306 	movw	r3, #2054	; 0x806
 80177de:	9300      	str	r3, [sp, #0]
 80177e0:	687b      	ldr	r3, [r7, #4]
 80177e2:	68ba      	ldr	r2, [r7, #8]
 80177e4:	69b9      	ldr	r1, [r7, #24]
 80177e6:	68f8      	ldr	r0, [r7, #12]
 80177e8:	f001 faf4 	bl	8018dd4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80177ec:	69b8      	ldr	r0, [r7, #24]
 80177ee:	f7f9 f89b 	bl	8010928 <pbuf_free>
  p = NULL;
 80177f2:	2300      	movs	r3, #0
 80177f4:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80177f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80177fa:	4618      	mov	r0, r3
 80177fc:	3720      	adds	r7, #32
 80177fe:	46bd      	mov	sp, r7
 8017800:	bd80      	pop	{r7, pc}
 8017802:	bf00      	nop
 8017804:	0801c750 	.word	0x0801c750
 8017808:	0801c8c4 	.word	0x0801c8c4
 801780c:	0801c7ec 	.word	0x0801c7ec
 8017810:	0801c964 	.word	0x0801c964
 8017814:	0801c998 	.word	0x0801c998

08017818 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 8017818:	b580      	push	{r7, lr}
 801781a:	b088      	sub	sp, #32
 801781c:	af04      	add	r7, sp, #16
 801781e:	60f8      	str	r0, [r7, #12]
 8017820:	60b9      	str	r1, [r7, #8]
 8017822:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8017824:	68fb      	ldr	r3, [r7, #12]
 8017826:	f103 0125 	add.w	r1, r3, #37	; 0x25
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801782a:	68fb      	ldr	r3, [r7, #12]
 801782c:	f103 0025 	add.w	r0, r3, #37	; 0x25
 8017830:	68fb      	ldr	r3, [r7, #12]
 8017832:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8017834:	2201      	movs	r2, #1
 8017836:	9203      	str	r2, [sp, #12]
 8017838:	68ba      	ldr	r2, [r7, #8]
 801783a:	9202      	str	r2, [sp, #8]
 801783c:	4a06      	ldr	r2, [pc, #24]	; (8017858 <etharp_request_dst+0x40>)
 801783e:	9201      	str	r2, [sp, #4]
 8017840:	9300      	str	r3, [sp, #0]
 8017842:	4603      	mov	r3, r0
 8017844:	687a      	ldr	r2, [r7, #4]
 8017846:	68f8      	ldr	r0, [r7, #12]
 8017848:	f7ff ff5a 	bl	8017700 <etharp_raw>
 801784c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801784e:	4618      	mov	r0, r3
 8017850:	3710      	adds	r7, #16
 8017852:	46bd      	mov	sp, r7
 8017854:	bd80      	pop	{r7, pc}
 8017856:	bf00      	nop
 8017858:	0801cfac 	.word	0x0801cfac

0801785c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801785c:	b580      	push	{r7, lr}
 801785e:	b082      	sub	sp, #8
 8017860:	af00      	add	r7, sp, #0
 8017862:	6078      	str	r0, [r7, #4]
 8017864:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8017866:	4a05      	ldr	r2, [pc, #20]	; (801787c <etharp_request+0x20>)
 8017868:	6839      	ldr	r1, [r7, #0]
 801786a:	6878      	ldr	r0, [r7, #4]
 801786c:	f7ff ffd4 	bl	8017818 <etharp_request_dst>
 8017870:	4603      	mov	r3, r0
}
 8017872:	4618      	mov	r0, r3
 8017874:	3708      	adds	r7, #8
 8017876:	46bd      	mov	sp, r7
 8017878:	bd80      	pop	{r7, pc}
 801787a:	bf00      	nop
 801787c:	0801cfa4 	.word	0x0801cfa4

08017880 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8017880:	b580      	push	{r7, lr}
 8017882:	b08e      	sub	sp, #56	; 0x38
 8017884:	af04      	add	r7, sp, #16
 8017886:	6078      	str	r0, [r7, #4]
 8017888:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801788a:	4b7a      	ldr	r3, [pc, #488]	; (8017a74 <icmp_input+0x1f4>)
 801788c:	689b      	ldr	r3, [r3, #8]
 801788e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8017890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017892:	781b      	ldrb	r3, [r3, #0]
 8017894:	b29b      	uxth	r3, r3
 8017896:	f003 030f 	and.w	r3, r3, #15
 801789a:	b29b      	uxth	r3, r3
 801789c:	009b      	lsls	r3, r3, #2
 801789e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 80178a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80178a2:	2b13      	cmp	r3, #19
 80178a4:	f240 80d1 	bls.w	8017a4a <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 80178a8:	687b      	ldr	r3, [r7, #4]
 80178aa:	895b      	ldrh	r3, [r3, #10]
 80178ac:	2b03      	cmp	r3, #3
 80178ae:	f240 80ce 	bls.w	8017a4e <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80178b2:	687b      	ldr	r3, [r7, #4]
 80178b4:	685b      	ldr	r3, [r3, #4]
 80178b6:	781b      	ldrb	r3, [r3, #0]
 80178b8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 80178bc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	f000 80bb 	beq.w	8017a3c <icmp_input+0x1bc>
 80178c6:	2b08      	cmp	r3, #8
 80178c8:	f040 80bb 	bne.w	8017a42 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 80178cc:	4b6a      	ldr	r3, [pc, #424]	; (8017a78 <icmp_input+0x1f8>)
 80178ce:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80178d0:	4b68      	ldr	r3, [pc, #416]	; (8017a74 <icmp_input+0x1f4>)
 80178d2:	695b      	ldr	r3, [r3, #20]
 80178d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80178d8:	2be0      	cmp	r3, #224	; 0xe0
 80178da:	f000 80bf 	beq.w	8017a5c <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80178de:	4b65      	ldr	r3, [pc, #404]	; (8017a74 <icmp_input+0x1f4>)
 80178e0:	695a      	ldr	r2, [r3, #20]
 80178e2:	4b64      	ldr	r3, [pc, #400]	; (8017a74 <icmp_input+0x1f4>)
 80178e4:	681b      	ldr	r3, [r3, #0]
 80178e6:	4619      	mov	r1, r3
 80178e8:	4610      	mov	r0, r2
 80178ea:	f000 fbd1 	bl	8018090 <ip4_addr_isbroadcast_u32>
 80178ee:	4603      	mov	r3, r0
 80178f0:	2b00      	cmp	r3, #0
 80178f2:	f040 80b5 	bne.w	8017a60 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	891b      	ldrh	r3, [r3, #8]
 80178fa:	2b07      	cmp	r3, #7
 80178fc:	f240 80a9 	bls.w	8017a52 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8017900:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017902:	330e      	adds	r3, #14
 8017904:	b29b      	uxth	r3, r3
 8017906:	b21b      	sxth	r3, r3
 8017908:	4619      	mov	r1, r3
 801790a:	6878      	ldr	r0, [r7, #4]
 801790c:	f7f8 ffe8 	bl	80108e0 <pbuf_header>
 8017910:	4603      	mov	r3, r0
 8017912:	2b00      	cmp	r3, #0
 8017914:	d046      	beq.n	80179a4 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 8017916:	687b      	ldr	r3, [r7, #4]
 8017918:	891a      	ldrh	r2, [r3, #8]
 801791a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801791c:	4413      	add	r3, r2
 801791e:	b29b      	uxth	r3, r3
 8017920:	2200      	movs	r2, #0
 8017922:	4619      	mov	r1, r3
 8017924:	2002      	movs	r0, #2
 8017926:	f7f8 fc8d 	bl	8010244 <pbuf_alloc>
 801792a:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 801792c:	69bb      	ldr	r3, [r7, #24]
 801792e:	2b00      	cmp	r3, #0
 8017930:	f000 8098 	beq.w	8017a64 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8017934:	69bb      	ldr	r3, [r7, #24]
 8017936:	895b      	ldrh	r3, [r3, #10]
 8017938:	461a      	mov	r2, r3
 801793a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801793c:	3308      	adds	r3, #8
 801793e:	429a      	cmp	r2, r3
 8017940:	d203      	bcs.n	801794a <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 8017942:	69b8      	ldr	r0, [r7, #24]
 8017944:	f7f8 fff0 	bl	8010928 <pbuf_free>
        goto icmperr;
 8017948:	e08d      	b.n	8017a66 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 801794a:	69bb      	ldr	r3, [r7, #24]
 801794c:	685b      	ldr	r3, [r3, #4]
 801794e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8017950:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017952:	4618      	mov	r0, r3
 8017954:	f001 fcb1 	bl	80192ba <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 8017958:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801795a:	425b      	negs	r3, r3
 801795c:	b29b      	uxth	r3, r3
 801795e:	b21b      	sxth	r3, r3
 8017960:	4619      	mov	r1, r3
 8017962:	69b8      	ldr	r0, [r7, #24]
 8017964:	f7f8 ffbc 	bl	80108e0 <pbuf_header>
 8017968:	4603      	mov	r3, r0
 801796a:	2b00      	cmp	r3, #0
 801796c:	d009      	beq.n	8017982 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801796e:	4b43      	ldr	r3, [pc, #268]	; (8017a7c <icmp_input+0x1fc>)
 8017970:	22af      	movs	r2, #175	; 0xaf
 8017972:	4943      	ldr	r1, [pc, #268]	; (8017a80 <icmp_input+0x200>)
 8017974:	4843      	ldr	r0, [pc, #268]	; (8017a84 <icmp_input+0x204>)
 8017976:	f001 fcb3 	bl	80192e0 <iprintf>
        pbuf_free(r);
 801797a:	69b8      	ldr	r0, [r7, #24]
 801797c:	f7f8 ffd4 	bl	8010928 <pbuf_free>
        goto icmperr;
 8017980:	e071      	b.n	8017a66 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 8017982:	6879      	ldr	r1, [r7, #4]
 8017984:	69b8      	ldr	r0, [r7, #24]
 8017986:	f7f9 f8ff 	bl	8010b88 <pbuf_copy>
 801798a:	4603      	mov	r3, r0
 801798c:	2b00      	cmp	r3, #0
 801798e:	d003      	beq.n	8017998 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 8017990:	69b8      	ldr	r0, [r7, #24]
 8017992:	f7f8 ffc9 	bl	8010928 <pbuf_free>
        goto icmperr;
 8017996:	e066      	b.n	8017a66 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8017998:	6878      	ldr	r0, [r7, #4]
 801799a:	f7f8 ffc5 	bl	8010928 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 801799e:	69bb      	ldr	r3, [r7, #24]
 80179a0:	607b      	str	r3, [r7, #4]
 80179a2:	e015      	b.n	80179d0 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 80179a4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80179a6:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 80179aa:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80179ae:	33f2      	adds	r3, #242	; 0xf2
 80179b0:	b29b      	uxth	r3, r3
 80179b2:	b21b      	sxth	r3, r3
 80179b4:	4619      	mov	r1, r3
 80179b6:	6878      	ldr	r0, [r7, #4]
 80179b8:	f7f8 ff92 	bl	80108e0 <pbuf_header>
 80179bc:	4603      	mov	r3, r0
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d006      	beq.n	80179d0 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80179c2:	4b2e      	ldr	r3, [pc, #184]	; (8017a7c <icmp_input+0x1fc>)
 80179c4:	22c0      	movs	r2, #192	; 0xc0
 80179c6:	4930      	ldr	r1, [pc, #192]	; (8017a88 <icmp_input+0x208>)
 80179c8:	482e      	ldr	r0, [pc, #184]	; (8017a84 <icmp_input+0x204>)
 80179ca:	f001 fc89 	bl	80192e0 <iprintf>
        goto icmperr;
 80179ce:	e04a      	b.n	8017a66 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 80179d0:	687b      	ldr	r3, [r7, #4]
 80179d2:	685b      	ldr	r3, [r3, #4]
 80179d4:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 80179d6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80179da:	4619      	mov	r1, r3
 80179dc:	6878      	ldr	r0, [r7, #4]
 80179de:	f7f8 ff7f 	bl	80108e0 <pbuf_header>
 80179e2:	4603      	mov	r3, r0
 80179e4:	2b00      	cmp	r3, #0
 80179e6:	d12b      	bne.n	8017a40 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 80179e8:	687b      	ldr	r3, [r7, #4]
 80179ea:	685b      	ldr	r3, [r3, #4]
 80179ec:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 80179ee:	69fb      	ldr	r3, [r7, #28]
 80179f0:	681a      	ldr	r2, [r3, #0]
 80179f2:	693b      	ldr	r3, [r7, #16]
 80179f4:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80179f6:	4b1f      	ldr	r3, [pc, #124]	; (8017a74 <icmp_input+0x1f4>)
 80179f8:	691a      	ldr	r2, [r3, #16]
 80179fa:	693b      	ldr	r3, [r7, #16]
 80179fc:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 80179fe:	697b      	ldr	r3, [r7, #20]
 8017a00:	2200      	movs	r2, #0
 8017a02:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 8017a04:	697b      	ldr	r3, [r7, #20]
 8017a06:	2200      	movs	r2, #0
 8017a08:	709a      	strb	r2, [r3, #2]
 8017a0a:	2200      	movs	r2, #0
 8017a0c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 8017a0e:	693b      	ldr	r3, [r7, #16]
 8017a10:	22ff      	movs	r2, #255	; 0xff
 8017a12:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 8017a14:	693b      	ldr	r3, [r7, #16]
 8017a16:	2200      	movs	r2, #0
 8017a18:	729a      	strb	r2, [r3, #10]
 8017a1a:	2200      	movs	r2, #0
 8017a1c:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8017a1e:	683b      	ldr	r3, [r7, #0]
 8017a20:	9302      	str	r3, [sp, #8]
 8017a22:	2301      	movs	r3, #1
 8017a24:	9301      	str	r3, [sp, #4]
 8017a26:	2300      	movs	r3, #0
 8017a28:	9300      	str	r3, [sp, #0]
 8017a2a:	23ff      	movs	r3, #255	; 0xff
 8017a2c:	2200      	movs	r2, #0
 8017a2e:	69f9      	ldr	r1, [r7, #28]
 8017a30:	6878      	ldr	r0, [r7, #4]
 8017a32:	f000 fa5b 	bl	8017eec <ip4_output_if>
 8017a36:	4603      	mov	r3, r0
 8017a38:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 8017a3a:	e001      	b.n	8017a40 <icmp_input+0x1c0>
    break;
 8017a3c:	bf00      	nop
 8017a3e:	e000      	b.n	8017a42 <icmp_input+0x1c2>
    break;
 8017a40:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8017a42:	6878      	ldr	r0, [r7, #4]
 8017a44:	f7f8 ff70 	bl	8010928 <pbuf_free>
  return;
 8017a48:	e011      	b.n	8017a6e <icmp_input+0x1ee>
    goto lenerr;
 8017a4a:	bf00      	nop
 8017a4c:	e002      	b.n	8017a54 <icmp_input+0x1d4>
    goto lenerr;
 8017a4e:	bf00      	nop
 8017a50:	e000      	b.n	8017a54 <icmp_input+0x1d4>
      goto lenerr;
 8017a52:	bf00      	nop
lenerr:
  pbuf_free(p);
 8017a54:	6878      	ldr	r0, [r7, #4]
 8017a56:	f7f8 ff67 	bl	8010928 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8017a5a:	e008      	b.n	8017a6e <icmp_input+0x1ee>
      goto icmperr;
 8017a5c:	bf00      	nop
 8017a5e:	e002      	b.n	8017a66 <icmp_input+0x1e6>
      goto icmperr;
 8017a60:	bf00      	nop
 8017a62:	e000      	b.n	8017a66 <icmp_input+0x1e6>
        goto icmperr;
 8017a64:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8017a66:	6878      	ldr	r0, [r7, #4]
 8017a68:	f7f8 ff5e 	bl	8010928 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8017a6c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8017a6e:	3728      	adds	r7, #40	; 0x28
 8017a70:	46bd      	mov	sp, r7
 8017a72:	bd80      	pop	{r7, pc}
 8017a74:	2000d110 	.word	0x2000d110
 8017a78:	2000d124 	.word	0x2000d124
 8017a7c:	0801c9dc 	.word	0x0801c9dc
 8017a80:	0801ca34 	.word	0x0801ca34
 8017a84:	0801ca6c 	.word	0x0801ca6c
 8017a88:	0801ca94 	.word	0x0801ca94

08017a8c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8017a8c:	b580      	push	{r7, lr}
 8017a8e:	b082      	sub	sp, #8
 8017a90:	af00      	add	r7, sp, #0
 8017a92:	6078      	str	r0, [r7, #4]
 8017a94:	460b      	mov	r3, r1
 8017a96:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8017a98:	78fb      	ldrb	r3, [r7, #3]
 8017a9a:	461a      	mov	r2, r3
 8017a9c:	2103      	movs	r1, #3
 8017a9e:	6878      	ldr	r0, [r7, #4]
 8017aa0:	f000 f814 	bl	8017acc <icmp_send_response>
}
 8017aa4:	bf00      	nop
 8017aa6:	3708      	adds	r7, #8
 8017aa8:	46bd      	mov	sp, r7
 8017aaa:	bd80      	pop	{r7, pc}

08017aac <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8017aac:	b580      	push	{r7, lr}
 8017aae:	b082      	sub	sp, #8
 8017ab0:	af00      	add	r7, sp, #0
 8017ab2:	6078      	str	r0, [r7, #4]
 8017ab4:	460b      	mov	r3, r1
 8017ab6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8017ab8:	78fb      	ldrb	r3, [r7, #3]
 8017aba:	461a      	mov	r2, r3
 8017abc:	210b      	movs	r1, #11
 8017abe:	6878      	ldr	r0, [r7, #4]
 8017ac0:	f000 f804 	bl	8017acc <icmp_send_response>
}
 8017ac4:	bf00      	nop
 8017ac6:	3708      	adds	r7, #8
 8017ac8:	46bd      	mov	sp, r7
 8017aca:	bd80      	pop	{r7, pc}

08017acc <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8017acc:	b580      	push	{r7, lr}
 8017ace:	b08c      	sub	sp, #48	; 0x30
 8017ad0:	af04      	add	r7, sp, #16
 8017ad2:	6078      	str	r0, [r7, #4]
 8017ad4:	460b      	mov	r3, r1
 8017ad6:	70fb      	strb	r3, [r7, #3]
 8017ad8:	4613      	mov	r3, r2
 8017ada:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8017adc:	2200      	movs	r2, #0
 8017ade:	2124      	movs	r1, #36	; 0x24
 8017ae0:	2001      	movs	r0, #1
 8017ae2:	f7f8 fbaf 	bl	8010244 <pbuf_alloc>
 8017ae6:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8017ae8:	69fb      	ldr	r3, [r7, #28]
 8017aea:	2b00      	cmp	r3, #0
 8017aec:	d04c      	beq.n	8017b88 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8017aee:	69fb      	ldr	r3, [r7, #28]
 8017af0:	895b      	ldrh	r3, [r3, #10]
 8017af2:	2b23      	cmp	r3, #35	; 0x23
 8017af4:	d806      	bhi.n	8017b04 <icmp_send_response+0x38>
 8017af6:	4b26      	ldr	r3, [pc, #152]	; (8017b90 <icmp_send_response+0xc4>)
 8017af8:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8017afc:	4925      	ldr	r1, [pc, #148]	; (8017b94 <icmp_send_response+0xc8>)
 8017afe:	4826      	ldr	r0, [pc, #152]	; (8017b98 <icmp_send_response+0xcc>)
 8017b00:	f001 fbee 	bl	80192e0 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	685b      	ldr	r3, [r3, #4]
 8017b08:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8017b0a:	69fb      	ldr	r3, [r7, #28]
 8017b0c:	685b      	ldr	r3, [r3, #4]
 8017b0e:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8017b10:	697b      	ldr	r3, [r7, #20]
 8017b12:	78fa      	ldrb	r2, [r7, #3]
 8017b14:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8017b16:	697b      	ldr	r3, [r7, #20]
 8017b18:	78ba      	ldrb	r2, [r7, #2]
 8017b1a:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8017b1c:	697b      	ldr	r3, [r7, #20]
 8017b1e:	2200      	movs	r2, #0
 8017b20:	711a      	strb	r2, [r3, #4]
 8017b22:	2200      	movs	r2, #0
 8017b24:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8017b26:	697b      	ldr	r3, [r7, #20]
 8017b28:	2200      	movs	r2, #0
 8017b2a:	719a      	strb	r2, [r3, #6]
 8017b2c:	2200      	movs	r2, #0
 8017b2e:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8017b30:	69fb      	ldr	r3, [r7, #28]
 8017b32:	685b      	ldr	r3, [r3, #4]
 8017b34:	f103 0008 	add.w	r0, r3, #8
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	685b      	ldr	r3, [r3, #4]
 8017b3c:	221c      	movs	r2, #28
 8017b3e:	4619      	mov	r1, r3
 8017b40:	f001 fbbb 	bl	80192ba <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8017b44:	69bb      	ldr	r3, [r7, #24]
 8017b46:	68db      	ldr	r3, [r3, #12]
 8017b48:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 8017b4a:	f107 030c 	add.w	r3, r7, #12
 8017b4e:	4618      	mov	r0, r3
 8017b50:	f000 f824 	bl	8017b9c <ip4_route>
 8017b54:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8017b56:	693b      	ldr	r3, [r7, #16]
 8017b58:	2b00      	cmp	r3, #0
 8017b5a:	d011      	beq.n	8017b80 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8017b5c:	697b      	ldr	r3, [r7, #20]
 8017b5e:	2200      	movs	r2, #0
 8017b60:	709a      	strb	r2, [r3, #2]
 8017b62:	2200      	movs	r2, #0
 8017b64:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8017b66:	f107 020c 	add.w	r2, r7, #12
 8017b6a:	693b      	ldr	r3, [r7, #16]
 8017b6c:	9302      	str	r3, [sp, #8]
 8017b6e:	2301      	movs	r3, #1
 8017b70:	9301      	str	r3, [sp, #4]
 8017b72:	2300      	movs	r3, #0
 8017b74:	9300      	str	r3, [sp, #0]
 8017b76:	23ff      	movs	r3, #255	; 0xff
 8017b78:	2100      	movs	r1, #0
 8017b7a:	69f8      	ldr	r0, [r7, #28]
 8017b7c:	f000 f9b6 	bl	8017eec <ip4_output_if>
  }
  pbuf_free(q);
 8017b80:	69f8      	ldr	r0, [r7, #28]
 8017b82:	f7f8 fed1 	bl	8010928 <pbuf_free>
 8017b86:	e000      	b.n	8017b8a <icmp_send_response+0xbe>
    return;
 8017b88:	bf00      	nop
}
 8017b8a:	3720      	adds	r7, #32
 8017b8c:	46bd      	mov	sp, r7
 8017b8e:	bd80      	pop	{r7, pc}
 8017b90:	0801c9dc 	.word	0x0801c9dc
 8017b94:	0801cac8 	.word	0x0801cac8
 8017b98:	0801ca6c 	.word	0x0801ca6c

08017b9c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8017b9c:	b480      	push	{r7}
 8017b9e:	b085      	sub	sp, #20
 8017ba0:	af00      	add	r7, sp, #0
 8017ba2:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8017ba4:	4b30      	ldr	r3, [pc, #192]	; (8017c68 <ip4_route+0xcc>)
 8017ba6:	681b      	ldr	r3, [r3, #0]
 8017ba8:	60fb      	str	r3, [r7, #12]
 8017baa:	e036      	b.n	8017c1a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8017bac:	68fb      	ldr	r3, [r7, #12]
 8017bae:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017bb2:	f003 0301 	and.w	r3, r3, #1
 8017bb6:	b2db      	uxtb	r3, r3
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d02b      	beq.n	8017c14 <ip4_route+0x78>
 8017bbc:	68fb      	ldr	r3, [r7, #12]
 8017bbe:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017bc2:	089b      	lsrs	r3, r3, #2
 8017bc4:	f003 0301 	and.w	r3, r3, #1
 8017bc8:	b2db      	uxtb	r3, r3
 8017bca:	2b00      	cmp	r3, #0
 8017bcc:	d022      	beq.n	8017c14 <ip4_route+0x78>
 8017bce:	68fb      	ldr	r3, [r7, #12]
 8017bd0:	3304      	adds	r3, #4
 8017bd2:	681b      	ldr	r3, [r3, #0]
 8017bd4:	2b00      	cmp	r3, #0
 8017bd6:	d01d      	beq.n	8017c14 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8017bd8:	687b      	ldr	r3, [r7, #4]
 8017bda:	681a      	ldr	r2, [r3, #0]
 8017bdc:	68fb      	ldr	r3, [r7, #12]
 8017bde:	3304      	adds	r3, #4
 8017be0:	681b      	ldr	r3, [r3, #0]
 8017be2:	405a      	eors	r2, r3
 8017be4:	68fb      	ldr	r3, [r7, #12]
 8017be6:	3308      	adds	r3, #8
 8017be8:	681b      	ldr	r3, [r3, #0]
 8017bea:	4013      	ands	r3, r2
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	d101      	bne.n	8017bf4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8017bf0:	68fb      	ldr	r3, [r7, #12]
 8017bf2:	e033      	b.n	8017c5c <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8017bf4:	68fb      	ldr	r3, [r7, #12]
 8017bf6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017bfa:	f003 0302 	and.w	r3, r3, #2
 8017bfe:	2b00      	cmp	r3, #0
 8017c00:	d108      	bne.n	8017c14 <ip4_route+0x78>
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	681a      	ldr	r2, [r3, #0]
 8017c06:	68fb      	ldr	r3, [r7, #12]
 8017c08:	330c      	adds	r3, #12
 8017c0a:	681b      	ldr	r3, [r3, #0]
 8017c0c:	429a      	cmp	r2, r3
 8017c0e:	d101      	bne.n	8017c14 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8017c10:	68fb      	ldr	r3, [r7, #12]
 8017c12:	e023      	b.n	8017c5c <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8017c14:	68fb      	ldr	r3, [r7, #12]
 8017c16:	681b      	ldr	r3, [r3, #0]
 8017c18:	60fb      	str	r3, [r7, #12]
 8017c1a:	68fb      	ldr	r3, [r7, #12]
 8017c1c:	2b00      	cmp	r3, #0
 8017c1e:	d1c5      	bne.n	8017bac <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017c20:	4b12      	ldr	r3, [pc, #72]	; (8017c6c <ip4_route+0xd0>)
 8017c22:	681b      	ldr	r3, [r3, #0]
 8017c24:	2b00      	cmp	r3, #0
 8017c26:	d015      	beq.n	8017c54 <ip4_route+0xb8>
 8017c28:	4b10      	ldr	r3, [pc, #64]	; (8017c6c <ip4_route+0xd0>)
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017c30:	f003 0301 	and.w	r3, r3, #1
 8017c34:	2b00      	cmp	r3, #0
 8017c36:	d00d      	beq.n	8017c54 <ip4_route+0xb8>
 8017c38:	4b0c      	ldr	r3, [pc, #48]	; (8017c6c <ip4_route+0xd0>)
 8017c3a:	681b      	ldr	r3, [r3, #0]
 8017c3c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017c40:	f003 0304 	and.w	r3, r3, #4
 8017c44:	2b00      	cmp	r3, #0
 8017c46:	d005      	beq.n	8017c54 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 8017c48:	4b08      	ldr	r3, [pc, #32]	; (8017c6c <ip4_route+0xd0>)
 8017c4a:	681b      	ldr	r3, [r3, #0]
 8017c4c:	3304      	adds	r3, #4
 8017c4e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017c50:	2b00      	cmp	r3, #0
 8017c52:	d101      	bne.n	8017c58 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8017c54:	2300      	movs	r3, #0
 8017c56:	e001      	b.n	8017c5c <ip4_route+0xc0>
  }

  return netif_default;
 8017c58:	4b04      	ldr	r3, [pc, #16]	; (8017c6c <ip4_route+0xd0>)
 8017c5a:	681b      	ldr	r3, [r3, #0]
}
 8017c5c:	4618      	mov	r0, r3
 8017c5e:	3714      	adds	r7, #20
 8017c60:	46bd      	mov	sp, r7
 8017c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c66:	4770      	bx	lr
 8017c68:	200101bc 	.word	0x200101bc
 8017c6c:	200101c0 	.word	0x200101c0

08017c70 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8017c70:	b580      	push	{r7, lr}
 8017c72:	b086      	sub	sp, #24
 8017c74:	af00      	add	r7, sp, #0
 8017c76:	6078      	str	r0, [r7, #4]
 8017c78:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8017c7a:	687b      	ldr	r3, [r7, #4]
 8017c7c:	685b      	ldr	r3, [r3, #4]
 8017c7e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8017c80:	697b      	ldr	r3, [r7, #20]
 8017c82:	781b      	ldrb	r3, [r3, #0]
 8017c84:	091b      	lsrs	r3, r3, #4
 8017c86:	b2db      	uxtb	r3, r3
 8017c88:	2b04      	cmp	r3, #4
 8017c8a:	d004      	beq.n	8017c96 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8017c8c:	6878      	ldr	r0, [r7, #4]
 8017c8e:	f7f8 fe4b 	bl	8010928 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8017c92:	2300      	movs	r3, #0
 8017c94:	e122      	b.n	8017edc <ip4_input+0x26c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 8017c96:	697b      	ldr	r3, [r7, #20]
 8017c98:	781b      	ldrb	r3, [r3, #0]
 8017c9a:	b29b      	uxth	r3, r3
 8017c9c:	f003 030f 	and.w	r3, r3, #15
 8017ca0:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 8017ca2:	897b      	ldrh	r3, [r7, #10]
 8017ca4:	009b      	lsls	r3, r3, #2
 8017ca6:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8017ca8:	697b      	ldr	r3, [r7, #20]
 8017caa:	885b      	ldrh	r3, [r3, #2]
 8017cac:	b29b      	uxth	r3, r3
 8017cae:	4618      	mov	r0, r3
 8017cb0:	f7f7 fc20 	bl	800f4f4 <lwip_htons>
 8017cb4:	4603      	mov	r3, r0
 8017cb6:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	891b      	ldrh	r3, [r3, #8]
 8017cbc:	893a      	ldrh	r2, [r7, #8]
 8017cbe:	429a      	cmp	r2, r3
 8017cc0:	d204      	bcs.n	8017ccc <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 8017cc2:	893b      	ldrh	r3, [r7, #8]
 8017cc4:	4619      	mov	r1, r3
 8017cc6:	6878      	ldr	r0, [r7, #4]
 8017cc8:	f7f8 fcba 	bl	8010640 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8017ccc:	687b      	ldr	r3, [r7, #4]
 8017cce:	895b      	ldrh	r3, [r3, #10]
 8017cd0:	897a      	ldrh	r2, [r7, #10]
 8017cd2:	429a      	cmp	r2, r3
 8017cd4:	d807      	bhi.n	8017ce6 <ip4_input+0x76>
 8017cd6:	687b      	ldr	r3, [r7, #4]
 8017cd8:	891b      	ldrh	r3, [r3, #8]
 8017cda:	893a      	ldrh	r2, [r7, #8]
 8017cdc:	429a      	cmp	r2, r3
 8017cde:	d802      	bhi.n	8017ce6 <ip4_input+0x76>
 8017ce0:	897b      	ldrh	r3, [r7, #10]
 8017ce2:	2b13      	cmp	r3, #19
 8017ce4:	d804      	bhi.n	8017cf0 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8017ce6:	6878      	ldr	r0, [r7, #4]
 8017ce8:	f7f8 fe1e 	bl	8010928 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8017cec:	2300      	movs	r3, #0
 8017cee:	e0f5      	b.n	8017edc <ip4_input+0x26c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8017cf0:	697b      	ldr	r3, [r7, #20]
 8017cf2:	691b      	ldr	r3, [r3, #16]
 8017cf4:	4a7b      	ldr	r2, [pc, #492]	; (8017ee4 <ip4_input+0x274>)
 8017cf6:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8017cf8:	697b      	ldr	r3, [r7, #20]
 8017cfa:	68db      	ldr	r3, [r3, #12]
 8017cfc:	4a79      	ldr	r2, [pc, #484]	; (8017ee4 <ip4_input+0x274>)
 8017cfe:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017d00:	4b78      	ldr	r3, [pc, #480]	; (8017ee4 <ip4_input+0x274>)
 8017d02:	695b      	ldr	r3, [r3, #20]
 8017d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017d08:	2be0      	cmp	r3, #224	; 0xe0
 8017d0a:	d112      	bne.n	8017d32 <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8017d0c:	683b      	ldr	r3, [r7, #0]
 8017d0e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017d12:	f003 0301 	and.w	r3, r3, #1
 8017d16:	b2db      	uxtb	r3, r3
 8017d18:	2b00      	cmp	r3, #0
 8017d1a:	d007      	beq.n	8017d2c <ip4_input+0xbc>
 8017d1c:	683b      	ldr	r3, [r7, #0]
 8017d1e:	3304      	adds	r3, #4
 8017d20:	681b      	ldr	r3, [r3, #0]
 8017d22:	2b00      	cmp	r3, #0
 8017d24:	d002      	beq.n	8017d2c <ip4_input+0xbc>
      netif = inp;
 8017d26:	683b      	ldr	r3, [r7, #0]
 8017d28:	613b      	str	r3, [r7, #16]
 8017d2a:	e041      	b.n	8017db0 <ip4_input+0x140>
    } else {
      netif = NULL;
 8017d2c:	2300      	movs	r3, #0
 8017d2e:	613b      	str	r3, [r7, #16]
 8017d30:	e03e      	b.n	8017db0 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 8017d32:	2301      	movs	r3, #1
 8017d34:	60fb      	str	r3, [r7, #12]
    netif = inp;
 8017d36:	683b      	ldr	r3, [r7, #0]
 8017d38:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8017d3a:	693b      	ldr	r3, [r7, #16]
 8017d3c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017d40:	f003 0301 	and.w	r3, r3, #1
 8017d44:	b2db      	uxtb	r3, r3
 8017d46:	2b00      	cmp	r3, #0
 8017d48:	d014      	beq.n	8017d74 <ip4_input+0x104>
 8017d4a:	693b      	ldr	r3, [r7, #16]
 8017d4c:	3304      	adds	r3, #4
 8017d4e:	681b      	ldr	r3, [r3, #0]
 8017d50:	2b00      	cmp	r3, #0
 8017d52:	d00f      	beq.n	8017d74 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017d54:	4b63      	ldr	r3, [pc, #396]	; (8017ee4 <ip4_input+0x274>)
 8017d56:	695a      	ldr	r2, [r3, #20]
 8017d58:	693b      	ldr	r3, [r7, #16]
 8017d5a:	3304      	adds	r3, #4
 8017d5c:	681b      	ldr	r3, [r3, #0]
 8017d5e:	429a      	cmp	r2, r3
 8017d60:	d026      	beq.n	8017db0 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8017d62:	4b60      	ldr	r3, [pc, #384]	; (8017ee4 <ip4_input+0x274>)
 8017d64:	695b      	ldr	r3, [r3, #20]
 8017d66:	6939      	ldr	r1, [r7, #16]
 8017d68:	4618      	mov	r0, r3
 8017d6a:	f000 f991 	bl	8018090 <ip4_addr_isbroadcast_u32>
 8017d6e:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017d70:	2b00      	cmp	r3, #0
 8017d72:	d11d      	bne.n	8017db0 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 8017d74:	68fb      	ldr	r3, [r7, #12]
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d00d      	beq.n	8017d96 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 8017d7a:	4b5a      	ldr	r3, [pc, #360]	; (8017ee4 <ip4_input+0x274>)
 8017d7c:	695b      	ldr	r3, [r3, #20]
 8017d7e:	b2db      	uxtb	r3, r3
 8017d80:	2b7f      	cmp	r3, #127	; 0x7f
 8017d82:	d102      	bne.n	8017d8a <ip4_input+0x11a>
          netif = NULL;
 8017d84:	2300      	movs	r3, #0
 8017d86:	613b      	str	r3, [r7, #16]
          break;
 8017d88:	e012      	b.n	8017db0 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 8017d8a:	2300      	movs	r3, #0
 8017d8c:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 8017d8e:	4b56      	ldr	r3, [pc, #344]	; (8017ee8 <ip4_input+0x278>)
 8017d90:	681b      	ldr	r3, [r3, #0]
 8017d92:	613b      	str	r3, [r7, #16]
 8017d94:	e002      	b.n	8017d9c <ip4_input+0x12c>
      } else {
        netif = netif->next;
 8017d96:	693b      	ldr	r3, [r7, #16]
 8017d98:	681b      	ldr	r3, [r3, #0]
 8017d9a:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 8017d9c:	693a      	ldr	r2, [r7, #16]
 8017d9e:	683b      	ldr	r3, [r7, #0]
 8017da0:	429a      	cmp	r2, r3
 8017da2:	d102      	bne.n	8017daa <ip4_input+0x13a>
        netif = netif->next;
 8017da4:	693b      	ldr	r3, [r7, #16]
 8017da6:	681b      	ldr	r3, [r3, #0]
 8017da8:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 8017daa:	693b      	ldr	r3, [r7, #16]
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d1c4      	bne.n	8017d3a <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017db0:	4b4c      	ldr	r3, [pc, #304]	; (8017ee4 <ip4_input+0x274>)
 8017db2:	691b      	ldr	r3, [r3, #16]
 8017db4:	6839      	ldr	r1, [r7, #0]
 8017db6:	4618      	mov	r0, r3
 8017db8:	f000 f96a 	bl	8018090 <ip4_addr_isbroadcast_u32>
 8017dbc:	4603      	mov	r3, r0
 8017dbe:	2b00      	cmp	r3, #0
 8017dc0:	d105      	bne.n	8017dce <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8017dc2:	4b48      	ldr	r3, [pc, #288]	; (8017ee4 <ip4_input+0x274>)
 8017dc4:	691b      	ldr	r3, [r3, #16]
 8017dc6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017dca:	2be0      	cmp	r3, #224	; 0xe0
 8017dcc:	d104      	bne.n	8017dd8 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8017dce:	6878      	ldr	r0, [r7, #4]
 8017dd0:	f7f8 fdaa 	bl	8010928 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8017dd4:	2300      	movs	r3, #0
 8017dd6:	e081      	b.n	8017edc <ip4_input+0x26c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8017dd8:	693b      	ldr	r3, [r7, #16]
 8017dda:	2b00      	cmp	r3, #0
 8017ddc:	d104      	bne.n	8017de8 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8017dde:	6878      	ldr	r0, [r7, #4]
 8017de0:	f7f8 fda2 	bl	8010928 <pbuf_free>
    return ERR_OK;
 8017de4:	2300      	movs	r3, #0
 8017de6:	e079      	b.n	8017edc <ip4_input+0x26c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8017de8:	697b      	ldr	r3, [r7, #20]
 8017dea:	88db      	ldrh	r3, [r3, #6]
 8017dec:	b29b      	uxth	r3, r3
 8017dee:	461a      	mov	r2, r3
 8017df0:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8017df4:	4013      	ands	r3, r2
 8017df6:	2b00      	cmp	r3, #0
 8017df8:	d00b      	beq.n	8017e12 <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8017dfa:	6878      	ldr	r0, [r7, #4]
 8017dfc:	f000 fc8e 	bl	801871c <ip4_reass>
 8017e00:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8017e02:	687b      	ldr	r3, [r7, #4]
 8017e04:	2b00      	cmp	r3, #0
 8017e06:	d101      	bne.n	8017e0c <ip4_input+0x19c>
      return ERR_OK;
 8017e08:	2300      	movs	r3, #0
 8017e0a:	e067      	b.n	8017edc <ip4_input+0x26c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8017e0c:	687b      	ldr	r3, [r7, #4]
 8017e0e:	685b      	ldr	r3, [r3, #4]
 8017e10:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8017e12:	4a34      	ldr	r2, [pc, #208]	; (8017ee4 <ip4_input+0x274>)
 8017e14:	693b      	ldr	r3, [r7, #16]
 8017e16:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8017e18:	4a32      	ldr	r2, [pc, #200]	; (8017ee4 <ip4_input+0x274>)
 8017e1a:	683b      	ldr	r3, [r7, #0]
 8017e1c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8017e1e:	4a31      	ldr	r2, [pc, #196]	; (8017ee4 <ip4_input+0x274>)
 8017e20:	697b      	ldr	r3, [r7, #20]
 8017e22:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 8017e24:	697b      	ldr	r3, [r7, #20]
 8017e26:	781b      	ldrb	r3, [r3, #0]
 8017e28:	b29b      	uxth	r3, r3
 8017e2a:	f003 030f 	and.w	r3, r3, #15
 8017e2e:	b29b      	uxth	r3, r3
 8017e30:	009b      	lsls	r3, r3, #2
 8017e32:	b29a      	uxth	r2, r3
 8017e34:	4b2b      	ldr	r3, [pc, #172]	; (8017ee4 <ip4_input+0x274>)
 8017e36:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8017e38:	897b      	ldrh	r3, [r7, #10]
 8017e3a:	425b      	negs	r3, r3
 8017e3c:	b29b      	uxth	r3, r3
 8017e3e:	b21b      	sxth	r3, r3
 8017e40:	4619      	mov	r1, r3
 8017e42:	6878      	ldr	r0, [r7, #4]
 8017e44:	f7f8 fd4c 	bl	80108e0 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8017e48:	697b      	ldr	r3, [r7, #20]
 8017e4a:	7a5b      	ldrb	r3, [r3, #9]
 8017e4c:	2b06      	cmp	r3, #6
 8017e4e:	d009      	beq.n	8017e64 <ip4_input+0x1f4>
 8017e50:	2b11      	cmp	r3, #17
 8017e52:	d002      	beq.n	8017e5a <ip4_input+0x1ea>
 8017e54:	2b01      	cmp	r3, #1
 8017e56:	d00a      	beq.n	8017e6e <ip4_input+0x1fe>
 8017e58:	e00e      	b.n	8017e78 <ip4_input+0x208>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 8017e5a:	6839      	ldr	r1, [r7, #0]
 8017e5c:	6878      	ldr	r0, [r7, #4]
 8017e5e:	f7fe fc0b 	bl	8016678 <udp_input>
      break;
 8017e62:	e028      	b.n	8017eb6 <ip4_input+0x246>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 8017e64:	6839      	ldr	r1, [r7, #0]
 8017e66:	6878      	ldr	r0, [r7, #4]
 8017e68:	f7fa fc28 	bl	80126bc <tcp_input>
      break;
 8017e6c:	e023      	b.n	8017eb6 <ip4_input+0x246>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 8017e6e:	6839      	ldr	r1, [r7, #0]
 8017e70:	6878      	ldr	r0, [r7, #4]
 8017e72:	f7ff fd05 	bl	8017880 <icmp_input>
      break;
 8017e76:	e01e      	b.n	8017eb6 <ip4_input+0x246>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017e78:	4b1a      	ldr	r3, [pc, #104]	; (8017ee4 <ip4_input+0x274>)
 8017e7a:	695b      	ldr	r3, [r3, #20]
 8017e7c:	6939      	ldr	r1, [r7, #16]
 8017e7e:	4618      	mov	r0, r3
 8017e80:	f000 f906 	bl	8018090 <ip4_addr_isbroadcast_u32>
 8017e84:	4603      	mov	r3, r0
 8017e86:	2b00      	cmp	r3, #0
 8017e88:	d112      	bne.n	8017eb0 <ip4_input+0x240>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017e8a:	4b16      	ldr	r3, [pc, #88]	; (8017ee4 <ip4_input+0x274>)
 8017e8c:	695b      	ldr	r3, [r3, #20]
 8017e8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017e92:	2be0      	cmp	r3, #224	; 0xe0
 8017e94:	d00c      	beq.n	8017eb0 <ip4_input+0x240>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 8017e96:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8017e9a:	4619      	mov	r1, r3
 8017e9c:	6878      	ldr	r0, [r7, #4]
 8017e9e:	f7f8 fd31 	bl	8010904 <pbuf_header_force>
        p->payload = iphdr;
 8017ea2:	687b      	ldr	r3, [r7, #4]
 8017ea4:	697a      	ldr	r2, [r7, #20]
 8017ea6:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8017ea8:	2102      	movs	r1, #2
 8017eaa:	6878      	ldr	r0, [r7, #4]
 8017eac:	f7ff fdee 	bl	8017a8c <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8017eb0:	6878      	ldr	r0, [r7, #4]
 8017eb2:	f7f8 fd39 	bl	8010928 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8017eb6:	4b0b      	ldr	r3, [pc, #44]	; (8017ee4 <ip4_input+0x274>)
 8017eb8:	2200      	movs	r2, #0
 8017eba:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8017ebc:	4b09      	ldr	r3, [pc, #36]	; (8017ee4 <ip4_input+0x274>)
 8017ebe:	2200      	movs	r2, #0
 8017ec0:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8017ec2:	4b08      	ldr	r3, [pc, #32]	; (8017ee4 <ip4_input+0x274>)
 8017ec4:	2200      	movs	r2, #0
 8017ec6:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8017ec8:	4b06      	ldr	r3, [pc, #24]	; (8017ee4 <ip4_input+0x274>)
 8017eca:	2200      	movs	r2, #0
 8017ecc:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8017ece:	4b05      	ldr	r3, [pc, #20]	; (8017ee4 <ip4_input+0x274>)
 8017ed0:	2200      	movs	r2, #0
 8017ed2:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8017ed4:	4b03      	ldr	r3, [pc, #12]	; (8017ee4 <ip4_input+0x274>)
 8017ed6:	2200      	movs	r2, #0
 8017ed8:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8017eda:	2300      	movs	r3, #0
}
 8017edc:	4618      	mov	r0, r3
 8017ede:	3718      	adds	r7, #24
 8017ee0:	46bd      	mov	sp, r7
 8017ee2:	bd80      	pop	{r7, pc}
 8017ee4:	2000d110 	.word	0x2000d110
 8017ee8:	200101bc 	.word	0x200101bc

08017eec <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8017eec:	b580      	push	{r7, lr}
 8017eee:	b08a      	sub	sp, #40	; 0x28
 8017ef0:	af04      	add	r7, sp, #16
 8017ef2:	60f8      	str	r0, [r7, #12]
 8017ef4:	60b9      	str	r1, [r7, #8]
 8017ef6:	607a      	str	r2, [r7, #4]
 8017ef8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8017efa:	68bb      	ldr	r3, [r7, #8]
 8017efc:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8017efe:	687b      	ldr	r3, [r7, #4]
 8017f00:	2b00      	cmp	r3, #0
 8017f02:	d009      	beq.n	8017f18 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8017f04:	68bb      	ldr	r3, [r7, #8]
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	d003      	beq.n	8017f12 <ip4_output_if+0x26>
 8017f0a:	68bb      	ldr	r3, [r7, #8]
 8017f0c:	681b      	ldr	r3, [r3, #0]
 8017f0e:	2b00      	cmp	r3, #0
 8017f10:	d102      	bne.n	8017f18 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8017f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017f14:	3304      	adds	r3, #4
 8017f16:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8017f18:	78fa      	ldrb	r2, [r7, #3]
 8017f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017f1c:	9302      	str	r3, [sp, #8]
 8017f1e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017f22:	9301      	str	r3, [sp, #4]
 8017f24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017f28:	9300      	str	r3, [sp, #0]
 8017f2a:	4613      	mov	r3, r2
 8017f2c:	687a      	ldr	r2, [r7, #4]
 8017f2e:	6979      	ldr	r1, [r7, #20]
 8017f30:	68f8      	ldr	r0, [r7, #12]
 8017f32:	f000 f805 	bl	8017f40 <ip4_output_if_src>
 8017f36:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8017f38:	4618      	mov	r0, r3
 8017f3a:	3718      	adds	r7, #24
 8017f3c:	46bd      	mov	sp, r7
 8017f3e:	bd80      	pop	{r7, pc}

08017f40 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8017f40:	b580      	push	{r7, lr}
 8017f42:	b088      	sub	sp, #32
 8017f44:	af00      	add	r7, sp, #0
 8017f46:	60f8      	str	r0, [r7, #12]
 8017f48:	60b9      	str	r1, [r7, #8]
 8017f4a:	607a      	str	r2, [r7, #4]
 8017f4c:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8017f4e:	68fb      	ldr	r3, [r7, #12]
 8017f50:	89db      	ldrh	r3, [r3, #14]
 8017f52:	2b01      	cmp	r3, #1
 8017f54:	d006      	beq.n	8017f64 <ip4_output_if_src+0x24>
 8017f56:	4b48      	ldr	r3, [pc, #288]	; (8018078 <ip4_output_if_src+0x138>)
 8017f58:	f240 3233 	movw	r2, #819	; 0x333
 8017f5c:	4947      	ldr	r1, [pc, #284]	; (801807c <ip4_output_if_src+0x13c>)
 8017f5e:	4848      	ldr	r0, [pc, #288]	; (8018080 <ip4_output_if_src+0x140>)
 8017f60:	f001 f9be 	bl	80192e0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8017f64:	687b      	ldr	r3, [r7, #4]
 8017f66:	2b00      	cmp	r3, #0
 8017f68:	d060      	beq.n	801802c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8017f6a:	2314      	movs	r3, #20
 8017f6c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 8017f6e:	2114      	movs	r1, #20
 8017f70:	68f8      	ldr	r0, [r7, #12]
 8017f72:	f7f8 fcb5 	bl	80108e0 <pbuf_header>
 8017f76:	4603      	mov	r3, r0
 8017f78:	2b00      	cmp	r3, #0
 8017f7a:	d002      	beq.n	8017f82 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8017f7c:	f06f 0301 	mvn.w	r3, #1
 8017f80:	e075      	b.n	801806e <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8017f82:	68fb      	ldr	r3, [r7, #12]
 8017f84:	685b      	ldr	r3, [r3, #4]
 8017f86:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8017f88:	68fb      	ldr	r3, [r7, #12]
 8017f8a:	895b      	ldrh	r3, [r3, #10]
 8017f8c:	2b13      	cmp	r3, #19
 8017f8e:	d806      	bhi.n	8017f9e <ip4_output_if_src+0x5e>
 8017f90:	4b39      	ldr	r3, [pc, #228]	; (8018078 <ip4_output_if_src+0x138>)
 8017f92:	f240 3261 	movw	r2, #865	; 0x361
 8017f96:	493b      	ldr	r1, [pc, #236]	; (8018084 <ip4_output_if_src+0x144>)
 8017f98:	4839      	ldr	r0, [pc, #228]	; (8018080 <ip4_output_if_src+0x140>)
 8017f9a:	f001 f9a1 	bl	80192e0 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8017f9e:	69fb      	ldr	r3, [r7, #28]
 8017fa0:	78fa      	ldrb	r2, [r7, #3]
 8017fa2:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8017fa4:	69fb      	ldr	r3, [r7, #28]
 8017fa6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8017faa:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8017fac:	687b      	ldr	r3, [r7, #4]
 8017fae:	681a      	ldr	r2, [r3, #0]
 8017fb0:	69fb      	ldr	r3, [r7, #28]
 8017fb2:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8017fb4:	8b7b      	ldrh	r3, [r7, #26]
 8017fb6:	089b      	lsrs	r3, r3, #2
 8017fb8:	b29b      	uxth	r3, r3
 8017fba:	b2db      	uxtb	r3, r3
 8017fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017fc0:	b2da      	uxtb	r2, r3
 8017fc2:	69fb      	ldr	r3, [r7, #28]
 8017fc4:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8017fc6:	69fb      	ldr	r3, [r7, #28]
 8017fc8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017fcc:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8017fce:	68fb      	ldr	r3, [r7, #12]
 8017fd0:	891b      	ldrh	r3, [r3, #8]
 8017fd2:	4618      	mov	r0, r3
 8017fd4:	f7f7 fa8e 	bl	800f4f4 <lwip_htons>
 8017fd8:	4603      	mov	r3, r0
 8017fda:	461a      	mov	r2, r3
 8017fdc:	69fb      	ldr	r3, [r7, #28]
 8017fde:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8017fe0:	69fb      	ldr	r3, [r7, #28]
 8017fe2:	2200      	movs	r2, #0
 8017fe4:	719a      	strb	r2, [r3, #6]
 8017fe6:	2200      	movs	r2, #0
 8017fe8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8017fea:	4b27      	ldr	r3, [pc, #156]	; (8018088 <ip4_output_if_src+0x148>)
 8017fec:	881b      	ldrh	r3, [r3, #0]
 8017fee:	4618      	mov	r0, r3
 8017ff0:	f7f7 fa80 	bl	800f4f4 <lwip_htons>
 8017ff4:	4603      	mov	r3, r0
 8017ff6:	461a      	mov	r2, r3
 8017ff8:	69fb      	ldr	r3, [r7, #28]
 8017ffa:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8017ffc:	4b22      	ldr	r3, [pc, #136]	; (8018088 <ip4_output_if_src+0x148>)
 8017ffe:	881b      	ldrh	r3, [r3, #0]
 8018000:	3301      	adds	r3, #1
 8018002:	b29a      	uxth	r2, r3
 8018004:	4b20      	ldr	r3, [pc, #128]	; (8018088 <ip4_output_if_src+0x148>)
 8018006:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8018008:	68bb      	ldr	r3, [r7, #8]
 801800a:	2b00      	cmp	r3, #0
 801800c:	d104      	bne.n	8018018 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801800e:	4b1f      	ldr	r3, [pc, #124]	; (801808c <ip4_output_if_src+0x14c>)
 8018010:	681a      	ldr	r2, [r3, #0]
 8018012:	69fb      	ldr	r3, [r7, #28]
 8018014:	60da      	str	r2, [r3, #12]
 8018016:	e003      	b.n	8018020 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8018018:	68bb      	ldr	r3, [r7, #8]
 801801a:	681a      	ldr	r2, [r3, #0]
 801801c:	69fb      	ldr	r3, [r7, #28]
 801801e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8018020:	69fb      	ldr	r3, [r7, #28]
 8018022:	2200      	movs	r2, #0
 8018024:	729a      	strb	r2, [r3, #10]
 8018026:	2200      	movs	r2, #0
 8018028:	72da      	strb	r2, [r3, #11]
 801802a:	e008      	b.n	801803e <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 801802c:	68fb      	ldr	r3, [r7, #12]
 801802e:	685b      	ldr	r3, [r3, #4]
 8018030:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8018032:	69fb      	ldr	r3, [r7, #28]
 8018034:	691b      	ldr	r3, [r3, #16]
 8018036:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8018038:	f107 0314 	add.w	r3, r7, #20
 801803c:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801803e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018040:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8018042:	2b00      	cmp	r3, #0
 8018044:	d00c      	beq.n	8018060 <ip4_output_if_src+0x120>
 8018046:	68fb      	ldr	r3, [r7, #12]
 8018048:	891a      	ldrh	r2, [r3, #8]
 801804a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801804c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801804e:	429a      	cmp	r2, r3
 8018050:	d906      	bls.n	8018060 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 8018052:	687a      	ldr	r2, [r7, #4]
 8018054:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018056:	68f8      	ldr	r0, [r7, #12]
 8018058:	f000 fd0a 	bl	8018a70 <ip4_frag>
 801805c:	4603      	mov	r3, r0
 801805e:	e006      	b.n	801806e <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8018060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018062:	695b      	ldr	r3, [r3, #20]
 8018064:	687a      	ldr	r2, [r7, #4]
 8018066:	68f9      	ldr	r1, [r7, #12]
 8018068:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801806a:	4798      	blx	r3
 801806c:	4603      	mov	r3, r0
}
 801806e:	4618      	mov	r0, r3
 8018070:	3720      	adds	r7, #32
 8018072:	46bd      	mov	sp, r7
 8018074:	bd80      	pop	{r7, pc}
 8018076:	bf00      	nop
 8018078:	0801caf4 	.word	0x0801caf4
 801807c:	0801cb4c 	.word	0x0801cb4c
 8018080:	0801cb58 	.word	0x0801cb58
 8018084:	0801cb80 	.word	0x0801cb80
 8018088:	2000c936 	.word	0x2000c936
 801808c:	0801cfa0 	.word	0x0801cfa0

08018090 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8018090:	b480      	push	{r7}
 8018092:	b085      	sub	sp, #20
 8018094:	af00      	add	r7, sp, #0
 8018096:	6078      	str	r0, [r7, #4]
 8018098:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801809a:	687b      	ldr	r3, [r7, #4]
 801809c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801809e:	687b      	ldr	r3, [r7, #4]
 80180a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80180a4:	d002      	beq.n	80180ac <ip4_addr_isbroadcast_u32+0x1c>
 80180a6:	687b      	ldr	r3, [r7, #4]
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d101      	bne.n	80180b0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80180ac:	2301      	movs	r3, #1
 80180ae:	e02a      	b.n	8018106 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80180b0:	683b      	ldr	r3, [r7, #0]
 80180b2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80180b6:	f003 0302 	and.w	r3, r3, #2
 80180ba:	2b00      	cmp	r3, #0
 80180bc:	d101      	bne.n	80180c2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80180be:	2300      	movs	r3, #0
 80180c0:	e021      	b.n	8018106 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80180c2:	683b      	ldr	r3, [r7, #0]
 80180c4:	3304      	adds	r3, #4
 80180c6:	681b      	ldr	r3, [r3, #0]
 80180c8:	687a      	ldr	r2, [r7, #4]
 80180ca:	429a      	cmp	r2, r3
 80180cc:	d101      	bne.n	80180d2 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80180ce:	2300      	movs	r3, #0
 80180d0:	e019      	b.n	8018106 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80180d2:	68fa      	ldr	r2, [r7, #12]
 80180d4:	683b      	ldr	r3, [r7, #0]
 80180d6:	3304      	adds	r3, #4
 80180d8:	681b      	ldr	r3, [r3, #0]
 80180da:	405a      	eors	r2, r3
 80180dc:	683b      	ldr	r3, [r7, #0]
 80180de:	3308      	adds	r3, #8
 80180e0:	681b      	ldr	r3, [r3, #0]
 80180e2:	4013      	ands	r3, r2
 80180e4:	2b00      	cmp	r3, #0
 80180e6:	d10d      	bne.n	8018104 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80180e8:	683b      	ldr	r3, [r7, #0]
 80180ea:	3308      	adds	r3, #8
 80180ec:	681b      	ldr	r3, [r3, #0]
 80180ee:	43da      	mvns	r2, r3
 80180f0:	687b      	ldr	r3, [r7, #4]
 80180f2:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80180f4:	683b      	ldr	r3, [r7, #0]
 80180f6:	3308      	adds	r3, #8
 80180f8:	681b      	ldr	r3, [r3, #0]
 80180fa:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80180fc:	429a      	cmp	r2, r3
 80180fe:	d101      	bne.n	8018104 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8018100:	2301      	movs	r3, #1
 8018102:	e000      	b.n	8018106 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8018104:	2300      	movs	r3, #0
  }
}
 8018106:	4618      	mov	r0, r3
 8018108:	3714      	adds	r7, #20
 801810a:	46bd      	mov	sp, r7
 801810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018110:	4770      	bx	lr
	...

08018114 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8018114:	b580      	push	{r7, lr}
 8018116:	b084      	sub	sp, #16
 8018118:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801811a:	2300      	movs	r3, #0
 801811c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801811e:	4b12      	ldr	r3, [pc, #72]	; (8018168 <ip_reass_tmr+0x54>)
 8018120:	681b      	ldr	r3, [r3, #0]
 8018122:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8018124:	e018      	b.n	8018158 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8018126:	68fb      	ldr	r3, [r7, #12]
 8018128:	7fdb      	ldrb	r3, [r3, #31]
 801812a:	2b00      	cmp	r3, #0
 801812c:	d00b      	beq.n	8018146 <ip_reass_tmr+0x32>
      r->timer--;
 801812e:	68fb      	ldr	r3, [r7, #12]
 8018130:	7fdb      	ldrb	r3, [r3, #31]
 8018132:	3b01      	subs	r3, #1
 8018134:	b2da      	uxtb	r2, r3
 8018136:	68fb      	ldr	r3, [r7, #12]
 8018138:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 801813a:	68fb      	ldr	r3, [r7, #12]
 801813c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801813e:	68fb      	ldr	r3, [r7, #12]
 8018140:	681b      	ldr	r3, [r3, #0]
 8018142:	60fb      	str	r3, [r7, #12]
 8018144:	e008      	b.n	8018158 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8018146:	68fb      	ldr	r3, [r7, #12]
 8018148:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801814a:	68fb      	ldr	r3, [r7, #12]
 801814c:	681b      	ldr	r3, [r3, #0]
 801814e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8018150:	68b9      	ldr	r1, [r7, #8]
 8018152:	6878      	ldr	r0, [r7, #4]
 8018154:	f000 f80a 	bl	801816c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8018158:	68fb      	ldr	r3, [r7, #12]
 801815a:	2b00      	cmp	r3, #0
 801815c:	d1e3      	bne.n	8018126 <ip_reass_tmr+0x12>
     }
   }
}
 801815e:	bf00      	nop
 8018160:	3710      	adds	r7, #16
 8018162:	46bd      	mov	sp, r7
 8018164:	bd80      	pop	{r7, pc}
 8018166:	bf00      	nop
 8018168:	2000c938 	.word	0x2000c938

0801816c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801816c:	b580      	push	{r7, lr}
 801816e:	b088      	sub	sp, #32
 8018170:	af00      	add	r7, sp, #0
 8018172:	6078      	str	r0, [r7, #4]
 8018174:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8018176:	2300      	movs	r3, #0
 8018178:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801817a:	683a      	ldr	r2, [r7, #0]
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	429a      	cmp	r2, r3
 8018180:	d105      	bne.n	801818e <ip_reass_free_complete_datagram+0x22>
 8018182:	4b45      	ldr	r3, [pc, #276]	; (8018298 <ip_reass_free_complete_datagram+0x12c>)
 8018184:	22ab      	movs	r2, #171	; 0xab
 8018186:	4945      	ldr	r1, [pc, #276]	; (801829c <ip_reass_free_complete_datagram+0x130>)
 8018188:	4845      	ldr	r0, [pc, #276]	; (80182a0 <ip_reass_free_complete_datagram+0x134>)
 801818a:	f001 f8a9 	bl	80192e0 <iprintf>
  if (prev != NULL) {
 801818e:	683b      	ldr	r3, [r7, #0]
 8018190:	2b00      	cmp	r3, #0
 8018192:	d00a      	beq.n	80181aa <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8018194:	683b      	ldr	r3, [r7, #0]
 8018196:	681b      	ldr	r3, [r3, #0]
 8018198:	687a      	ldr	r2, [r7, #4]
 801819a:	429a      	cmp	r2, r3
 801819c:	d005      	beq.n	80181aa <ip_reass_free_complete_datagram+0x3e>
 801819e:	4b3e      	ldr	r3, [pc, #248]	; (8018298 <ip_reass_free_complete_datagram+0x12c>)
 80181a0:	22ad      	movs	r2, #173	; 0xad
 80181a2:	4940      	ldr	r1, [pc, #256]	; (80182a4 <ip_reass_free_complete_datagram+0x138>)
 80181a4:	483e      	ldr	r0, [pc, #248]	; (80182a0 <ip_reass_free_complete_datagram+0x134>)
 80181a6:	f001 f89b 	bl	80192e0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	685b      	ldr	r3, [r3, #4]
 80181ae:	685b      	ldr	r3, [r3, #4]
 80181b0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80181b2:	697b      	ldr	r3, [r7, #20]
 80181b4:	889b      	ldrh	r3, [r3, #4]
 80181b6:	b29b      	uxth	r3, r3
 80181b8:	2b00      	cmp	r3, #0
 80181ba:	d12a      	bne.n	8018212 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	685b      	ldr	r3, [r3, #4]
 80181c0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80181c2:	697b      	ldr	r3, [r7, #20]
 80181c4:	681a      	ldr	r2, [r3, #0]
 80181c6:	687b      	ldr	r3, [r7, #4]
 80181c8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80181ca:	69bb      	ldr	r3, [r7, #24]
 80181cc:	6858      	ldr	r0, [r3, #4]
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	3308      	adds	r3, #8
 80181d2:	2214      	movs	r2, #20
 80181d4:	4619      	mov	r1, r3
 80181d6:	f001 f870 	bl	80192ba <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80181da:	2101      	movs	r1, #1
 80181dc:	69b8      	ldr	r0, [r7, #24]
 80181de:	f7ff fc65 	bl	8017aac <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80181e2:	69b8      	ldr	r0, [r7, #24]
 80181e4:	f7f8 fc3a 	bl	8010a5c <pbuf_clen>
 80181e8:	4603      	mov	r3, r0
 80181ea:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80181ec:	8bfa      	ldrh	r2, [r7, #30]
 80181ee:	8a7b      	ldrh	r3, [r7, #18]
 80181f0:	4413      	add	r3, r2
 80181f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80181f6:	db05      	blt.n	8018204 <ip_reass_free_complete_datagram+0x98>
 80181f8:	4b27      	ldr	r3, [pc, #156]	; (8018298 <ip_reass_free_complete_datagram+0x12c>)
 80181fa:	22bc      	movs	r2, #188	; 0xbc
 80181fc:	492a      	ldr	r1, [pc, #168]	; (80182a8 <ip_reass_free_complete_datagram+0x13c>)
 80181fe:	4828      	ldr	r0, [pc, #160]	; (80182a0 <ip_reass_free_complete_datagram+0x134>)
 8018200:	f001 f86e 	bl	80192e0 <iprintf>
    pbufs_freed += clen;
 8018204:	8bfa      	ldrh	r2, [r7, #30]
 8018206:	8a7b      	ldrh	r3, [r7, #18]
 8018208:	4413      	add	r3, r2
 801820a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801820c:	69b8      	ldr	r0, [r7, #24]
 801820e:	f7f8 fb8b 	bl	8010928 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8018212:	687b      	ldr	r3, [r7, #4]
 8018214:	685b      	ldr	r3, [r3, #4]
 8018216:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018218:	e01f      	b.n	801825a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801821a:	69bb      	ldr	r3, [r7, #24]
 801821c:	685b      	ldr	r3, [r3, #4]
 801821e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018220:	69bb      	ldr	r3, [r7, #24]
 8018222:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8018224:	697b      	ldr	r3, [r7, #20]
 8018226:	681b      	ldr	r3, [r3, #0]
 8018228:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801822a:	68f8      	ldr	r0, [r7, #12]
 801822c:	f7f8 fc16 	bl	8010a5c <pbuf_clen>
 8018230:	4603      	mov	r3, r0
 8018232:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018234:	8bfa      	ldrh	r2, [r7, #30]
 8018236:	8a7b      	ldrh	r3, [r7, #18]
 8018238:	4413      	add	r3, r2
 801823a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801823e:	db05      	blt.n	801824c <ip_reass_free_complete_datagram+0xe0>
 8018240:	4b15      	ldr	r3, [pc, #84]	; (8018298 <ip_reass_free_complete_datagram+0x12c>)
 8018242:	22cc      	movs	r2, #204	; 0xcc
 8018244:	4918      	ldr	r1, [pc, #96]	; (80182a8 <ip_reass_free_complete_datagram+0x13c>)
 8018246:	4816      	ldr	r0, [pc, #88]	; (80182a0 <ip_reass_free_complete_datagram+0x134>)
 8018248:	f001 f84a 	bl	80192e0 <iprintf>
    pbufs_freed += clen;
 801824c:	8bfa      	ldrh	r2, [r7, #30]
 801824e:	8a7b      	ldrh	r3, [r7, #18]
 8018250:	4413      	add	r3, r2
 8018252:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8018254:	68f8      	ldr	r0, [r7, #12]
 8018256:	f7f8 fb67 	bl	8010928 <pbuf_free>
  while (p != NULL) {
 801825a:	69bb      	ldr	r3, [r7, #24]
 801825c:	2b00      	cmp	r3, #0
 801825e:	d1dc      	bne.n	801821a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018260:	6839      	ldr	r1, [r7, #0]
 8018262:	6878      	ldr	r0, [r7, #4]
 8018264:	f000 f8c2 	bl	80183ec <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 8018268:	4b10      	ldr	r3, [pc, #64]	; (80182ac <ip_reass_free_complete_datagram+0x140>)
 801826a:	881b      	ldrh	r3, [r3, #0]
 801826c:	8bfa      	ldrh	r2, [r7, #30]
 801826e:	429a      	cmp	r2, r3
 8018270:	d905      	bls.n	801827e <ip_reass_free_complete_datagram+0x112>
 8018272:	4b09      	ldr	r3, [pc, #36]	; (8018298 <ip_reass_free_complete_datagram+0x12c>)
 8018274:	22d2      	movs	r2, #210	; 0xd2
 8018276:	490e      	ldr	r1, [pc, #56]	; (80182b0 <ip_reass_free_complete_datagram+0x144>)
 8018278:	4809      	ldr	r0, [pc, #36]	; (80182a0 <ip_reass_free_complete_datagram+0x134>)
 801827a:	f001 f831 	bl	80192e0 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 801827e:	4b0b      	ldr	r3, [pc, #44]	; (80182ac <ip_reass_free_complete_datagram+0x140>)
 8018280:	881a      	ldrh	r2, [r3, #0]
 8018282:	8bfb      	ldrh	r3, [r7, #30]
 8018284:	1ad3      	subs	r3, r2, r3
 8018286:	b29a      	uxth	r2, r3
 8018288:	4b08      	ldr	r3, [pc, #32]	; (80182ac <ip_reass_free_complete_datagram+0x140>)
 801828a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801828c:	8bfb      	ldrh	r3, [r7, #30]
}
 801828e:	4618      	mov	r0, r3
 8018290:	3720      	adds	r7, #32
 8018292:	46bd      	mov	sp, r7
 8018294:	bd80      	pop	{r7, pc}
 8018296:	bf00      	nop
 8018298:	0801cbb0 	.word	0x0801cbb0
 801829c:	0801cc0c 	.word	0x0801cc0c
 80182a0:	0801cc18 	.word	0x0801cc18
 80182a4:	0801cc40 	.word	0x0801cc40
 80182a8:	0801cc54 	.word	0x0801cc54
 80182ac:	2000c93c 	.word	0x2000c93c
 80182b0:	0801cc74 	.word	0x0801cc74

080182b4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80182b4:	b580      	push	{r7, lr}
 80182b6:	b08a      	sub	sp, #40	; 0x28
 80182b8:	af00      	add	r7, sp, #0
 80182ba:	6078      	str	r0, [r7, #4]
 80182bc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80182be:	2300      	movs	r3, #0
 80182c0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80182c2:	2300      	movs	r3, #0
 80182c4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80182c6:	2300      	movs	r3, #0
 80182c8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80182ca:	2300      	movs	r3, #0
 80182cc:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80182ce:	2300      	movs	r3, #0
 80182d0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80182d2:	4b28      	ldr	r3, [pc, #160]	; (8018374 <ip_reass_remove_oldest_datagram+0xc0>)
 80182d4:	681b      	ldr	r3, [r3, #0]
 80182d6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80182d8:	e030      	b.n	801833c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80182da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80182dc:	695a      	ldr	r2, [r3, #20]
 80182de:	687b      	ldr	r3, [r7, #4]
 80182e0:	68db      	ldr	r3, [r3, #12]
 80182e2:	429a      	cmp	r2, r3
 80182e4:	d10c      	bne.n	8018300 <ip_reass_remove_oldest_datagram+0x4c>
 80182e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80182e8:	699a      	ldr	r2, [r3, #24]
 80182ea:	687b      	ldr	r3, [r7, #4]
 80182ec:	691b      	ldr	r3, [r3, #16]
 80182ee:	429a      	cmp	r2, r3
 80182f0:	d106      	bne.n	8018300 <ip_reass_remove_oldest_datagram+0x4c>
 80182f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80182f4:	899a      	ldrh	r2, [r3, #12]
 80182f6:	687b      	ldr	r3, [r7, #4]
 80182f8:	889b      	ldrh	r3, [r3, #4]
 80182fa:	b29b      	uxth	r3, r3
 80182fc:	429a      	cmp	r2, r3
 80182fe:	d014      	beq.n	801832a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018300:	693b      	ldr	r3, [r7, #16]
 8018302:	3301      	adds	r3, #1
 8018304:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8018306:	6a3b      	ldr	r3, [r7, #32]
 8018308:	2b00      	cmp	r3, #0
 801830a:	d104      	bne.n	8018316 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801830c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801830e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018310:	69fb      	ldr	r3, [r7, #28]
 8018312:	61bb      	str	r3, [r7, #24]
 8018314:	e009      	b.n	801832a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8018316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018318:	7fda      	ldrb	r2, [r3, #31]
 801831a:	6a3b      	ldr	r3, [r7, #32]
 801831c:	7fdb      	ldrb	r3, [r3, #31]
 801831e:	429a      	cmp	r2, r3
 8018320:	d803      	bhi.n	801832a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8018322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018324:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018326:	69fb      	ldr	r3, [r7, #28]
 8018328:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801832a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801832c:	681b      	ldr	r3, [r3, #0]
 801832e:	2b00      	cmp	r3, #0
 8018330:	d001      	beq.n	8018336 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8018332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018334:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8018336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018338:	681b      	ldr	r3, [r3, #0]
 801833a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801833c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801833e:	2b00      	cmp	r3, #0
 8018340:	d1cb      	bne.n	80182da <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8018342:	6a3b      	ldr	r3, [r7, #32]
 8018344:	2b00      	cmp	r3, #0
 8018346:	d008      	beq.n	801835a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8018348:	69b9      	ldr	r1, [r7, #24]
 801834a:	6a38      	ldr	r0, [r7, #32]
 801834c:	f7ff ff0e 	bl	801816c <ip_reass_free_complete_datagram>
 8018350:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8018352:	697a      	ldr	r2, [r7, #20]
 8018354:	68fb      	ldr	r3, [r7, #12]
 8018356:	4413      	add	r3, r2
 8018358:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801835a:	697a      	ldr	r2, [r7, #20]
 801835c:	683b      	ldr	r3, [r7, #0]
 801835e:	429a      	cmp	r2, r3
 8018360:	da02      	bge.n	8018368 <ip_reass_remove_oldest_datagram+0xb4>
 8018362:	693b      	ldr	r3, [r7, #16]
 8018364:	2b01      	cmp	r3, #1
 8018366:	dcac      	bgt.n	80182c2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018368:	697b      	ldr	r3, [r7, #20]
}
 801836a:	4618      	mov	r0, r3
 801836c:	3728      	adds	r7, #40	; 0x28
 801836e:	46bd      	mov	sp, r7
 8018370:	bd80      	pop	{r7, pc}
 8018372:	bf00      	nop
 8018374:	2000c938 	.word	0x2000c938

08018378 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8018378:	b580      	push	{r7, lr}
 801837a:	b084      	sub	sp, #16
 801837c:	af00      	add	r7, sp, #0
 801837e:	6078      	str	r0, [r7, #4]
 8018380:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018382:	2004      	movs	r0, #4
 8018384:	f7f7 fcc2 	bl	800fd0c <memp_malloc>
 8018388:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801838a:	68fb      	ldr	r3, [r7, #12]
 801838c:	2b00      	cmp	r3, #0
 801838e:	d110      	bne.n	80183b2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8018390:	6839      	ldr	r1, [r7, #0]
 8018392:	6878      	ldr	r0, [r7, #4]
 8018394:	f7ff ff8e 	bl	80182b4 <ip_reass_remove_oldest_datagram>
 8018398:	4602      	mov	r2, r0
 801839a:	683b      	ldr	r3, [r7, #0]
 801839c:	4293      	cmp	r3, r2
 801839e:	dc03      	bgt.n	80183a8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80183a0:	2004      	movs	r0, #4
 80183a2:	f7f7 fcb3 	bl	800fd0c <memp_malloc>
 80183a6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80183a8:	68fb      	ldr	r3, [r7, #12]
 80183aa:	2b00      	cmp	r3, #0
 80183ac:	d101      	bne.n	80183b2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 80183ae:	2300      	movs	r3, #0
 80183b0:	e016      	b.n	80183e0 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80183b2:	2220      	movs	r2, #32
 80183b4:	2100      	movs	r1, #0
 80183b6:	68f8      	ldr	r0, [r7, #12]
 80183b8:	f000 ff8a 	bl	80192d0 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80183bc:	68fb      	ldr	r3, [r7, #12]
 80183be:	2203      	movs	r2, #3
 80183c0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80183c2:	4b09      	ldr	r3, [pc, #36]	; (80183e8 <ip_reass_enqueue_new_datagram+0x70>)
 80183c4:	681a      	ldr	r2, [r3, #0]
 80183c6:	68fb      	ldr	r3, [r7, #12]
 80183c8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80183ca:	4a07      	ldr	r2, [pc, #28]	; (80183e8 <ip_reass_enqueue_new_datagram+0x70>)
 80183cc:	68fb      	ldr	r3, [r7, #12]
 80183ce:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80183d0:	68fb      	ldr	r3, [r7, #12]
 80183d2:	3308      	adds	r3, #8
 80183d4:	2214      	movs	r2, #20
 80183d6:	6879      	ldr	r1, [r7, #4]
 80183d8:	4618      	mov	r0, r3
 80183da:	f000 ff6e 	bl	80192ba <memcpy>
  return ipr;
 80183de:	68fb      	ldr	r3, [r7, #12]
}
 80183e0:	4618      	mov	r0, r3
 80183e2:	3710      	adds	r7, #16
 80183e4:	46bd      	mov	sp, r7
 80183e6:	bd80      	pop	{r7, pc}
 80183e8:	2000c938 	.word	0x2000c938

080183ec <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80183ec:	b580      	push	{r7, lr}
 80183ee:	b082      	sub	sp, #8
 80183f0:	af00      	add	r7, sp, #0
 80183f2:	6078      	str	r0, [r7, #4]
 80183f4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80183f6:	4b10      	ldr	r3, [pc, #64]	; (8018438 <ip_reass_dequeue_datagram+0x4c>)
 80183f8:	681b      	ldr	r3, [r3, #0]
 80183fa:	687a      	ldr	r2, [r7, #4]
 80183fc:	429a      	cmp	r2, r3
 80183fe:	d104      	bne.n	801840a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	681b      	ldr	r3, [r3, #0]
 8018404:	4a0c      	ldr	r2, [pc, #48]	; (8018438 <ip_reass_dequeue_datagram+0x4c>)
 8018406:	6013      	str	r3, [r2, #0]
 8018408:	e00d      	b.n	8018426 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801840a:	683b      	ldr	r3, [r7, #0]
 801840c:	2b00      	cmp	r3, #0
 801840e:	d106      	bne.n	801841e <ip_reass_dequeue_datagram+0x32>
 8018410:	4b0a      	ldr	r3, [pc, #40]	; (801843c <ip_reass_dequeue_datagram+0x50>)
 8018412:	f240 1245 	movw	r2, #325	; 0x145
 8018416:	490a      	ldr	r1, [pc, #40]	; (8018440 <ip_reass_dequeue_datagram+0x54>)
 8018418:	480a      	ldr	r0, [pc, #40]	; (8018444 <ip_reass_dequeue_datagram+0x58>)
 801841a:	f000 ff61 	bl	80192e0 <iprintf>
    prev->next = ipr->next;
 801841e:	687b      	ldr	r3, [r7, #4]
 8018420:	681a      	ldr	r2, [r3, #0]
 8018422:	683b      	ldr	r3, [r7, #0]
 8018424:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8018426:	6879      	ldr	r1, [r7, #4]
 8018428:	2004      	movs	r0, #4
 801842a:	f7f7 fce5 	bl	800fdf8 <memp_free>
}
 801842e:	bf00      	nop
 8018430:	3708      	adds	r7, #8
 8018432:	46bd      	mov	sp, r7
 8018434:	bd80      	pop	{r7, pc}
 8018436:	bf00      	nop
 8018438:	2000c938 	.word	0x2000c938
 801843c:	0801cbb0 	.word	0x0801cbb0
 8018440:	0801cc90 	.word	0x0801cc90
 8018444:	0801cc18 	.word	0x0801cc18

08018448 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018448:	b580      	push	{r7, lr}
 801844a:	b08c      	sub	sp, #48	; 0x30
 801844c:	af00      	add	r7, sp, #0
 801844e:	60f8      	str	r0, [r7, #12]
 8018450:	60b9      	str	r1, [r7, #8]
 8018452:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 8018454:	2300      	movs	r3, #0
 8018456:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018458:	2301      	movs	r3, #1
 801845a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 801845c:	68bb      	ldr	r3, [r7, #8]
 801845e:	685b      	ldr	r3, [r3, #4]
 8018460:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8018462:	69fb      	ldr	r3, [r7, #28]
 8018464:	885b      	ldrh	r3, [r3, #2]
 8018466:	b29b      	uxth	r3, r3
 8018468:	4618      	mov	r0, r3
 801846a:	f7f7 f843 	bl	800f4f4 <lwip_htons>
 801846e:	4603      	mov	r3, r0
 8018470:	461a      	mov	r2, r3
 8018472:	69fb      	ldr	r3, [r7, #28]
 8018474:	781b      	ldrb	r3, [r3, #0]
 8018476:	b29b      	uxth	r3, r3
 8018478:	f003 030f 	and.w	r3, r3, #15
 801847c:	b29b      	uxth	r3, r3
 801847e:	009b      	lsls	r3, r3, #2
 8018480:	b29b      	uxth	r3, r3
 8018482:	1ad3      	subs	r3, r2, r3
 8018484:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8018486:	69fb      	ldr	r3, [r7, #28]
 8018488:	88db      	ldrh	r3, [r3, #6]
 801848a:	b29b      	uxth	r3, r3
 801848c:	4618      	mov	r0, r3
 801848e:	f7f7 f831 	bl	800f4f4 <lwip_htons>
 8018492:	4603      	mov	r3, r0
 8018494:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018498:	b29b      	uxth	r3, r3
 801849a:	00db      	lsls	r3, r3, #3
 801849c:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 801849e:	68bb      	ldr	r3, [r7, #8]
 80184a0:	685b      	ldr	r3, [r3, #4]
 80184a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 80184a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184a6:	2200      	movs	r2, #0
 80184a8:	701a      	strb	r2, [r3, #0]
 80184aa:	2200      	movs	r2, #0
 80184ac:	705a      	strb	r2, [r3, #1]
 80184ae:	2200      	movs	r2, #0
 80184b0:	709a      	strb	r2, [r3, #2]
 80184b2:	2200      	movs	r2, #0
 80184b4:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80184b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184b8:	8b3a      	ldrh	r2, [r7, #24]
 80184ba:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 80184bc:	8b3a      	ldrh	r2, [r7, #24]
 80184be:	8b7b      	ldrh	r3, [r7, #26]
 80184c0:	4413      	add	r3, r2
 80184c2:	b29a      	uxth	r2, r3
 80184c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184c6:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80184c8:	68fb      	ldr	r3, [r7, #12]
 80184ca:	685b      	ldr	r3, [r3, #4]
 80184cc:	627b      	str	r3, [r7, #36]	; 0x24
 80184ce:	e061      	b.n	8018594 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 80184d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80184d2:	685b      	ldr	r3, [r3, #4]
 80184d4:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 80184d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184d8:	889b      	ldrh	r3, [r3, #4]
 80184da:	b29a      	uxth	r2, r3
 80184dc:	697b      	ldr	r3, [r7, #20]
 80184de:	889b      	ldrh	r3, [r3, #4]
 80184e0:	b29b      	uxth	r3, r3
 80184e2:	429a      	cmp	r2, r3
 80184e4:	d232      	bcs.n	801854c <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80184e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80184ea:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80184ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184ee:	2b00      	cmp	r3, #0
 80184f0:	d01f      	beq.n	8018532 <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80184f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184f4:	889b      	ldrh	r3, [r3, #4]
 80184f6:	b29a      	uxth	r2, r3
 80184f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184fa:	88db      	ldrh	r3, [r3, #6]
 80184fc:	b29b      	uxth	r3, r3
 80184fe:	429a      	cmp	r2, r3
 8018500:	f0c0 80e3 	bcc.w	80186ca <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 8018504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018506:	88db      	ldrh	r3, [r3, #6]
 8018508:	b29a      	uxth	r2, r3
 801850a:	697b      	ldr	r3, [r7, #20]
 801850c:	889b      	ldrh	r3, [r3, #4]
 801850e:	b29b      	uxth	r3, r3
 8018510:	429a      	cmp	r2, r3
 8018512:	f200 80da 	bhi.w	80186ca <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018518:	68ba      	ldr	r2, [r7, #8]
 801851a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801851c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801851e:	88db      	ldrh	r3, [r3, #6]
 8018520:	b29a      	uxth	r2, r3
 8018522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018524:	889b      	ldrh	r3, [r3, #4]
 8018526:	b29b      	uxth	r3, r3
 8018528:	429a      	cmp	r2, r3
 801852a:	d037      	beq.n	801859c <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801852c:	2300      	movs	r3, #0
 801852e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018530:	e034      	b.n	801859c <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 8018532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018534:	88db      	ldrh	r3, [r3, #6]
 8018536:	b29a      	uxth	r2, r3
 8018538:	697b      	ldr	r3, [r7, #20]
 801853a:	889b      	ldrh	r3, [r3, #4]
 801853c:	b29b      	uxth	r3, r3
 801853e:	429a      	cmp	r2, r3
 8018540:	f200 80c5 	bhi.w	80186ce <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 8018544:	68fb      	ldr	r3, [r7, #12]
 8018546:	68ba      	ldr	r2, [r7, #8]
 8018548:	605a      	str	r2, [r3, #4]
      break;
 801854a:	e027      	b.n	801859c <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 801854c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801854e:	889b      	ldrh	r3, [r3, #4]
 8018550:	b29a      	uxth	r2, r3
 8018552:	697b      	ldr	r3, [r7, #20]
 8018554:	889b      	ldrh	r3, [r3, #4]
 8018556:	b29b      	uxth	r3, r3
 8018558:	429a      	cmp	r2, r3
 801855a:	f000 80ba 	beq.w	80186d2 <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801855e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018560:	889b      	ldrh	r3, [r3, #4]
 8018562:	b29a      	uxth	r2, r3
 8018564:	697b      	ldr	r3, [r7, #20]
 8018566:	88db      	ldrh	r3, [r3, #6]
 8018568:	b29b      	uxth	r3, r3
 801856a:	429a      	cmp	r2, r3
 801856c:	f0c0 80b3 	bcc.w	80186d6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8018570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018572:	2b00      	cmp	r3, #0
 8018574:	d009      	beq.n	801858a <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 8018576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018578:	88db      	ldrh	r3, [r3, #6]
 801857a:	b29a      	uxth	r2, r3
 801857c:	697b      	ldr	r3, [r7, #20]
 801857e:	889b      	ldrh	r3, [r3, #4]
 8018580:	b29b      	uxth	r3, r3
 8018582:	429a      	cmp	r2, r3
 8018584:	d001      	beq.n	801858a <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018586:	2300      	movs	r3, #0
 8018588:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801858a:	697b      	ldr	r3, [r7, #20]
 801858c:	681b      	ldr	r3, [r3, #0]
 801858e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8018590:	697b      	ldr	r3, [r7, #20]
 8018592:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8018594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018596:	2b00      	cmp	r3, #0
 8018598:	d19a      	bne.n	80184d0 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 801859a:	e000      	b.n	801859e <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 801859c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801859e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185a0:	2b00      	cmp	r3, #0
 80185a2:	d12d      	bne.n	8018600 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 80185a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185a6:	2b00      	cmp	r3, #0
 80185a8:	d01c      	beq.n	80185e4 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80185aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185ac:	88db      	ldrh	r3, [r3, #6]
 80185ae:	b29a      	uxth	r2, r3
 80185b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185b2:	889b      	ldrh	r3, [r3, #4]
 80185b4:	b29b      	uxth	r3, r3
 80185b6:	429a      	cmp	r2, r3
 80185b8:	d906      	bls.n	80185c8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 80185ba:	4b51      	ldr	r3, [pc, #324]	; (8018700 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80185bc:	f240 12ab 	movw	r2, #427	; 0x1ab
 80185c0:	4950      	ldr	r1, [pc, #320]	; (8018704 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80185c2:	4851      	ldr	r0, [pc, #324]	; (8018708 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80185c4:	f000 fe8c 	bl	80192e0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80185c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185ca:	68ba      	ldr	r2, [r7, #8]
 80185cc:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80185ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185d0:	88db      	ldrh	r3, [r3, #6]
 80185d2:	b29a      	uxth	r2, r3
 80185d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185d6:	889b      	ldrh	r3, [r3, #4]
 80185d8:	b29b      	uxth	r3, r3
 80185da:	429a      	cmp	r2, r3
 80185dc:	d010      	beq.n	8018600 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 80185de:	2300      	movs	r3, #0
 80185e0:	623b      	str	r3, [r7, #32]
 80185e2:	e00d      	b.n	8018600 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80185e4:	68fb      	ldr	r3, [r7, #12]
 80185e6:	685b      	ldr	r3, [r3, #4]
 80185e8:	2b00      	cmp	r3, #0
 80185ea:	d006      	beq.n	80185fa <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 80185ec:	4b44      	ldr	r3, [pc, #272]	; (8018700 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80185ee:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 80185f2:	4946      	ldr	r1, [pc, #280]	; (801870c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80185f4:	4844      	ldr	r0, [pc, #272]	; (8018708 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80185f6:	f000 fe73 	bl	80192e0 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80185fa:	68fb      	ldr	r3, [r7, #12]
 80185fc:	68ba      	ldr	r2, [r7, #8]
 80185fe:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	2b00      	cmp	r3, #0
 8018604:	d105      	bne.n	8018612 <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 8018606:	68fb      	ldr	r3, [r7, #12]
 8018608:	7f9b      	ldrb	r3, [r3, #30]
 801860a:	f003 0301 	and.w	r3, r3, #1
 801860e:	2b00      	cmp	r3, #0
 8018610:	d059      	beq.n	80186c6 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 8018612:	6a3b      	ldr	r3, [r7, #32]
 8018614:	2b00      	cmp	r3, #0
 8018616:	d04f      	beq.n	80186b8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 8018618:	68fb      	ldr	r3, [r7, #12]
 801861a:	685b      	ldr	r3, [r3, #4]
 801861c:	2b00      	cmp	r3, #0
 801861e:	d006      	beq.n	801862e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8018620:	68fb      	ldr	r3, [r7, #12]
 8018622:	685b      	ldr	r3, [r3, #4]
 8018624:	685b      	ldr	r3, [r3, #4]
 8018626:	889b      	ldrh	r3, [r3, #4]
 8018628:	b29b      	uxth	r3, r3
 801862a:	2b00      	cmp	r3, #0
 801862c:	d002      	beq.n	8018634 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801862e:	2300      	movs	r3, #0
 8018630:	623b      	str	r3, [r7, #32]
 8018632:	e041      	b.n	80186b8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8018634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018636:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8018638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801863e:	e012      	b.n	8018666 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8018640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018642:	685b      	ldr	r3, [r3, #4]
 8018644:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8018646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018648:	88db      	ldrh	r3, [r3, #6]
 801864a:	b29a      	uxth	r2, r3
 801864c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801864e:	889b      	ldrh	r3, [r3, #4]
 8018650:	b29b      	uxth	r3, r3
 8018652:	429a      	cmp	r2, r3
 8018654:	d002      	beq.n	801865c <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 8018656:	2300      	movs	r3, #0
 8018658:	623b      	str	r3, [r7, #32]
            break;
 801865a:	e007      	b.n	801866c <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 801865c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801865e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8018660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018662:	681b      	ldr	r3, [r3, #0]
 8018664:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8018666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018668:	2b00      	cmp	r3, #0
 801866a:	d1e9      	bne.n	8018640 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801866c:	6a3b      	ldr	r3, [r7, #32]
 801866e:	2b00      	cmp	r3, #0
 8018670:	d022      	beq.n	80186b8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8018672:	68fb      	ldr	r3, [r7, #12]
 8018674:	685b      	ldr	r3, [r3, #4]
 8018676:	2b00      	cmp	r3, #0
 8018678:	d106      	bne.n	8018688 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 801867a:	4b21      	ldr	r3, [pc, #132]	; (8018700 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801867c:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8018680:	4923      	ldr	r1, [pc, #140]	; (8018710 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8018682:	4821      	ldr	r0, [pc, #132]	; (8018708 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018684:	f000 fe2c 	bl	80192e0 <iprintf>
          LWIP_ASSERT("sanity check",
 8018688:	68fb      	ldr	r3, [r7, #12]
 801868a:	685b      	ldr	r3, [r3, #4]
 801868c:	685b      	ldr	r3, [r3, #4]
 801868e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018690:	429a      	cmp	r2, r3
 8018692:	d106      	bne.n	80186a2 <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8018694:	4b1a      	ldr	r3, [pc, #104]	; (8018700 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8018696:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 801869a:	491d      	ldr	r1, [pc, #116]	; (8018710 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801869c:	481a      	ldr	r0, [pc, #104]	; (8018708 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801869e:	f000 fe1f 	bl	80192e0 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80186a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186a4:	681b      	ldr	r3, [r3, #0]
 80186a6:	2b00      	cmp	r3, #0
 80186a8:	d006      	beq.n	80186b8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 80186aa:	4b15      	ldr	r3, [pc, #84]	; (8018700 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80186ac:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 80186b0:	4918      	ldr	r1, [pc, #96]	; (8018714 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80186b2:	4815      	ldr	r0, [pc, #84]	; (8018708 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80186b4:	f000 fe14 	bl	80192e0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80186b8:	6a3b      	ldr	r3, [r7, #32]
 80186ba:	2b00      	cmp	r3, #0
 80186bc:	bf14      	ite	ne
 80186be:	2301      	movne	r3, #1
 80186c0:	2300      	moveq	r3, #0
 80186c2:	b2db      	uxtb	r3, r3
 80186c4:	e018      	b.n	80186f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80186c6:	2300      	movs	r3, #0
 80186c8:	e016      	b.n	80186f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 80186ca:	bf00      	nop
 80186cc:	e004      	b.n	80186d8 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 80186ce:	bf00      	nop
 80186d0:	e002      	b.n	80186d8 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 80186d2:	bf00      	nop
 80186d4:	e000      	b.n	80186d8 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 80186d6:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 80186d8:	68b8      	ldr	r0, [r7, #8]
 80186da:	f7f8 f9bf 	bl	8010a5c <pbuf_clen>
 80186de:	4603      	mov	r3, r0
 80186e0:	461a      	mov	r2, r3
 80186e2:	4b0d      	ldr	r3, [pc, #52]	; (8018718 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80186e4:	881b      	ldrh	r3, [r3, #0]
 80186e6:	1a9b      	subs	r3, r3, r2
 80186e8:	b29a      	uxth	r2, r3
 80186ea:	4b0b      	ldr	r3, [pc, #44]	; (8018718 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80186ec:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 80186ee:	68b8      	ldr	r0, [r7, #8]
 80186f0:	f7f8 f91a 	bl	8010928 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 80186f4:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 80186f8:	4618      	mov	r0, r3
 80186fa:	3730      	adds	r7, #48	; 0x30
 80186fc:	46bd      	mov	sp, r7
 80186fe:	bd80      	pop	{r7, pc}
 8018700:	0801cbb0 	.word	0x0801cbb0
 8018704:	0801ccac 	.word	0x0801ccac
 8018708:	0801cc18 	.word	0x0801cc18
 801870c:	0801cccc 	.word	0x0801cccc
 8018710:	0801cd04 	.word	0x0801cd04
 8018714:	0801cd14 	.word	0x0801cd14
 8018718:	2000c93c 	.word	0x2000c93c

0801871c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801871c:	b580      	push	{r7, lr}
 801871e:	b08e      	sub	sp, #56	; 0x38
 8018720:	af00      	add	r7, sp, #0
 8018722:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	685b      	ldr	r3, [r3, #4]
 8018728:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 801872a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801872c:	781b      	ldrb	r3, [r3, #0]
 801872e:	f003 030f 	and.w	r3, r3, #15
 8018732:	009b      	lsls	r3, r3, #2
 8018734:	2b14      	cmp	r3, #20
 8018736:	f040 8131 	bne.w	801899c <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801873a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801873c:	88db      	ldrh	r3, [r3, #6]
 801873e:	b29b      	uxth	r3, r3
 8018740:	4618      	mov	r0, r3
 8018742:	f7f6 fed7 	bl	800f4f4 <lwip_htons>
 8018746:	4603      	mov	r3, r0
 8018748:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801874c:	b29b      	uxth	r3, r3
 801874e:	00db      	lsls	r3, r3, #3
 8018750:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8018752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018754:	885b      	ldrh	r3, [r3, #2]
 8018756:	b29b      	uxth	r3, r3
 8018758:	4618      	mov	r0, r3
 801875a:	f7f6 fecb 	bl	800f4f4 <lwip_htons>
 801875e:	4603      	mov	r3, r0
 8018760:	461a      	mov	r2, r3
 8018762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018764:	781b      	ldrb	r3, [r3, #0]
 8018766:	b29b      	uxth	r3, r3
 8018768:	f003 030f 	and.w	r3, r3, #15
 801876c:	b29b      	uxth	r3, r3
 801876e:	009b      	lsls	r3, r3, #2
 8018770:	b29b      	uxth	r3, r3
 8018772:	1ad3      	subs	r3, r2, r3
 8018774:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8018776:	6878      	ldr	r0, [r7, #4]
 8018778:	f7f8 f970 	bl	8010a5c <pbuf_clen>
 801877c:	4603      	mov	r3, r0
 801877e:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8018780:	4b8d      	ldr	r3, [pc, #564]	; (80189b8 <ip4_reass+0x29c>)
 8018782:	881b      	ldrh	r3, [r3, #0]
 8018784:	461a      	mov	r2, r3
 8018786:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018788:	4413      	add	r3, r2
 801878a:	2b0a      	cmp	r3, #10
 801878c:	dd10      	ble.n	80187b0 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801878e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018790:	4619      	mov	r1, r3
 8018792:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018794:	f7ff fd8e 	bl	80182b4 <ip_reass_remove_oldest_datagram>
 8018798:	4603      	mov	r3, r0
 801879a:	2b00      	cmp	r3, #0
 801879c:	f000 8100 	beq.w	80189a0 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80187a0:	4b85      	ldr	r3, [pc, #532]	; (80189b8 <ip4_reass+0x29c>)
 80187a2:	881b      	ldrh	r3, [r3, #0]
 80187a4:	461a      	mov	r2, r3
 80187a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80187a8:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80187aa:	2b0a      	cmp	r3, #10
 80187ac:	f300 80f8 	bgt.w	80189a0 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80187b0:	4b82      	ldr	r3, [pc, #520]	; (80189bc <ip4_reass+0x2a0>)
 80187b2:	681b      	ldr	r3, [r3, #0]
 80187b4:	633b      	str	r3, [r7, #48]	; 0x30
 80187b6:	e015      	b.n	80187e4 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80187b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80187ba:	695a      	ldr	r2, [r3, #20]
 80187bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187be:	68db      	ldr	r3, [r3, #12]
 80187c0:	429a      	cmp	r2, r3
 80187c2:	d10c      	bne.n	80187de <ip4_reass+0xc2>
 80187c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80187c6:	699a      	ldr	r2, [r3, #24]
 80187c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187ca:	691b      	ldr	r3, [r3, #16]
 80187cc:	429a      	cmp	r2, r3
 80187ce:	d106      	bne.n	80187de <ip4_reass+0xc2>
 80187d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80187d2:	899a      	ldrh	r2, [r3, #12]
 80187d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187d6:	889b      	ldrh	r3, [r3, #4]
 80187d8:	b29b      	uxth	r3, r3
 80187da:	429a      	cmp	r2, r3
 80187dc:	d006      	beq.n	80187ec <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80187de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80187e0:	681b      	ldr	r3, [r3, #0]
 80187e2:	633b      	str	r3, [r7, #48]	; 0x30
 80187e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80187e6:	2b00      	cmp	r3, #0
 80187e8:	d1e6      	bne.n	80187b8 <ip4_reass+0x9c>
 80187ea:	e000      	b.n	80187ee <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80187ec:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80187ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80187f0:	2b00      	cmp	r3, #0
 80187f2:	d109      	bne.n	8018808 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80187f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80187f6:	4619      	mov	r1, r3
 80187f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80187fa:	f7ff fdbd 	bl	8018378 <ip_reass_enqueue_new_datagram>
 80187fe:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8018800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018802:	2b00      	cmp	r3, #0
 8018804:	d11c      	bne.n	8018840 <ip4_reass+0x124>
      goto nullreturn;
 8018806:	e0ce      	b.n	80189a6 <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8018808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801880a:	88db      	ldrh	r3, [r3, #6]
 801880c:	b29b      	uxth	r3, r3
 801880e:	4618      	mov	r0, r3
 8018810:	f7f6 fe70 	bl	800f4f4 <lwip_htons>
 8018814:	4603      	mov	r3, r0
 8018816:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801881a:	2b00      	cmp	r3, #0
 801881c:	d110      	bne.n	8018840 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801881e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018820:	89db      	ldrh	r3, [r3, #14]
 8018822:	4618      	mov	r0, r3
 8018824:	f7f6 fe66 	bl	800f4f4 <lwip_htons>
 8018828:	4603      	mov	r3, r0
 801882a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801882e:	2b00      	cmp	r3, #0
 8018830:	d006      	beq.n	8018840 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8018832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018834:	3308      	adds	r3, #8
 8018836:	2214      	movs	r2, #20
 8018838:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801883a:	4618      	mov	r0, r3
 801883c:	f000 fd3d 	bl	80192ba <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8018840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018842:	88db      	ldrh	r3, [r3, #6]
 8018844:	b29b      	uxth	r3, r3
 8018846:	f003 0320 	and.w	r3, r3, #32
 801884a:	2b00      	cmp	r3, #0
 801884c:	bf0c      	ite	eq
 801884e:	2301      	moveq	r3, #1
 8018850:	2300      	movne	r3, #0
 8018852:	b2db      	uxtb	r3, r3
 8018854:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8018856:	69fb      	ldr	r3, [r7, #28]
 8018858:	2b00      	cmp	r3, #0
 801885a:	d00e      	beq.n	801887a <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 801885c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801885e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018860:	4413      	add	r3, r2
 8018862:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8018864:	8b7a      	ldrh	r2, [r7, #26]
 8018866:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018868:	429a      	cmp	r2, r3
 801886a:	f0c0 8099 	bcc.w	80189a0 <ip4_reass+0x284>
 801886e:	8b7b      	ldrh	r3, [r7, #26]
 8018870:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8018874:	4293      	cmp	r3, r2
 8018876:	f200 8093 	bhi.w	80189a0 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801887a:	69fa      	ldr	r2, [r7, #28]
 801887c:	6879      	ldr	r1, [r7, #4]
 801887e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018880:	f7ff fde2 	bl	8018448 <ip_reass_chain_frag_into_datagram_and_validate>
 8018884:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8018886:	697b      	ldr	r3, [r7, #20]
 8018888:	f1b3 3fff 	cmp.w	r3, #4294967295
 801888c:	f000 808a 	beq.w	80189a4 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8018890:	4b49      	ldr	r3, [pc, #292]	; (80189b8 <ip4_reass+0x29c>)
 8018892:	881a      	ldrh	r2, [r3, #0]
 8018894:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018896:	4413      	add	r3, r2
 8018898:	b29a      	uxth	r2, r3
 801889a:	4b47      	ldr	r3, [pc, #284]	; (80189b8 <ip4_reass+0x29c>)
 801889c:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801889e:	69fb      	ldr	r3, [r7, #28]
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	d00d      	beq.n	80188c0 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 80188a4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80188a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80188a8:	4413      	add	r3, r2
 80188aa:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80188ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188ae:	8a7a      	ldrh	r2, [r7, #18]
 80188b0:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80188b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188b4:	7f9b      	ldrb	r3, [r3, #30]
 80188b6:	f043 0301 	orr.w	r3, r3, #1
 80188ba:	b2da      	uxtb	r2, r3
 80188bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188be:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80188c0:	697b      	ldr	r3, [r7, #20]
 80188c2:	2b01      	cmp	r3, #1
 80188c4:	d168      	bne.n	8018998 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 80188c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188c8:	8b9b      	ldrh	r3, [r3, #28]
 80188ca:	3314      	adds	r3, #20
 80188cc:	b29a      	uxth	r2, r3
 80188ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188d0:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 80188d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188d4:	685b      	ldr	r3, [r3, #4]
 80188d6:	685b      	ldr	r3, [r3, #4]
 80188d8:	681b      	ldr	r3, [r3, #0]
 80188da:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 80188dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188de:	685b      	ldr	r3, [r3, #4]
 80188e0:	685b      	ldr	r3, [r3, #4]
 80188e2:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80188e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188e6:	3308      	adds	r3, #8
 80188e8:	2214      	movs	r2, #20
 80188ea:	4619      	mov	r1, r3
 80188ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80188ee:	f000 fce4 	bl	80192ba <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 80188f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188f4:	8b9b      	ldrh	r3, [r3, #28]
 80188f6:	4618      	mov	r0, r3
 80188f8:	f7f6 fdfc 	bl	800f4f4 <lwip_htons>
 80188fc:	4603      	mov	r3, r0
 80188fe:	461a      	mov	r2, r3
 8018900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018902:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8018904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018906:	2200      	movs	r2, #0
 8018908:	719a      	strb	r2, [r3, #6]
 801890a:	2200      	movs	r2, #0
 801890c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801890e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018910:	2200      	movs	r2, #0
 8018912:	729a      	strb	r2, [r3, #10]
 8018914:	2200      	movs	r2, #0
 8018916:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8018918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801891a:	685b      	ldr	r3, [r3, #4]
 801891c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801891e:	e00e      	b.n	801893e <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 8018920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018922:	685b      	ldr	r3, [r3, #4]
 8018924:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 8018926:	f06f 0113 	mvn.w	r1, #19
 801892a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801892c:	f7f7 ffd8 	bl	80108e0 <pbuf_header>
      pbuf_cat(p, r);
 8018930:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8018932:	6878      	ldr	r0, [r7, #4]
 8018934:	f7f8 f8d2 	bl	8010adc <pbuf_cat>
      r = iprh->next_pbuf;
 8018938:	68fb      	ldr	r3, [r7, #12]
 801893a:	681b      	ldr	r3, [r3, #0]
 801893c:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801893e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018940:	2b00      	cmp	r3, #0
 8018942:	d1ed      	bne.n	8018920 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8018944:	4b1d      	ldr	r3, [pc, #116]	; (80189bc <ip4_reass+0x2a0>)
 8018946:	681b      	ldr	r3, [r3, #0]
 8018948:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801894a:	429a      	cmp	r2, r3
 801894c:	d102      	bne.n	8018954 <ip4_reass+0x238>
      ipr_prev = NULL;
 801894e:	2300      	movs	r3, #0
 8018950:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018952:	e010      	b.n	8018976 <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8018954:	4b19      	ldr	r3, [pc, #100]	; (80189bc <ip4_reass+0x2a0>)
 8018956:	681b      	ldr	r3, [r3, #0]
 8018958:	62fb      	str	r3, [r7, #44]	; 0x2c
 801895a:	e007      	b.n	801896c <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 801895c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801895e:	681b      	ldr	r3, [r3, #0]
 8018960:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018962:	429a      	cmp	r2, r3
 8018964:	d006      	beq.n	8018974 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8018966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018968:	681b      	ldr	r3, [r3, #0]
 801896a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801896c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801896e:	2b00      	cmp	r3, #0
 8018970:	d1f4      	bne.n	801895c <ip4_reass+0x240>
 8018972:	e000      	b.n	8018976 <ip4_reass+0x25a>
          break;
 8018974:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8018976:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018978:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801897a:	f7ff fd37 	bl	80183ec <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 801897e:	6878      	ldr	r0, [r7, #4]
 8018980:	f7f8 f86c 	bl	8010a5c <pbuf_clen>
 8018984:	4603      	mov	r3, r0
 8018986:	461a      	mov	r2, r3
 8018988:	4b0b      	ldr	r3, [pc, #44]	; (80189b8 <ip4_reass+0x29c>)
 801898a:	881b      	ldrh	r3, [r3, #0]
 801898c:	1a9b      	subs	r3, r3, r2
 801898e:	b29a      	uxth	r2, r3
 8018990:	4b09      	ldr	r3, [pc, #36]	; (80189b8 <ip4_reass+0x29c>)
 8018992:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8018994:	687b      	ldr	r3, [r7, #4]
 8018996:	e00a      	b.n	80189ae <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8018998:	2300      	movs	r3, #0
 801899a:	e008      	b.n	80189ae <ip4_reass+0x292>
    goto nullreturn;
 801899c:	bf00      	nop
 801899e:	e002      	b.n	80189a6 <ip4_reass+0x28a>

nullreturn:
 80189a0:	bf00      	nop
 80189a2:	e000      	b.n	80189a6 <ip4_reass+0x28a>
    goto nullreturn;
 80189a4:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80189a6:	6878      	ldr	r0, [r7, #4]
 80189a8:	f7f7 ffbe 	bl	8010928 <pbuf_free>
  return NULL;
 80189ac:	2300      	movs	r3, #0
}
 80189ae:	4618      	mov	r0, r3
 80189b0:	3738      	adds	r7, #56	; 0x38
 80189b2:	46bd      	mov	sp, r7
 80189b4:	bd80      	pop	{r7, pc}
 80189b6:	bf00      	nop
 80189b8:	2000c93c 	.word	0x2000c93c
 80189bc:	2000c938 	.word	0x2000c938

080189c0 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 80189c0:	b580      	push	{r7, lr}
 80189c2:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 80189c4:	2005      	movs	r0, #5
 80189c6:	f7f7 f9a1 	bl	800fd0c <memp_malloc>
 80189ca:	4603      	mov	r3, r0
}
 80189cc:	4618      	mov	r0, r3
 80189ce:	bd80      	pop	{r7, pc}

080189d0 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 80189d0:	b580      	push	{r7, lr}
 80189d2:	b082      	sub	sp, #8
 80189d4:	af00      	add	r7, sp, #0
 80189d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80189d8:	687b      	ldr	r3, [r7, #4]
 80189da:	2b00      	cmp	r3, #0
 80189dc:	d106      	bne.n	80189ec <ip_frag_free_pbuf_custom_ref+0x1c>
 80189de:	4b07      	ldr	r3, [pc, #28]	; (80189fc <ip_frag_free_pbuf_custom_ref+0x2c>)
 80189e0:	f240 22ae 	movw	r2, #686	; 0x2ae
 80189e4:	4906      	ldr	r1, [pc, #24]	; (8018a00 <ip_frag_free_pbuf_custom_ref+0x30>)
 80189e6:	4807      	ldr	r0, [pc, #28]	; (8018a04 <ip_frag_free_pbuf_custom_ref+0x34>)
 80189e8:	f000 fc7a 	bl	80192e0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80189ec:	6879      	ldr	r1, [r7, #4]
 80189ee:	2005      	movs	r0, #5
 80189f0:	f7f7 fa02 	bl	800fdf8 <memp_free>
}
 80189f4:	bf00      	nop
 80189f6:	3708      	adds	r7, #8
 80189f8:	46bd      	mov	sp, r7
 80189fa:	bd80      	pop	{r7, pc}
 80189fc:	0801cbb0 	.word	0x0801cbb0
 8018a00:	0801cd38 	.word	0x0801cd38
 8018a04:	0801cc18 	.word	0x0801cc18

08018a08 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8018a08:	b580      	push	{r7, lr}
 8018a0a:	b084      	sub	sp, #16
 8018a0c:	af00      	add	r7, sp, #0
 8018a0e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 8018a10:	687b      	ldr	r3, [r7, #4]
 8018a12:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8018a14:	68fb      	ldr	r3, [r7, #12]
 8018a16:	2b00      	cmp	r3, #0
 8018a18:	d106      	bne.n	8018a28 <ipfrag_free_pbuf_custom+0x20>
 8018a1a:	4b11      	ldr	r3, [pc, #68]	; (8018a60 <ipfrag_free_pbuf_custom+0x58>)
 8018a1c:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8018a20:	4910      	ldr	r1, [pc, #64]	; (8018a64 <ipfrag_free_pbuf_custom+0x5c>)
 8018a22:	4811      	ldr	r0, [pc, #68]	; (8018a68 <ipfrag_free_pbuf_custom+0x60>)
 8018a24:	f000 fc5c 	bl	80192e0 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 8018a28:	68fa      	ldr	r2, [r7, #12]
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	429a      	cmp	r2, r3
 8018a2e:	d006      	beq.n	8018a3e <ipfrag_free_pbuf_custom+0x36>
 8018a30:	4b0b      	ldr	r3, [pc, #44]	; (8018a60 <ipfrag_free_pbuf_custom+0x58>)
 8018a32:	f240 22b9 	movw	r2, #697	; 0x2b9
 8018a36:	490d      	ldr	r1, [pc, #52]	; (8018a6c <ipfrag_free_pbuf_custom+0x64>)
 8018a38:	480b      	ldr	r0, [pc, #44]	; (8018a68 <ipfrag_free_pbuf_custom+0x60>)
 8018a3a:	f000 fc51 	bl	80192e0 <iprintf>
  if (pcr->original != NULL) {
 8018a3e:	68fb      	ldr	r3, [r7, #12]
 8018a40:	695b      	ldr	r3, [r3, #20]
 8018a42:	2b00      	cmp	r3, #0
 8018a44:	d004      	beq.n	8018a50 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8018a46:	68fb      	ldr	r3, [r7, #12]
 8018a48:	695b      	ldr	r3, [r3, #20]
 8018a4a:	4618      	mov	r0, r3
 8018a4c:	f7f7 ff6c 	bl	8010928 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8018a50:	68f8      	ldr	r0, [r7, #12]
 8018a52:	f7ff ffbd 	bl	80189d0 <ip_frag_free_pbuf_custom_ref>
}
 8018a56:	bf00      	nop
 8018a58:	3710      	adds	r7, #16
 8018a5a:	46bd      	mov	sp, r7
 8018a5c:	bd80      	pop	{r7, pc}
 8018a5e:	bf00      	nop
 8018a60:	0801cbb0 	.word	0x0801cbb0
 8018a64:	0801cd44 	.word	0x0801cd44
 8018a68:	0801cc18 	.word	0x0801cc18
 8018a6c:	0801cd50 	.word	0x0801cd50

08018a70 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8018a70:	b580      	push	{r7, lr}
 8018a72:	b092      	sub	sp, #72	; 0x48
 8018a74:	af02      	add	r7, sp, #8
 8018a76:	60f8      	str	r0, [r7, #12]
 8018a78:	60b9      	str	r1, [r7, #8]
 8018a7a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8018a7c:	2300      	movs	r3, #0
 8018a7e:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8018a80:	68bb      	ldr	r3, [r7, #8]
 8018a82:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8018a84:	3b14      	subs	r3, #20
 8018a86:	2b00      	cmp	r3, #0
 8018a88:	da00      	bge.n	8018a8c <ip4_frag+0x1c>
 8018a8a:	3307      	adds	r3, #7
 8018a8c:	10db      	asrs	r3, r3, #3
 8018a8e:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8018a90:	2314      	movs	r3, #20
 8018a92:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 8018a94:	68fb      	ldr	r3, [r7, #12]
 8018a96:	685b      	ldr	r3, [r3, #4]
 8018a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 8018a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a9c:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8018a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018aa0:	781b      	ldrb	r3, [r3, #0]
 8018aa2:	f003 030f 	and.w	r3, r3, #15
 8018aa6:	009b      	lsls	r3, r3, #2
 8018aa8:	2b14      	cmp	r3, #20
 8018aaa:	d009      	beq.n	8018ac0 <ip4_frag+0x50>
 8018aac:	4b79      	ldr	r3, [pc, #484]	; (8018c94 <ip4_frag+0x224>)
 8018aae:	f240 22e1 	movw	r2, #737	; 0x2e1
 8018ab2:	4979      	ldr	r1, [pc, #484]	; (8018c98 <ip4_frag+0x228>)
 8018ab4:	4879      	ldr	r0, [pc, #484]	; (8018c9c <ip4_frag+0x22c>)
 8018ab6:	f000 fc13 	bl	80192e0 <iprintf>
 8018aba:	f06f 0305 	mvn.w	r3, #5
 8018abe:	e0e5      	b.n	8018c8c <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8018ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ac2:	88db      	ldrh	r3, [r3, #6]
 8018ac4:	b29b      	uxth	r3, r3
 8018ac6:	4618      	mov	r0, r3
 8018ac8:	f7f6 fd14 	bl	800f4f4 <lwip_htons>
 8018acc:	4603      	mov	r3, r0
 8018ace:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 8018ad0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8018ad2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018ad6:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8018ad8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8018ada:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8018ade:	2b00      	cmp	r3, #0
 8018ae0:	d009      	beq.n	8018af6 <ip4_frag+0x86>
 8018ae2:	4b6c      	ldr	r3, [pc, #432]	; (8018c94 <ip4_frag+0x224>)
 8018ae4:	f240 22e6 	movw	r2, #742	; 0x2e6
 8018ae8:	496d      	ldr	r1, [pc, #436]	; (8018ca0 <ip4_frag+0x230>)
 8018aea:	486c      	ldr	r0, [pc, #432]	; (8018c9c <ip4_frag+0x22c>)
 8018aec:	f000 fbf8 	bl	80192e0 <iprintf>
 8018af0:	f06f 0305 	mvn.w	r3, #5
 8018af4:	e0ca      	b.n	8018c8c <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 8018af6:	68fb      	ldr	r3, [r7, #12]
 8018af8:	891b      	ldrh	r3, [r3, #8]
 8018afa:	3b14      	subs	r3, #20
 8018afc:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 8018afe:	e0bc      	b.n	8018c7a <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 8018b00:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8018b02:	00da      	lsls	r2, r3, #3
 8018b04:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018b06:	4293      	cmp	r3, r2
 8018b08:	bfa8      	it	ge
 8018b0a:	4613      	movge	r3, r2
 8018b0c:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8018b0e:	2200      	movs	r2, #0
 8018b10:	2114      	movs	r1, #20
 8018b12:	2002      	movs	r0, #2
 8018b14:	f7f7 fb96 	bl	8010244 <pbuf_alloc>
 8018b18:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 8018b1a:	6a3b      	ldr	r3, [r7, #32]
 8018b1c:	2b00      	cmp	r3, #0
 8018b1e:	f000 80b2 	beq.w	8018c86 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8018b22:	68fb      	ldr	r3, [r7, #12]
 8018b24:	895b      	ldrh	r3, [r3, #10]
 8018b26:	2b13      	cmp	r3, #19
 8018b28:	d806      	bhi.n	8018b38 <ip4_frag+0xc8>
 8018b2a:	4b5a      	ldr	r3, [pc, #360]	; (8018c94 <ip4_frag+0x224>)
 8018b2c:	f240 3209 	movw	r2, #777	; 0x309
 8018b30:	495c      	ldr	r1, [pc, #368]	; (8018ca4 <ip4_frag+0x234>)
 8018b32:	485a      	ldr	r0, [pc, #360]	; (8018c9c <ip4_frag+0x22c>)
 8018b34:	f000 fbd4 	bl	80192e0 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8018b38:	6a3b      	ldr	r3, [r7, #32]
 8018b3a:	685b      	ldr	r3, [r3, #4]
 8018b3c:	2214      	movs	r2, #20
 8018b3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018b40:	4618      	mov	r0, r3
 8018b42:	f000 fbba 	bl	80192ba <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8018b46:	6a3b      	ldr	r3, [r7, #32]
 8018b48:	685b      	ldr	r3, [r3, #4]
 8018b4a:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 8018b4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018b4e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 8018b50:	e04f      	b.n	8018bf2 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 8018b52:	68fb      	ldr	r3, [r7, #12]
 8018b54:	895a      	ldrh	r2, [r3, #10]
 8018b56:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8018b58:	1ad3      	subs	r3, r2, r3
 8018b5a:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8018b5c:	8b7a      	ldrh	r2, [r7, #26]
 8018b5e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018b60:	4293      	cmp	r3, r2
 8018b62:	bf28      	it	cs
 8018b64:	4613      	movcs	r3, r2
 8018b66:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8018b68:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018b6a:	2b00      	cmp	r3, #0
 8018b6c:	d105      	bne.n	8018b7a <ip4_frag+0x10a>
        poff = 0;
 8018b6e:	2300      	movs	r3, #0
 8018b70:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8018b72:	68fb      	ldr	r3, [r7, #12]
 8018b74:	681b      	ldr	r3, [r3, #0]
 8018b76:	60fb      	str	r3, [r7, #12]
        continue;
 8018b78:	e03b      	b.n	8018bf2 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8018b7a:	f7ff ff21 	bl	80189c0 <ip_frag_alloc_pbuf_custom_ref>
 8018b7e:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 8018b80:	697b      	ldr	r3, [r7, #20]
 8018b82:	2b00      	cmp	r3, #0
 8018b84:	d103      	bne.n	8018b8e <ip4_frag+0x11e>
        pbuf_free(rambuf);
 8018b86:	6a38      	ldr	r0, [r7, #32]
 8018b88:	f7f7 fece 	bl	8010928 <pbuf_free>
        goto memerr;
 8018b8c:	e07c      	b.n	8018c88 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018b8e:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 8018b90:	68fb      	ldr	r3, [r7, #12]
 8018b92:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018b94:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8018b96:	4413      	add	r3, r2
 8018b98:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8018b9a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018b9c:	9201      	str	r2, [sp, #4]
 8018b9e:	9300      	str	r3, [sp, #0]
 8018ba0:	4603      	mov	r3, r0
 8018ba2:	2202      	movs	r2, #2
 8018ba4:	2004      	movs	r0, #4
 8018ba6:	f7f7 fce1 	bl	801056c <pbuf_alloced_custom>
 8018baa:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8018bac:	693b      	ldr	r3, [r7, #16]
 8018bae:	2b00      	cmp	r3, #0
 8018bb0:	d106      	bne.n	8018bc0 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 8018bb2:	6978      	ldr	r0, [r7, #20]
 8018bb4:	f7ff ff0c 	bl	80189d0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8018bb8:	6a38      	ldr	r0, [r7, #32]
 8018bba:	f7f7 feb5 	bl	8010928 <pbuf_free>
        goto memerr;
 8018bbe:	e063      	b.n	8018c88 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8018bc0:	68f8      	ldr	r0, [r7, #12]
 8018bc2:	f7f7 ff63 	bl	8010a8c <pbuf_ref>
      pcr->original = p;
 8018bc6:	697b      	ldr	r3, [r7, #20]
 8018bc8:	68fa      	ldr	r2, [r7, #12]
 8018bca:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8018bcc:	697b      	ldr	r3, [r7, #20]
 8018bce:	4a36      	ldr	r2, [pc, #216]	; (8018ca8 <ip4_frag+0x238>)
 8018bd0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8018bd2:	6939      	ldr	r1, [r7, #16]
 8018bd4:	6a38      	ldr	r0, [r7, #32]
 8018bd6:	f7f7 ff81 	bl	8010adc <pbuf_cat>
      left_to_copy -= newpbuflen;
 8018bda:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8018bdc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018bde:	1ad3      	subs	r3, r2, r3
 8018be0:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 8018be2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018be4:	2b00      	cmp	r3, #0
 8018be6:	d004      	beq.n	8018bf2 <ip4_frag+0x182>
        poff = 0;
 8018be8:	2300      	movs	r3, #0
 8018bea:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8018bec:	68fb      	ldr	r3, [r7, #12]
 8018bee:	681b      	ldr	r3, [r3, #0]
 8018bf0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8018bf2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018bf4:	2b00      	cmp	r3, #0
 8018bf6:	d1ac      	bne.n	8018b52 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8018bf8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8018bfa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018bfc:	4413      	add	r3, r2
 8018bfe:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8018c00:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8018c02:	68bb      	ldr	r3, [r7, #8]
 8018c04:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8018c06:	3b14      	subs	r3, #20
 8018c08:	429a      	cmp	r2, r3
 8018c0a:	bfd4      	ite	le
 8018c0c:	2301      	movle	r3, #1
 8018c0e:	2300      	movgt	r3, #0
 8018c10:	b2db      	uxtb	r3, r3
 8018c12:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8018c14:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8018c16:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018c1a:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 8018c1c:	69fb      	ldr	r3, [r7, #28]
 8018c1e:	2b00      	cmp	r3, #0
 8018c20:	d103      	bne.n	8018c2a <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 8018c22:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8018c24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8018c28:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8018c2a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8018c2c:	4618      	mov	r0, r3
 8018c2e:	f7f6 fc61 	bl	800f4f4 <lwip_htons>
 8018c32:	4603      	mov	r3, r0
 8018c34:	461a      	mov	r2, r3
 8018c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c38:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8018c3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018c3c:	3314      	adds	r3, #20
 8018c3e:	b29b      	uxth	r3, r3
 8018c40:	4618      	mov	r0, r3
 8018c42:	f7f6 fc57 	bl	800f4f4 <lwip_htons>
 8018c46:	4603      	mov	r3, r0
 8018c48:	461a      	mov	r2, r3
 8018c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c4c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8018c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c50:	2200      	movs	r2, #0
 8018c52:	729a      	strb	r2, [r3, #10]
 8018c54:	2200      	movs	r2, #0
 8018c56:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8018c58:	68bb      	ldr	r3, [r7, #8]
 8018c5a:	695b      	ldr	r3, [r3, #20]
 8018c5c:	687a      	ldr	r2, [r7, #4]
 8018c5e:	6a39      	ldr	r1, [r7, #32]
 8018c60:	68b8      	ldr	r0, [r7, #8]
 8018c62:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8018c64:	6a38      	ldr	r0, [r7, #32]
 8018c66:	f7f7 fe5f 	bl	8010928 <pbuf_free>
    left -= fragsize;
 8018c6a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8018c6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018c6e:	1ad3      	subs	r3, r2, r3
 8018c70:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 8018c72:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8018c74:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8018c76:	4413      	add	r3, r2
 8018c78:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 8018c7a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018c7c:	2b00      	cmp	r3, #0
 8018c7e:	f47f af3f 	bne.w	8018b00 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8018c82:	2300      	movs	r3, #0
 8018c84:	e002      	b.n	8018c8c <ip4_frag+0x21c>
      goto memerr;
 8018c86:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8018c88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018c8c:	4618      	mov	r0, r3
 8018c8e:	3740      	adds	r7, #64	; 0x40
 8018c90:	46bd      	mov	sp, r7
 8018c92:	bd80      	pop	{r7, pc}
 8018c94:	0801cbb0 	.word	0x0801cbb0
 8018c98:	0801cd5c 	.word	0x0801cd5c
 8018c9c:	0801cc18 	.word	0x0801cc18
 8018ca0:	0801cd84 	.word	0x0801cd84
 8018ca4:	0801cda0 	.word	0x0801cda0
 8018ca8:	08018a09 	.word	0x08018a09

08018cac <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8018cac:	b580      	push	{r7, lr}
 8018cae:	b086      	sub	sp, #24
 8018cb0:	af00      	add	r7, sp, #0
 8018cb2:	6078      	str	r0, [r7, #4]
 8018cb4:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8018cb6:	230e      	movs	r3, #14
 8018cb8:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8018cba:	687b      	ldr	r3, [r7, #4]
 8018cbc:	895b      	ldrh	r3, [r3, #10]
 8018cbe:	2b0e      	cmp	r3, #14
 8018cc0:	d977      	bls.n	8018db2 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8018cc2:	687b      	ldr	r3, [r7, #4]
 8018cc4:	685b      	ldr	r3, [r3, #4]
 8018cc6:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8018cc8:	693b      	ldr	r3, [r7, #16]
 8018cca:	7b1a      	ldrb	r2, [r3, #12]
 8018ccc:	7b5b      	ldrb	r3, [r3, #13]
 8018cce:	021b      	lsls	r3, r3, #8
 8018cd0:	4313      	orrs	r3, r2
 8018cd2:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8018cd4:	693b      	ldr	r3, [r7, #16]
 8018cd6:	781b      	ldrb	r3, [r3, #0]
 8018cd8:	f003 0301 	and.w	r3, r3, #1
 8018cdc:	2b00      	cmp	r3, #0
 8018cde:	d023      	beq.n	8018d28 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8018ce0:	693b      	ldr	r3, [r7, #16]
 8018ce2:	781b      	ldrb	r3, [r3, #0]
 8018ce4:	2b01      	cmp	r3, #1
 8018ce6:	d10f      	bne.n	8018d08 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018ce8:	693b      	ldr	r3, [r7, #16]
 8018cea:	785b      	ldrb	r3, [r3, #1]
 8018cec:	2b00      	cmp	r3, #0
 8018cee:	d11b      	bne.n	8018d28 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8018cf0:	693b      	ldr	r3, [r7, #16]
 8018cf2:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018cf4:	2b5e      	cmp	r3, #94	; 0x5e
 8018cf6:	d117      	bne.n	8018d28 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8018cf8:	687b      	ldr	r3, [r7, #4]
 8018cfa:	7b5b      	ldrb	r3, [r3, #13]
 8018cfc:	f043 0310 	orr.w	r3, r3, #16
 8018d00:	b2da      	uxtb	r2, r3
 8018d02:	687b      	ldr	r3, [r7, #4]
 8018d04:	735a      	strb	r2, [r3, #13]
 8018d06:	e00f      	b.n	8018d28 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8018d08:	693b      	ldr	r3, [r7, #16]
 8018d0a:	2206      	movs	r2, #6
 8018d0c:	4930      	ldr	r1, [pc, #192]	; (8018dd0 <ethernet_input+0x124>)
 8018d0e:	4618      	mov	r0, r3
 8018d10:	f000 fac4 	bl	801929c <memcmp>
 8018d14:	4603      	mov	r3, r0
 8018d16:	2b00      	cmp	r3, #0
 8018d18:	d106      	bne.n	8018d28 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8018d1a:	687b      	ldr	r3, [r7, #4]
 8018d1c:	7b5b      	ldrb	r3, [r3, #13]
 8018d1e:	f043 0308 	orr.w	r3, r3, #8
 8018d22:	b2da      	uxtb	r2, r3
 8018d24:	687b      	ldr	r3, [r7, #4]
 8018d26:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8018d28:	89fb      	ldrh	r3, [r7, #14]
 8018d2a:	2b08      	cmp	r3, #8
 8018d2c:	d003      	beq.n	8018d36 <ethernet_input+0x8a>
 8018d2e:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8018d32:	d01e      	beq.n	8018d72 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8018d34:	e044      	b.n	8018dc0 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018d36:	683b      	ldr	r3, [r7, #0]
 8018d38:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8018d3c:	f003 0308 	and.w	r3, r3, #8
 8018d40:	2b00      	cmp	r3, #0
 8018d42:	d038      	beq.n	8018db6 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8018d44:	687b      	ldr	r3, [r7, #4]
 8018d46:	895b      	ldrh	r3, [r3, #10]
 8018d48:	461a      	mov	r2, r3
 8018d4a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8018d4e:	429a      	cmp	r2, r3
 8018d50:	db33      	blt.n	8018dba <ethernet_input+0x10e>
 8018d52:	8afb      	ldrh	r3, [r7, #22]
 8018d54:	425b      	negs	r3, r3
 8018d56:	b29b      	uxth	r3, r3
 8018d58:	b21b      	sxth	r3, r3
 8018d5a:	4619      	mov	r1, r3
 8018d5c:	6878      	ldr	r0, [r7, #4]
 8018d5e:	f7f7 fdbf 	bl	80108e0 <pbuf_header>
 8018d62:	4603      	mov	r3, r0
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	d128      	bne.n	8018dba <ethernet_input+0x10e>
        ip4_input(p, netif);
 8018d68:	6839      	ldr	r1, [r7, #0]
 8018d6a:	6878      	ldr	r0, [r7, #4]
 8018d6c:	f7fe ff80 	bl	8017c70 <ip4_input>
      break;
 8018d70:	e01d      	b.n	8018dae <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018d72:	683b      	ldr	r3, [r7, #0]
 8018d74:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8018d78:	f003 0308 	and.w	r3, r3, #8
 8018d7c:	2b00      	cmp	r3, #0
 8018d7e:	d01e      	beq.n	8018dbe <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8018d80:	687b      	ldr	r3, [r7, #4]
 8018d82:	895b      	ldrh	r3, [r3, #10]
 8018d84:	461a      	mov	r2, r3
 8018d86:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8018d8a:	429a      	cmp	r2, r3
 8018d8c:	db15      	blt.n	8018dba <ethernet_input+0x10e>
 8018d8e:	8afb      	ldrh	r3, [r7, #22]
 8018d90:	425b      	negs	r3, r3
 8018d92:	b29b      	uxth	r3, r3
 8018d94:	b21b      	sxth	r3, r3
 8018d96:	4619      	mov	r1, r3
 8018d98:	6878      	ldr	r0, [r7, #4]
 8018d9a:	f7f7 fda1 	bl	80108e0 <pbuf_header>
 8018d9e:	4603      	mov	r3, r0
 8018da0:	2b00      	cmp	r3, #0
 8018da2:	d10a      	bne.n	8018dba <ethernet_input+0x10e>
        etharp_input(p, netif);
 8018da4:	6839      	ldr	r1, [r7, #0]
 8018da6:	6878      	ldr	r0, [r7, #4]
 8018da8:	f7fe f94e 	bl	8017048 <etharp_input>
      break;
 8018dac:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8018dae:	2300      	movs	r3, #0
 8018db0:	e00a      	b.n	8018dc8 <ethernet_input+0x11c>
    goto free_and_return;
 8018db2:	bf00      	nop
 8018db4:	e004      	b.n	8018dc0 <ethernet_input+0x114>
        goto free_and_return;
 8018db6:	bf00      	nop
 8018db8:	e002      	b.n	8018dc0 <ethernet_input+0x114>

free_and_return:
 8018dba:	bf00      	nop
 8018dbc:	e000      	b.n	8018dc0 <ethernet_input+0x114>
        goto free_and_return;
 8018dbe:	bf00      	nop
  pbuf_free(p);
 8018dc0:	6878      	ldr	r0, [r7, #4]
 8018dc2:	f7f7 fdb1 	bl	8010928 <pbuf_free>
  return ERR_OK;
 8018dc6:	2300      	movs	r3, #0
}
 8018dc8:	4618      	mov	r0, r3
 8018dca:	3718      	adds	r7, #24
 8018dcc:	46bd      	mov	sp, r7
 8018dce:	bd80      	pop	{r7, pc}
 8018dd0:	0801cfa4 	.word	0x0801cfa4

08018dd4 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8018dd4:	b580      	push	{r7, lr}
 8018dd6:	b086      	sub	sp, #24
 8018dd8:	af00      	add	r7, sp, #0
 8018dda:	60f8      	str	r0, [r7, #12]
 8018ddc:	60b9      	str	r1, [r7, #8]
 8018dde:	607a      	str	r2, [r7, #4]
 8018de0:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8018de2:	8c3b      	ldrh	r3, [r7, #32]
 8018de4:	4618      	mov	r0, r3
 8018de6:	f7f6 fb85 	bl	800f4f4 <lwip_htons>
 8018dea:	4603      	mov	r3, r0
 8018dec:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 8018dee:	210e      	movs	r1, #14
 8018df0:	68b8      	ldr	r0, [r7, #8]
 8018df2:	f7f7 fd75 	bl	80108e0 <pbuf_header>
 8018df6:	4603      	mov	r3, r0
 8018df8:	2b00      	cmp	r3, #0
 8018dfa:	d125      	bne.n	8018e48 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8018dfc:	68bb      	ldr	r3, [r7, #8]
 8018dfe:	685b      	ldr	r3, [r3, #4]
 8018e00:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8018e02:	693b      	ldr	r3, [r7, #16]
 8018e04:	8afa      	ldrh	r2, [r7, #22]
 8018e06:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8018e08:	693b      	ldr	r3, [r7, #16]
 8018e0a:	2206      	movs	r2, #6
 8018e0c:	6839      	ldr	r1, [r7, #0]
 8018e0e:	4618      	mov	r0, r3
 8018e10:	f000 fa53 	bl	80192ba <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8018e14:	693b      	ldr	r3, [r7, #16]
 8018e16:	3306      	adds	r3, #6
 8018e18:	2206      	movs	r2, #6
 8018e1a:	6879      	ldr	r1, [r7, #4]
 8018e1c:	4618      	mov	r0, r3
 8018e1e:	f000 fa4c 	bl	80192ba <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8018e22:	68fb      	ldr	r3, [r7, #12]
 8018e24:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8018e28:	2b06      	cmp	r3, #6
 8018e2a:	d006      	beq.n	8018e3a <ethernet_output+0x66>
 8018e2c:	4b0a      	ldr	r3, [pc, #40]	; (8018e58 <ethernet_output+0x84>)
 8018e2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8018e32:	490a      	ldr	r1, [pc, #40]	; (8018e5c <ethernet_output+0x88>)
 8018e34:	480a      	ldr	r0, [pc, #40]	; (8018e60 <ethernet_output+0x8c>)
 8018e36:	f000 fa53 	bl	80192e0 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8018e3a:	68fb      	ldr	r3, [r7, #12]
 8018e3c:	699b      	ldr	r3, [r3, #24]
 8018e3e:	68b9      	ldr	r1, [r7, #8]
 8018e40:	68f8      	ldr	r0, [r7, #12]
 8018e42:	4798      	blx	r3
 8018e44:	4603      	mov	r3, r0
 8018e46:	e002      	b.n	8018e4e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8018e48:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8018e4a:	f06f 0301 	mvn.w	r3, #1
}
 8018e4e:	4618      	mov	r0, r3
 8018e50:	3718      	adds	r7, #24
 8018e52:	46bd      	mov	sp, r7
 8018e54:	bd80      	pop	{r7, pc}
 8018e56:	bf00      	nop
 8018e58:	0801cdc0 	.word	0x0801cdc0
 8018e5c:	0801ce18 	.word	0x0801ce18
 8018e60:	0801ce4c 	.word	0x0801ce4c

08018e64 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8018e64:	b580      	push	{r7, lr}
 8018e66:	b086      	sub	sp, #24
 8018e68:	af00      	add	r7, sp, #0
 8018e6a:	6078      	str	r0, [r7, #4]
 8018e6c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8018e6e:	683b      	ldr	r3, [r7, #0]
 8018e70:	60bb      	str	r3, [r7, #8]
 8018e72:	2304      	movs	r3, #4
 8018e74:	60fb      	str	r3, [r7, #12]
 8018e76:	2300      	movs	r3, #0
 8018e78:	613b      	str	r3, [r7, #16]
 8018e7a:	2300      	movs	r3, #0
 8018e7c:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8018e7e:	f107 0308 	add.w	r3, r7, #8
 8018e82:	2100      	movs	r1, #0
 8018e84:	4618      	mov	r0, r3
 8018e86:	f7f1 fbce 	bl	800a626 <osMessageCreate>
 8018e8a:	4602      	mov	r2, r0
 8018e8c:	687b      	ldr	r3, [r7, #4]
 8018e8e:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8018e90:	687b      	ldr	r3, [r7, #4]
 8018e92:	681b      	ldr	r3, [r3, #0]
 8018e94:	2b00      	cmp	r3, #0
 8018e96:	d102      	bne.n	8018e9e <sys_mbox_new+0x3a>
    return ERR_MEM;
 8018e98:	f04f 33ff 	mov.w	r3, #4294967295
 8018e9c:	e000      	b.n	8018ea0 <sys_mbox_new+0x3c>

  return ERR_OK;
 8018e9e:	2300      	movs	r3, #0
}
 8018ea0:	4618      	mov	r0, r3
 8018ea2:	3718      	adds	r7, #24
 8018ea4:	46bd      	mov	sp, r7
 8018ea6:	bd80      	pop	{r7, pc}

08018ea8 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 8018ea8:	b580      	push	{r7, lr}
 8018eaa:	b082      	sub	sp, #8
 8018eac:	af00      	add	r7, sp, #0
 8018eae:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 8018eb0:	687b      	ldr	r3, [r7, #4]
 8018eb2:	681b      	ldr	r3, [r3, #0]
 8018eb4:	4618      	mov	r0, r3
 8018eb6:	f7f1 fc93 	bl	800a7e0 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 8018eba:	687b      	ldr	r3, [r7, #4]
 8018ebc:	681b      	ldr	r3, [r3, #0]
 8018ebe:	4618      	mov	r0, r3
 8018ec0:	f7f1 fca4 	bl	800a80c <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 8018ec4:	bf00      	nop
 8018ec6:	3708      	adds	r7, #8
 8018ec8:	46bd      	mov	sp, r7
 8018eca:	bd80      	pop	{r7, pc}

08018ecc <sys_mbox_post>:

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 8018ecc:	b580      	push	{r7, lr}
 8018ece:	b082      	sub	sp, #8
 8018ed0:	af00      	add	r7, sp, #0
 8018ed2:	6078      	str	r0, [r7, #4]
 8018ed4:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
 8018ed6:	bf00      	nop
 8018ed8:	687b      	ldr	r3, [r7, #4]
 8018eda:	681b      	ldr	r3, [r3, #0]
 8018edc:	6839      	ldr	r1, [r7, #0]
 8018ede:	f04f 32ff 	mov.w	r2, #4294967295
 8018ee2:	4618      	mov	r0, r3
 8018ee4:	f7f1 fbc8 	bl	800a678 <osMessagePut>
 8018ee8:	4603      	mov	r3, r0
 8018eea:	2b00      	cmp	r3, #0
 8018eec:	d1f4      	bne.n	8018ed8 <sys_mbox_post+0xc>
#else
  while(osMessageQueuePut(*mbox, &data, 0, osWaitForever) != osOK);
#endif
}
 8018eee:	bf00      	nop
 8018ef0:	3708      	adds	r7, #8
 8018ef2:	46bd      	mov	sp, r7
 8018ef4:	bd80      	pop	{r7, pc}

08018ef6 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8018ef6:	b580      	push	{r7, lr}
 8018ef8:	b084      	sub	sp, #16
 8018efa:	af00      	add	r7, sp, #0
 8018efc:	6078      	str	r0, [r7, #4]
 8018efe:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8018f00:	687b      	ldr	r3, [r7, #4]
 8018f02:	681b      	ldr	r3, [r3, #0]
 8018f04:	6839      	ldr	r1, [r7, #0]
 8018f06:	2200      	movs	r2, #0
 8018f08:	4618      	mov	r0, r3
 8018f0a:	f7f1 fbb5 	bl	800a678 <osMessagePut>
 8018f0e:	4603      	mov	r3, r0
 8018f10:	2b00      	cmp	r3, #0
 8018f12:	d102      	bne.n	8018f1a <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8018f14:	2300      	movs	r3, #0
 8018f16:	73fb      	strb	r3, [r7, #15]
 8018f18:	e001      	b.n	8018f1e <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8018f1a:	23ff      	movs	r3, #255	; 0xff
 8018f1c:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8018f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018f22:	4618      	mov	r0, r3
 8018f24:	3710      	adds	r7, #16
 8018f26:	46bd      	mov	sp, r7
 8018f28:	bd80      	pop	{r7, pc}

08018f2a <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8018f2a:	b580      	push	{r7, lr}
 8018f2c:	b08c      	sub	sp, #48	; 0x30
 8018f2e:	af00      	add	r7, sp, #0
 8018f30:	61f8      	str	r0, [r7, #28]
 8018f32:	61b9      	str	r1, [r7, #24]
 8018f34:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8018f36:	f7f1 f99f 	bl	800a278 <osKernelSysTick>
 8018f3a:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8018f3c:	697b      	ldr	r3, [r7, #20]
 8018f3e:	2b00      	cmp	r3, #0
 8018f40:	d017      	beq.n	8018f72 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8018f42:	69fb      	ldr	r3, [r7, #28]
 8018f44:	6819      	ldr	r1, [r3, #0]
 8018f46:	f107 0320 	add.w	r3, r7, #32
 8018f4a:	697a      	ldr	r2, [r7, #20]
 8018f4c:	4618      	mov	r0, r3
 8018f4e:	f7f1 fbd3 	bl	800a6f8 <osMessageGet>

    if(event.status == osEventMessage)
 8018f52:	6a3b      	ldr	r3, [r7, #32]
 8018f54:	2b10      	cmp	r3, #16
 8018f56:	d109      	bne.n	8018f6c <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8018f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f5a:	461a      	mov	r2, r3
 8018f5c:	69bb      	ldr	r3, [r7, #24]
 8018f5e:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8018f60:	f7f1 f98a 	bl	800a278 <osKernelSysTick>
 8018f64:	4602      	mov	r2, r0
 8018f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f68:	1ad3      	subs	r3, r2, r3
 8018f6a:	e019      	b.n	8018fa0 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8018f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8018f70:	e016      	b.n	8018fa0 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8018f72:	69fb      	ldr	r3, [r7, #28]
 8018f74:	6819      	ldr	r1, [r3, #0]
 8018f76:	463b      	mov	r3, r7
 8018f78:	f04f 32ff 	mov.w	r2, #4294967295
 8018f7c:	4618      	mov	r0, r3
 8018f7e:	f7f1 fbbb 	bl	800a6f8 <osMessageGet>
 8018f82:	f107 0320 	add.w	r3, r7, #32
 8018f86:	463a      	mov	r2, r7
 8018f88:	ca07      	ldmia	r2, {r0, r1, r2}
 8018f8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8018f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f90:	461a      	mov	r2, r3
 8018f92:	69bb      	ldr	r3, [r7, #24]
 8018f94:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8018f96:	f7f1 f96f 	bl	800a278 <osKernelSysTick>
 8018f9a:	4602      	mov	r2, r0
 8018f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f9e:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8018fa0:	4618      	mov	r0, r3
 8018fa2:	3730      	adds	r7, #48	; 0x30
 8018fa4:	46bd      	mov	sp, r7
 8018fa6:	bd80      	pop	{r7, pc}

08018fa8 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 8018fa8:	b580      	push	{r7, lr}
 8018faa:	b086      	sub	sp, #24
 8018fac:	af00      	add	r7, sp, #0
 8018fae:	6078      	str	r0, [r7, #4]
 8018fb0:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 8018fb2:	687b      	ldr	r3, [r7, #4]
 8018fb4:	6819      	ldr	r1, [r3, #0]
 8018fb6:	f107 030c 	add.w	r3, r7, #12
 8018fba:	2200      	movs	r2, #0
 8018fbc:	4618      	mov	r0, r3
 8018fbe:	f7f1 fb9b 	bl	800a6f8 <osMessageGet>

  if(event.status == osEventMessage)
 8018fc2:	68fb      	ldr	r3, [r7, #12]
 8018fc4:	2b10      	cmp	r3, #16
 8018fc6:	d105      	bne.n	8018fd4 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 8018fc8:	693b      	ldr	r3, [r7, #16]
 8018fca:	461a      	mov	r2, r3
 8018fcc:	683b      	ldr	r3, [r7, #0]
 8018fce:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 8018fd0:	2300      	movs	r3, #0
 8018fd2:	e001      	b.n	8018fd8 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 8018fd4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8018fd8:	4618      	mov	r0, r3
 8018fda:	3718      	adds	r7, #24
 8018fdc:	46bd      	mov	sp, r7
 8018fde:	bd80      	pop	{r7, pc}

08018fe0 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8018fe0:	b480      	push	{r7}
 8018fe2:	b083      	sub	sp, #12
 8018fe4:	af00      	add	r7, sp, #0
 8018fe6:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	681b      	ldr	r3, [r3, #0]
 8018fec:	2b00      	cmp	r3, #0
 8018fee:	d101      	bne.n	8018ff4 <sys_mbox_valid+0x14>
    return 0;
 8018ff0:	2300      	movs	r3, #0
 8018ff2:	e000      	b.n	8018ff6 <sys_mbox_valid+0x16>
  else
    return 1;
 8018ff4:	2301      	movs	r3, #1
}
 8018ff6:	4618      	mov	r0, r3
 8018ff8:	370c      	adds	r7, #12
 8018ffa:	46bd      	mov	sp, r7
 8018ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019000:	4770      	bx	lr

08019002 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 8019002:	b480      	push	{r7}
 8019004:	b083      	sub	sp, #12
 8019006:	af00      	add	r7, sp, #0
 8019008:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801900a:	687b      	ldr	r3, [r7, #4]
 801900c:	2200      	movs	r2, #0
 801900e:	601a      	str	r2, [r3, #0]
}
 8019010:	bf00      	nop
 8019012:	370c      	adds	r7, #12
 8019014:	46bd      	mov	sp, r7
 8019016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801901a:	4770      	bx	lr

0801901c <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801901c:	b580      	push	{r7, lr}
 801901e:	b084      	sub	sp, #16
 8019020:	af00      	add	r7, sp, #0
 8019022:	6078      	str	r0, [r7, #4]
 8019024:	460b      	mov	r3, r1
 8019026:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 8019028:	2300      	movs	r3, #0
 801902a:	60bb      	str	r3, [r7, #8]
 801902c:	2300      	movs	r3, #0
 801902e:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 8019030:	f107 0308 	add.w	r3, r7, #8
 8019034:	2101      	movs	r1, #1
 8019036:	4618      	mov	r0, r3
 8019038:	f7f1 fa2a 	bl	800a490 <osSemaphoreCreate>
 801903c:	4602      	mov	r2, r0
 801903e:	687b      	ldr	r3, [r7, #4]
 8019040:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 8019042:	687b      	ldr	r3, [r7, #4]
 8019044:	681b      	ldr	r3, [r3, #0]
 8019046:	2b00      	cmp	r3, #0
 8019048:	d102      	bne.n	8019050 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801904a:	f04f 33ff 	mov.w	r3, #4294967295
 801904e:	e009      	b.n	8019064 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 8019050:	78fb      	ldrb	r3, [r7, #3]
 8019052:	2b00      	cmp	r3, #0
 8019054:	d105      	bne.n	8019062 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 8019056:	687b      	ldr	r3, [r7, #4]
 8019058:	681b      	ldr	r3, [r3, #0]
 801905a:	2100      	movs	r1, #0
 801905c:	4618      	mov	r0, r3
 801905e:	f7f1 fa4b 	bl	800a4f8 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 8019062:	2300      	movs	r3, #0
}
 8019064:	4618      	mov	r0, r3
 8019066:	3710      	adds	r7, #16
 8019068:	46bd      	mov	sp, r7
 801906a:	bd80      	pop	{r7, pc}

0801906c <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801906c:	b580      	push	{r7, lr}
 801906e:	b084      	sub	sp, #16
 8019070:	af00      	add	r7, sp, #0
 8019072:	6078      	str	r0, [r7, #4]
 8019074:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 8019076:	f7f1 f8ff 	bl	800a278 <osKernelSysTick>
 801907a:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801907c:	683b      	ldr	r3, [r7, #0]
 801907e:	2b00      	cmp	r3, #0
 8019080:	d011      	beq.n	80190a6 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 8019082:	687b      	ldr	r3, [r7, #4]
 8019084:	681b      	ldr	r3, [r3, #0]
 8019086:	6839      	ldr	r1, [r7, #0]
 8019088:	4618      	mov	r0, r3
 801908a:	f7f1 fa35 	bl	800a4f8 <osSemaphoreWait>
 801908e:	4603      	mov	r3, r0
 8019090:	2b00      	cmp	r3, #0
 8019092:	d105      	bne.n	80190a0 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 8019094:	f7f1 f8f0 	bl	800a278 <osKernelSysTick>
 8019098:	4602      	mov	r2, r0
 801909a:	68fb      	ldr	r3, [r7, #12]
 801909c:	1ad3      	subs	r3, r2, r3
 801909e:	e012      	b.n	80190c6 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 80190a0:	f04f 33ff 	mov.w	r3, #4294967295
 80190a4:	e00f      	b.n	80190c6 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 80190a6:	bf00      	nop
 80190a8:	687b      	ldr	r3, [r7, #4]
 80190aa:	681b      	ldr	r3, [r3, #0]
 80190ac:	f04f 31ff 	mov.w	r1, #4294967295
 80190b0:	4618      	mov	r0, r3
 80190b2:	f7f1 fa21 	bl	800a4f8 <osSemaphoreWait>
 80190b6:	4603      	mov	r3, r0
 80190b8:	2b00      	cmp	r3, #0
 80190ba:	d1f5      	bne.n	80190a8 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 80190bc:	f7f1 f8dc 	bl	800a278 <osKernelSysTick>
 80190c0:	4602      	mov	r2, r0
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 80190c6:	4618      	mov	r0, r3
 80190c8:	3710      	adds	r7, #16
 80190ca:	46bd      	mov	sp, r7
 80190cc:	bd80      	pop	{r7, pc}

080190ce <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 80190ce:	b580      	push	{r7, lr}
 80190d0:	b082      	sub	sp, #8
 80190d2:	af00      	add	r7, sp, #0
 80190d4:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 80190d6:	687b      	ldr	r3, [r7, #4]
 80190d8:	681b      	ldr	r3, [r3, #0]
 80190da:	4618      	mov	r0, r3
 80190dc:	f7f1 fa5a 	bl	800a594 <osSemaphoreRelease>
}
 80190e0:	bf00      	nop
 80190e2:	3708      	adds	r7, #8
 80190e4:	46bd      	mov	sp, r7
 80190e6:	bd80      	pop	{r7, pc}

080190e8 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 80190e8:	b580      	push	{r7, lr}
 80190ea:	b082      	sub	sp, #8
 80190ec:	af00      	add	r7, sp, #0
 80190ee:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 80190f0:	687b      	ldr	r3, [r7, #4]
 80190f2:	681b      	ldr	r3, [r3, #0]
 80190f4:	4618      	mov	r0, r3
 80190f6:	f7f1 fa83 	bl	800a600 <osSemaphoreDelete>
}
 80190fa:	bf00      	nop
 80190fc:	3708      	adds	r7, #8
 80190fe:	46bd      	mov	sp, r7
 8019100:	bd80      	pop	{r7, pc}

08019102 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 8019102:	b480      	push	{r7}
 8019104:	b083      	sub	sp, #12
 8019106:	af00      	add	r7, sp, #0
 8019108:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	681b      	ldr	r3, [r3, #0]
 801910e:	2b00      	cmp	r3, #0
 8019110:	d101      	bne.n	8019116 <sys_sem_valid+0x14>
    return 0;
 8019112:	2300      	movs	r3, #0
 8019114:	e000      	b.n	8019118 <sys_sem_valid+0x16>
  else
    return 1;
 8019116:	2301      	movs	r3, #1
}
 8019118:	4618      	mov	r0, r3
 801911a:	370c      	adds	r7, #12
 801911c:	46bd      	mov	sp, r7
 801911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019122:	4770      	bx	lr

08019124 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 8019124:	b480      	push	{r7}
 8019126:	b083      	sub	sp, #12
 8019128:	af00      	add	r7, sp, #0
 801912a:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801912c:	687b      	ldr	r3, [r7, #4]
 801912e:	2200      	movs	r2, #0
 8019130:	601a      	str	r2, [r3, #0]
}
 8019132:	bf00      	nop
 8019134:	370c      	adds	r7, #12
 8019136:	46bd      	mov	sp, r7
 8019138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801913c:	4770      	bx	lr
	...

08019140 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8019140:	b580      	push	{r7, lr}
 8019142:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8019144:	4803      	ldr	r0, [pc, #12]	; (8019154 <sys_init+0x14>)
 8019146:	f7f1 f907 	bl	800a358 <osMutexCreate>
 801914a:	4602      	mov	r2, r0
 801914c:	4b02      	ldr	r3, [pc, #8]	; (8019158 <sys_init+0x18>)
 801914e:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8019150:	bf00      	nop
 8019152:	bd80      	pop	{r7, pc}
 8019154:	0801cfb4 	.word	0x0801cfb4
 8019158:	200101ec 	.word	0x200101ec

0801915c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801915c:	b580      	push	{r7, lr}
 801915e:	b084      	sub	sp, #16
 8019160:	af00      	add	r7, sp, #0
 8019162:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8019164:	2300      	movs	r3, #0
 8019166:	60bb      	str	r3, [r7, #8]
 8019168:	2300      	movs	r3, #0
 801916a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801916c:	f107 0308 	add.w	r3, r7, #8
 8019170:	4618      	mov	r0, r3
 8019172:	f7f1 f8f1 	bl	800a358 <osMutexCreate>
 8019176:	4602      	mov	r2, r0
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801917c:	687b      	ldr	r3, [r7, #4]
 801917e:	681b      	ldr	r3, [r3, #0]
 8019180:	2b00      	cmp	r3, #0
 8019182:	d102      	bne.n	801918a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8019184:	f04f 33ff 	mov.w	r3, #4294967295
 8019188:	e000      	b.n	801918c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801918a:	2300      	movs	r3, #0
}
 801918c:	4618      	mov	r0, r3
 801918e:	3710      	adds	r7, #16
 8019190:	46bd      	mov	sp, r7
 8019192:	bd80      	pop	{r7, pc}

08019194 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8019194:	b580      	push	{r7, lr}
 8019196:	b082      	sub	sp, #8
 8019198:	af00      	add	r7, sp, #0
 801919a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	681b      	ldr	r3, [r3, #0]
 80191a0:	f04f 31ff 	mov.w	r1, #4294967295
 80191a4:	4618      	mov	r0, r3
 80191a6:	f7f1 f8ef 	bl	800a388 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 80191aa:	bf00      	nop
 80191ac:	3708      	adds	r7, #8
 80191ae:	46bd      	mov	sp, r7
 80191b0:	bd80      	pop	{r7, pc}

080191b2 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 80191b2:	b580      	push	{r7, lr}
 80191b4:	b082      	sub	sp, #8
 80191b6:	af00      	add	r7, sp, #0
 80191b8:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	681b      	ldr	r3, [r3, #0]
 80191be:	4618      	mov	r0, r3
 80191c0:	f7f1 f930 	bl	800a424 <osMutexRelease>
}
 80191c4:	bf00      	nop
 80191c6:	3708      	adds	r7, #8
 80191c8:	46bd      	mov	sp, r7
 80191ca:	bd80      	pop	{r7, pc}

080191cc <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 80191cc:	b580      	push	{r7, lr}
 80191ce:	b08c      	sub	sp, #48	; 0x30
 80191d0:	af00      	add	r7, sp, #0
 80191d2:	60f8      	str	r0, [r7, #12]
 80191d4:	60b9      	str	r1, [r7, #8]
 80191d6:	607a      	str	r2, [r7, #4]
 80191d8:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 80191da:	f107 0314 	add.w	r3, r7, #20
 80191de:	2200      	movs	r2, #0
 80191e0:	601a      	str	r2, [r3, #0]
 80191e2:	605a      	str	r2, [r3, #4]
 80191e4:	609a      	str	r2, [r3, #8]
 80191e6:	60da      	str	r2, [r3, #12]
 80191e8:	611a      	str	r2, [r3, #16]
 80191ea:	615a      	str	r2, [r3, #20]
 80191ec:	619a      	str	r2, [r3, #24]
 80191ee:	68fb      	ldr	r3, [r7, #12]
 80191f0:	617b      	str	r3, [r7, #20]
 80191f2:	68bb      	ldr	r3, [r7, #8]
 80191f4:	61bb      	str	r3, [r7, #24]
 80191f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80191f8:	b21b      	sxth	r3, r3
 80191fa:	83bb      	strh	r3, [r7, #28]
 80191fc:	683b      	ldr	r3, [r7, #0]
 80191fe:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8019200:	f107 0314 	add.w	r3, r7, #20
 8019204:	6879      	ldr	r1, [r7, #4]
 8019206:	4618      	mov	r0, r3
 8019208:	f7f1 f846 	bl	800a298 <osThreadCreate>
 801920c:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801920e:	4618      	mov	r0, r3
 8019210:	3730      	adds	r7, #48	; 0x30
 8019212:	46bd      	mov	sp, r7
 8019214:	bd80      	pop	{r7, pc}
	...

08019218 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8019218:	b580      	push	{r7, lr}
 801921a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801921c:	4b04      	ldr	r3, [pc, #16]	; (8019230 <sys_arch_protect+0x18>)
 801921e:	681b      	ldr	r3, [r3, #0]
 8019220:	f04f 31ff 	mov.w	r1, #4294967295
 8019224:	4618      	mov	r0, r3
 8019226:	f7f1 f8af 	bl	800a388 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801922a:	2301      	movs	r3, #1
}
 801922c:	4618      	mov	r0, r3
 801922e:	bd80      	pop	{r7, pc}
 8019230:	200101ec 	.word	0x200101ec

08019234 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8019234:	b580      	push	{r7, lr}
 8019236:	b082      	sub	sp, #8
 8019238:	af00      	add	r7, sp, #0
 801923a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801923c:	4b04      	ldr	r3, [pc, #16]	; (8019250 <sys_arch_unprotect+0x1c>)
 801923e:	681b      	ldr	r3, [r3, #0]
 8019240:	4618      	mov	r0, r3
 8019242:	f7f1 f8ef 	bl	800a424 <osMutexRelease>
}
 8019246:	bf00      	nop
 8019248:	3708      	adds	r7, #8
 801924a:	46bd      	mov	sp, r7
 801924c:	bd80      	pop	{r7, pc}
 801924e:	bf00      	nop
 8019250:	200101ec 	.word	0x200101ec

08019254 <__libc_init_array>:
 8019254:	b570      	push	{r4, r5, r6, lr}
 8019256:	4e0d      	ldr	r6, [pc, #52]	; (801928c <__libc_init_array+0x38>)
 8019258:	4c0d      	ldr	r4, [pc, #52]	; (8019290 <__libc_init_array+0x3c>)
 801925a:	1ba4      	subs	r4, r4, r6
 801925c:	10a4      	asrs	r4, r4, #2
 801925e:	2500      	movs	r5, #0
 8019260:	42a5      	cmp	r5, r4
 8019262:	d109      	bne.n	8019278 <__libc_init_array+0x24>
 8019264:	4e0b      	ldr	r6, [pc, #44]	; (8019294 <__libc_init_array+0x40>)
 8019266:	4c0c      	ldr	r4, [pc, #48]	; (8019298 <__libc_init_array+0x44>)
 8019268:	f001 f8d8 	bl	801a41c <_init>
 801926c:	1ba4      	subs	r4, r4, r6
 801926e:	10a4      	asrs	r4, r4, #2
 8019270:	2500      	movs	r5, #0
 8019272:	42a5      	cmp	r5, r4
 8019274:	d105      	bne.n	8019282 <__libc_init_array+0x2e>
 8019276:	bd70      	pop	{r4, r5, r6, pc}
 8019278:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801927c:	4798      	blx	r3
 801927e:	3501      	adds	r5, #1
 8019280:	e7ee      	b.n	8019260 <__libc_init_array+0xc>
 8019282:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019286:	4798      	blx	r3
 8019288:	3501      	adds	r5, #1
 801928a:	e7f2      	b.n	8019272 <__libc_init_array+0x1e>
 801928c:	0801d05c 	.word	0x0801d05c
 8019290:	0801d05c 	.word	0x0801d05c
 8019294:	0801d05c 	.word	0x0801d05c
 8019298:	0801d060 	.word	0x0801d060

0801929c <memcmp>:
 801929c:	b530      	push	{r4, r5, lr}
 801929e:	2400      	movs	r4, #0
 80192a0:	42a2      	cmp	r2, r4
 80192a2:	d101      	bne.n	80192a8 <memcmp+0xc>
 80192a4:	2000      	movs	r0, #0
 80192a6:	e007      	b.n	80192b8 <memcmp+0x1c>
 80192a8:	5d03      	ldrb	r3, [r0, r4]
 80192aa:	3401      	adds	r4, #1
 80192ac:	190d      	adds	r5, r1, r4
 80192ae:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80192b2:	42ab      	cmp	r3, r5
 80192b4:	d0f4      	beq.n	80192a0 <memcmp+0x4>
 80192b6:	1b58      	subs	r0, r3, r5
 80192b8:	bd30      	pop	{r4, r5, pc}

080192ba <memcpy>:
 80192ba:	b510      	push	{r4, lr}
 80192bc:	1e43      	subs	r3, r0, #1
 80192be:	440a      	add	r2, r1
 80192c0:	4291      	cmp	r1, r2
 80192c2:	d100      	bne.n	80192c6 <memcpy+0xc>
 80192c4:	bd10      	pop	{r4, pc}
 80192c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80192ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80192ce:	e7f7      	b.n	80192c0 <memcpy+0x6>

080192d0 <memset>:
 80192d0:	4402      	add	r2, r0
 80192d2:	4603      	mov	r3, r0
 80192d4:	4293      	cmp	r3, r2
 80192d6:	d100      	bne.n	80192da <memset+0xa>
 80192d8:	4770      	bx	lr
 80192da:	f803 1b01 	strb.w	r1, [r3], #1
 80192de:	e7f9      	b.n	80192d4 <memset+0x4>

080192e0 <iprintf>:
 80192e0:	b40f      	push	{r0, r1, r2, r3}
 80192e2:	4b0a      	ldr	r3, [pc, #40]	; (801930c <iprintf+0x2c>)
 80192e4:	b513      	push	{r0, r1, r4, lr}
 80192e6:	681c      	ldr	r4, [r3, #0]
 80192e8:	b124      	cbz	r4, 80192f4 <iprintf+0x14>
 80192ea:	69a3      	ldr	r3, [r4, #24]
 80192ec:	b913      	cbnz	r3, 80192f4 <iprintf+0x14>
 80192ee:	4620      	mov	r0, r4
 80192f0:	f000 f86e 	bl	80193d0 <__sinit>
 80192f4:	ab05      	add	r3, sp, #20
 80192f6:	9a04      	ldr	r2, [sp, #16]
 80192f8:	68a1      	ldr	r1, [r4, #8]
 80192fa:	9301      	str	r3, [sp, #4]
 80192fc:	4620      	mov	r0, r4
 80192fe:	f000 fac7 	bl	8019890 <_vfiprintf_r>
 8019302:	b002      	add	sp, #8
 8019304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019308:	b004      	add	sp, #16
 801930a:	4770      	bx	lr
 801930c:	20000034 	.word	0x20000034

08019310 <siprintf>:
 8019310:	b40e      	push	{r1, r2, r3}
 8019312:	b500      	push	{lr}
 8019314:	b09c      	sub	sp, #112	; 0x70
 8019316:	ab1d      	add	r3, sp, #116	; 0x74
 8019318:	9002      	str	r0, [sp, #8]
 801931a:	9006      	str	r0, [sp, #24]
 801931c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019320:	4809      	ldr	r0, [pc, #36]	; (8019348 <siprintf+0x38>)
 8019322:	9107      	str	r1, [sp, #28]
 8019324:	9104      	str	r1, [sp, #16]
 8019326:	4909      	ldr	r1, [pc, #36]	; (801934c <siprintf+0x3c>)
 8019328:	f853 2b04 	ldr.w	r2, [r3], #4
 801932c:	9105      	str	r1, [sp, #20]
 801932e:	6800      	ldr	r0, [r0, #0]
 8019330:	9301      	str	r3, [sp, #4]
 8019332:	a902      	add	r1, sp, #8
 8019334:	f000 f98a 	bl	801964c <_svfiprintf_r>
 8019338:	9b02      	ldr	r3, [sp, #8]
 801933a:	2200      	movs	r2, #0
 801933c:	701a      	strb	r2, [r3, #0]
 801933e:	b01c      	add	sp, #112	; 0x70
 8019340:	f85d eb04 	ldr.w	lr, [sp], #4
 8019344:	b003      	add	sp, #12
 8019346:	4770      	bx	lr
 8019348:	20000034 	.word	0x20000034
 801934c:	ffff0208 	.word	0xffff0208

08019350 <std>:
 8019350:	2300      	movs	r3, #0
 8019352:	b510      	push	{r4, lr}
 8019354:	4604      	mov	r4, r0
 8019356:	e9c0 3300 	strd	r3, r3, [r0]
 801935a:	6083      	str	r3, [r0, #8]
 801935c:	8181      	strh	r1, [r0, #12]
 801935e:	6643      	str	r3, [r0, #100]	; 0x64
 8019360:	81c2      	strh	r2, [r0, #14]
 8019362:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019366:	6183      	str	r3, [r0, #24]
 8019368:	4619      	mov	r1, r3
 801936a:	2208      	movs	r2, #8
 801936c:	305c      	adds	r0, #92	; 0x5c
 801936e:	f7ff ffaf 	bl	80192d0 <memset>
 8019372:	4b05      	ldr	r3, [pc, #20]	; (8019388 <std+0x38>)
 8019374:	6263      	str	r3, [r4, #36]	; 0x24
 8019376:	4b05      	ldr	r3, [pc, #20]	; (801938c <std+0x3c>)
 8019378:	62a3      	str	r3, [r4, #40]	; 0x28
 801937a:	4b05      	ldr	r3, [pc, #20]	; (8019390 <std+0x40>)
 801937c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801937e:	4b05      	ldr	r3, [pc, #20]	; (8019394 <std+0x44>)
 8019380:	6224      	str	r4, [r4, #32]
 8019382:	6323      	str	r3, [r4, #48]	; 0x30
 8019384:	bd10      	pop	{r4, pc}
 8019386:	bf00      	nop
 8019388:	08019ded 	.word	0x08019ded
 801938c:	08019e0f 	.word	0x08019e0f
 8019390:	08019e47 	.word	0x08019e47
 8019394:	08019e6b 	.word	0x08019e6b

08019398 <_cleanup_r>:
 8019398:	4901      	ldr	r1, [pc, #4]	; (80193a0 <_cleanup_r+0x8>)
 801939a:	f000 b885 	b.w	80194a8 <_fwalk_reent>
 801939e:	bf00      	nop
 80193a0:	0801a145 	.word	0x0801a145

080193a4 <__sfmoreglue>:
 80193a4:	b570      	push	{r4, r5, r6, lr}
 80193a6:	1e4a      	subs	r2, r1, #1
 80193a8:	2568      	movs	r5, #104	; 0x68
 80193aa:	4355      	muls	r5, r2
 80193ac:	460e      	mov	r6, r1
 80193ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80193b2:	f000 f897 	bl	80194e4 <_malloc_r>
 80193b6:	4604      	mov	r4, r0
 80193b8:	b140      	cbz	r0, 80193cc <__sfmoreglue+0x28>
 80193ba:	2100      	movs	r1, #0
 80193bc:	e9c0 1600 	strd	r1, r6, [r0]
 80193c0:	300c      	adds	r0, #12
 80193c2:	60a0      	str	r0, [r4, #8]
 80193c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80193c8:	f7ff ff82 	bl	80192d0 <memset>
 80193cc:	4620      	mov	r0, r4
 80193ce:	bd70      	pop	{r4, r5, r6, pc}

080193d0 <__sinit>:
 80193d0:	6983      	ldr	r3, [r0, #24]
 80193d2:	b510      	push	{r4, lr}
 80193d4:	4604      	mov	r4, r0
 80193d6:	bb33      	cbnz	r3, 8019426 <__sinit+0x56>
 80193d8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80193dc:	6503      	str	r3, [r0, #80]	; 0x50
 80193de:	4b12      	ldr	r3, [pc, #72]	; (8019428 <__sinit+0x58>)
 80193e0:	4a12      	ldr	r2, [pc, #72]	; (801942c <__sinit+0x5c>)
 80193e2:	681b      	ldr	r3, [r3, #0]
 80193e4:	6282      	str	r2, [r0, #40]	; 0x28
 80193e6:	4298      	cmp	r0, r3
 80193e8:	bf04      	itt	eq
 80193ea:	2301      	moveq	r3, #1
 80193ec:	6183      	streq	r3, [r0, #24]
 80193ee:	f000 f81f 	bl	8019430 <__sfp>
 80193f2:	6060      	str	r0, [r4, #4]
 80193f4:	4620      	mov	r0, r4
 80193f6:	f000 f81b 	bl	8019430 <__sfp>
 80193fa:	60a0      	str	r0, [r4, #8]
 80193fc:	4620      	mov	r0, r4
 80193fe:	f000 f817 	bl	8019430 <__sfp>
 8019402:	2200      	movs	r2, #0
 8019404:	60e0      	str	r0, [r4, #12]
 8019406:	2104      	movs	r1, #4
 8019408:	6860      	ldr	r0, [r4, #4]
 801940a:	f7ff ffa1 	bl	8019350 <std>
 801940e:	2201      	movs	r2, #1
 8019410:	2109      	movs	r1, #9
 8019412:	68a0      	ldr	r0, [r4, #8]
 8019414:	f7ff ff9c 	bl	8019350 <std>
 8019418:	2202      	movs	r2, #2
 801941a:	2112      	movs	r1, #18
 801941c:	68e0      	ldr	r0, [r4, #12]
 801941e:	f7ff ff97 	bl	8019350 <std>
 8019422:	2301      	movs	r3, #1
 8019424:	61a3      	str	r3, [r4, #24]
 8019426:	bd10      	pop	{r4, pc}
 8019428:	0801cfbc 	.word	0x0801cfbc
 801942c:	08019399 	.word	0x08019399

08019430 <__sfp>:
 8019430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019432:	4b1b      	ldr	r3, [pc, #108]	; (80194a0 <__sfp+0x70>)
 8019434:	681e      	ldr	r6, [r3, #0]
 8019436:	69b3      	ldr	r3, [r6, #24]
 8019438:	4607      	mov	r7, r0
 801943a:	b913      	cbnz	r3, 8019442 <__sfp+0x12>
 801943c:	4630      	mov	r0, r6
 801943e:	f7ff ffc7 	bl	80193d0 <__sinit>
 8019442:	3648      	adds	r6, #72	; 0x48
 8019444:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8019448:	3b01      	subs	r3, #1
 801944a:	d503      	bpl.n	8019454 <__sfp+0x24>
 801944c:	6833      	ldr	r3, [r6, #0]
 801944e:	b133      	cbz	r3, 801945e <__sfp+0x2e>
 8019450:	6836      	ldr	r6, [r6, #0]
 8019452:	e7f7      	b.n	8019444 <__sfp+0x14>
 8019454:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8019458:	b16d      	cbz	r5, 8019476 <__sfp+0x46>
 801945a:	3468      	adds	r4, #104	; 0x68
 801945c:	e7f4      	b.n	8019448 <__sfp+0x18>
 801945e:	2104      	movs	r1, #4
 8019460:	4638      	mov	r0, r7
 8019462:	f7ff ff9f 	bl	80193a4 <__sfmoreglue>
 8019466:	6030      	str	r0, [r6, #0]
 8019468:	2800      	cmp	r0, #0
 801946a:	d1f1      	bne.n	8019450 <__sfp+0x20>
 801946c:	230c      	movs	r3, #12
 801946e:	603b      	str	r3, [r7, #0]
 8019470:	4604      	mov	r4, r0
 8019472:	4620      	mov	r0, r4
 8019474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019476:	4b0b      	ldr	r3, [pc, #44]	; (80194a4 <__sfp+0x74>)
 8019478:	6665      	str	r5, [r4, #100]	; 0x64
 801947a:	e9c4 5500 	strd	r5, r5, [r4]
 801947e:	60a5      	str	r5, [r4, #8]
 8019480:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8019484:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8019488:	2208      	movs	r2, #8
 801948a:	4629      	mov	r1, r5
 801948c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8019490:	f7ff ff1e 	bl	80192d0 <memset>
 8019494:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8019498:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801949c:	e7e9      	b.n	8019472 <__sfp+0x42>
 801949e:	bf00      	nop
 80194a0:	0801cfbc 	.word	0x0801cfbc
 80194a4:	ffff0001 	.word	0xffff0001

080194a8 <_fwalk_reent>:
 80194a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80194ac:	4680      	mov	r8, r0
 80194ae:	4689      	mov	r9, r1
 80194b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80194b4:	2600      	movs	r6, #0
 80194b6:	b914      	cbnz	r4, 80194be <_fwalk_reent+0x16>
 80194b8:	4630      	mov	r0, r6
 80194ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80194be:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80194c2:	3f01      	subs	r7, #1
 80194c4:	d501      	bpl.n	80194ca <_fwalk_reent+0x22>
 80194c6:	6824      	ldr	r4, [r4, #0]
 80194c8:	e7f5      	b.n	80194b6 <_fwalk_reent+0xe>
 80194ca:	89ab      	ldrh	r3, [r5, #12]
 80194cc:	2b01      	cmp	r3, #1
 80194ce:	d907      	bls.n	80194e0 <_fwalk_reent+0x38>
 80194d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80194d4:	3301      	adds	r3, #1
 80194d6:	d003      	beq.n	80194e0 <_fwalk_reent+0x38>
 80194d8:	4629      	mov	r1, r5
 80194da:	4640      	mov	r0, r8
 80194dc:	47c8      	blx	r9
 80194de:	4306      	orrs	r6, r0
 80194e0:	3568      	adds	r5, #104	; 0x68
 80194e2:	e7ee      	b.n	80194c2 <_fwalk_reent+0x1a>

080194e4 <_malloc_r>:
 80194e4:	b570      	push	{r4, r5, r6, lr}
 80194e6:	1ccd      	adds	r5, r1, #3
 80194e8:	f025 0503 	bic.w	r5, r5, #3
 80194ec:	3508      	adds	r5, #8
 80194ee:	2d0c      	cmp	r5, #12
 80194f0:	bf38      	it	cc
 80194f2:	250c      	movcc	r5, #12
 80194f4:	2d00      	cmp	r5, #0
 80194f6:	4606      	mov	r6, r0
 80194f8:	db01      	blt.n	80194fe <_malloc_r+0x1a>
 80194fa:	42a9      	cmp	r1, r5
 80194fc:	d903      	bls.n	8019506 <_malloc_r+0x22>
 80194fe:	230c      	movs	r3, #12
 8019500:	6033      	str	r3, [r6, #0]
 8019502:	2000      	movs	r0, #0
 8019504:	bd70      	pop	{r4, r5, r6, pc}
 8019506:	f000 fed6 	bl	801a2b6 <__malloc_lock>
 801950a:	4a21      	ldr	r2, [pc, #132]	; (8019590 <_malloc_r+0xac>)
 801950c:	6814      	ldr	r4, [r2, #0]
 801950e:	4621      	mov	r1, r4
 8019510:	b991      	cbnz	r1, 8019538 <_malloc_r+0x54>
 8019512:	4c20      	ldr	r4, [pc, #128]	; (8019594 <_malloc_r+0xb0>)
 8019514:	6823      	ldr	r3, [r4, #0]
 8019516:	b91b      	cbnz	r3, 8019520 <_malloc_r+0x3c>
 8019518:	4630      	mov	r0, r6
 801951a:	f000 fc57 	bl	8019dcc <_sbrk_r>
 801951e:	6020      	str	r0, [r4, #0]
 8019520:	4629      	mov	r1, r5
 8019522:	4630      	mov	r0, r6
 8019524:	f000 fc52 	bl	8019dcc <_sbrk_r>
 8019528:	1c43      	adds	r3, r0, #1
 801952a:	d124      	bne.n	8019576 <_malloc_r+0x92>
 801952c:	230c      	movs	r3, #12
 801952e:	6033      	str	r3, [r6, #0]
 8019530:	4630      	mov	r0, r6
 8019532:	f000 fec1 	bl	801a2b8 <__malloc_unlock>
 8019536:	e7e4      	b.n	8019502 <_malloc_r+0x1e>
 8019538:	680b      	ldr	r3, [r1, #0]
 801953a:	1b5b      	subs	r3, r3, r5
 801953c:	d418      	bmi.n	8019570 <_malloc_r+0x8c>
 801953e:	2b0b      	cmp	r3, #11
 8019540:	d90f      	bls.n	8019562 <_malloc_r+0x7e>
 8019542:	600b      	str	r3, [r1, #0]
 8019544:	50cd      	str	r5, [r1, r3]
 8019546:	18cc      	adds	r4, r1, r3
 8019548:	4630      	mov	r0, r6
 801954a:	f000 feb5 	bl	801a2b8 <__malloc_unlock>
 801954e:	f104 000b 	add.w	r0, r4, #11
 8019552:	1d23      	adds	r3, r4, #4
 8019554:	f020 0007 	bic.w	r0, r0, #7
 8019558:	1ac3      	subs	r3, r0, r3
 801955a:	d0d3      	beq.n	8019504 <_malloc_r+0x20>
 801955c:	425a      	negs	r2, r3
 801955e:	50e2      	str	r2, [r4, r3]
 8019560:	e7d0      	b.n	8019504 <_malloc_r+0x20>
 8019562:	428c      	cmp	r4, r1
 8019564:	684b      	ldr	r3, [r1, #4]
 8019566:	bf16      	itet	ne
 8019568:	6063      	strne	r3, [r4, #4]
 801956a:	6013      	streq	r3, [r2, #0]
 801956c:	460c      	movne	r4, r1
 801956e:	e7eb      	b.n	8019548 <_malloc_r+0x64>
 8019570:	460c      	mov	r4, r1
 8019572:	6849      	ldr	r1, [r1, #4]
 8019574:	e7cc      	b.n	8019510 <_malloc_r+0x2c>
 8019576:	1cc4      	adds	r4, r0, #3
 8019578:	f024 0403 	bic.w	r4, r4, #3
 801957c:	42a0      	cmp	r0, r4
 801957e:	d005      	beq.n	801958c <_malloc_r+0xa8>
 8019580:	1a21      	subs	r1, r4, r0
 8019582:	4630      	mov	r0, r6
 8019584:	f000 fc22 	bl	8019dcc <_sbrk_r>
 8019588:	3001      	adds	r0, #1
 801958a:	d0cf      	beq.n	801952c <_malloc_r+0x48>
 801958c:	6025      	str	r5, [r4, #0]
 801958e:	e7db      	b.n	8019548 <_malloc_r+0x64>
 8019590:	2000c940 	.word	0x2000c940
 8019594:	2000c944 	.word	0x2000c944

08019598 <__ssputs_r>:
 8019598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801959c:	688e      	ldr	r6, [r1, #8]
 801959e:	429e      	cmp	r6, r3
 80195a0:	4682      	mov	sl, r0
 80195a2:	460c      	mov	r4, r1
 80195a4:	4690      	mov	r8, r2
 80195a6:	4699      	mov	r9, r3
 80195a8:	d837      	bhi.n	801961a <__ssputs_r+0x82>
 80195aa:	898a      	ldrh	r2, [r1, #12]
 80195ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80195b0:	d031      	beq.n	8019616 <__ssputs_r+0x7e>
 80195b2:	6825      	ldr	r5, [r4, #0]
 80195b4:	6909      	ldr	r1, [r1, #16]
 80195b6:	1a6f      	subs	r7, r5, r1
 80195b8:	6965      	ldr	r5, [r4, #20]
 80195ba:	2302      	movs	r3, #2
 80195bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80195c0:	fb95 f5f3 	sdiv	r5, r5, r3
 80195c4:	f109 0301 	add.w	r3, r9, #1
 80195c8:	443b      	add	r3, r7
 80195ca:	429d      	cmp	r5, r3
 80195cc:	bf38      	it	cc
 80195ce:	461d      	movcc	r5, r3
 80195d0:	0553      	lsls	r3, r2, #21
 80195d2:	d530      	bpl.n	8019636 <__ssputs_r+0x9e>
 80195d4:	4629      	mov	r1, r5
 80195d6:	f7ff ff85 	bl	80194e4 <_malloc_r>
 80195da:	4606      	mov	r6, r0
 80195dc:	b950      	cbnz	r0, 80195f4 <__ssputs_r+0x5c>
 80195de:	230c      	movs	r3, #12
 80195e0:	f8ca 3000 	str.w	r3, [sl]
 80195e4:	89a3      	ldrh	r3, [r4, #12]
 80195e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80195ea:	81a3      	strh	r3, [r4, #12]
 80195ec:	f04f 30ff 	mov.w	r0, #4294967295
 80195f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80195f4:	463a      	mov	r2, r7
 80195f6:	6921      	ldr	r1, [r4, #16]
 80195f8:	f7ff fe5f 	bl	80192ba <memcpy>
 80195fc:	89a3      	ldrh	r3, [r4, #12]
 80195fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8019602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019606:	81a3      	strh	r3, [r4, #12]
 8019608:	6126      	str	r6, [r4, #16]
 801960a:	6165      	str	r5, [r4, #20]
 801960c:	443e      	add	r6, r7
 801960e:	1bed      	subs	r5, r5, r7
 8019610:	6026      	str	r6, [r4, #0]
 8019612:	60a5      	str	r5, [r4, #8]
 8019614:	464e      	mov	r6, r9
 8019616:	454e      	cmp	r6, r9
 8019618:	d900      	bls.n	801961c <__ssputs_r+0x84>
 801961a:	464e      	mov	r6, r9
 801961c:	4632      	mov	r2, r6
 801961e:	4641      	mov	r1, r8
 8019620:	6820      	ldr	r0, [r4, #0]
 8019622:	f000 fe2f 	bl	801a284 <memmove>
 8019626:	68a3      	ldr	r3, [r4, #8]
 8019628:	1b9b      	subs	r3, r3, r6
 801962a:	60a3      	str	r3, [r4, #8]
 801962c:	6823      	ldr	r3, [r4, #0]
 801962e:	441e      	add	r6, r3
 8019630:	6026      	str	r6, [r4, #0]
 8019632:	2000      	movs	r0, #0
 8019634:	e7dc      	b.n	80195f0 <__ssputs_r+0x58>
 8019636:	462a      	mov	r2, r5
 8019638:	f000 fe8e 	bl	801a358 <_realloc_r>
 801963c:	4606      	mov	r6, r0
 801963e:	2800      	cmp	r0, #0
 8019640:	d1e2      	bne.n	8019608 <__ssputs_r+0x70>
 8019642:	6921      	ldr	r1, [r4, #16]
 8019644:	4650      	mov	r0, sl
 8019646:	f000 fe39 	bl	801a2bc <_free_r>
 801964a:	e7c8      	b.n	80195de <__ssputs_r+0x46>

0801964c <_svfiprintf_r>:
 801964c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019650:	461d      	mov	r5, r3
 8019652:	898b      	ldrh	r3, [r1, #12]
 8019654:	061f      	lsls	r7, r3, #24
 8019656:	b09d      	sub	sp, #116	; 0x74
 8019658:	4680      	mov	r8, r0
 801965a:	460c      	mov	r4, r1
 801965c:	4616      	mov	r6, r2
 801965e:	d50f      	bpl.n	8019680 <_svfiprintf_r+0x34>
 8019660:	690b      	ldr	r3, [r1, #16]
 8019662:	b96b      	cbnz	r3, 8019680 <_svfiprintf_r+0x34>
 8019664:	2140      	movs	r1, #64	; 0x40
 8019666:	f7ff ff3d 	bl	80194e4 <_malloc_r>
 801966a:	6020      	str	r0, [r4, #0]
 801966c:	6120      	str	r0, [r4, #16]
 801966e:	b928      	cbnz	r0, 801967c <_svfiprintf_r+0x30>
 8019670:	230c      	movs	r3, #12
 8019672:	f8c8 3000 	str.w	r3, [r8]
 8019676:	f04f 30ff 	mov.w	r0, #4294967295
 801967a:	e0c8      	b.n	801980e <_svfiprintf_r+0x1c2>
 801967c:	2340      	movs	r3, #64	; 0x40
 801967e:	6163      	str	r3, [r4, #20]
 8019680:	2300      	movs	r3, #0
 8019682:	9309      	str	r3, [sp, #36]	; 0x24
 8019684:	2320      	movs	r3, #32
 8019686:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801968a:	2330      	movs	r3, #48	; 0x30
 801968c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019690:	9503      	str	r5, [sp, #12]
 8019692:	f04f 0b01 	mov.w	fp, #1
 8019696:	4637      	mov	r7, r6
 8019698:	463d      	mov	r5, r7
 801969a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801969e:	b10b      	cbz	r3, 80196a4 <_svfiprintf_r+0x58>
 80196a0:	2b25      	cmp	r3, #37	; 0x25
 80196a2:	d13e      	bne.n	8019722 <_svfiprintf_r+0xd6>
 80196a4:	ebb7 0a06 	subs.w	sl, r7, r6
 80196a8:	d00b      	beq.n	80196c2 <_svfiprintf_r+0x76>
 80196aa:	4653      	mov	r3, sl
 80196ac:	4632      	mov	r2, r6
 80196ae:	4621      	mov	r1, r4
 80196b0:	4640      	mov	r0, r8
 80196b2:	f7ff ff71 	bl	8019598 <__ssputs_r>
 80196b6:	3001      	adds	r0, #1
 80196b8:	f000 80a4 	beq.w	8019804 <_svfiprintf_r+0x1b8>
 80196bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80196be:	4453      	add	r3, sl
 80196c0:	9309      	str	r3, [sp, #36]	; 0x24
 80196c2:	783b      	ldrb	r3, [r7, #0]
 80196c4:	2b00      	cmp	r3, #0
 80196c6:	f000 809d 	beq.w	8019804 <_svfiprintf_r+0x1b8>
 80196ca:	2300      	movs	r3, #0
 80196cc:	f04f 32ff 	mov.w	r2, #4294967295
 80196d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80196d4:	9304      	str	r3, [sp, #16]
 80196d6:	9307      	str	r3, [sp, #28]
 80196d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80196dc:	931a      	str	r3, [sp, #104]	; 0x68
 80196de:	462f      	mov	r7, r5
 80196e0:	2205      	movs	r2, #5
 80196e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80196e6:	4850      	ldr	r0, [pc, #320]	; (8019828 <_svfiprintf_r+0x1dc>)
 80196e8:	f7e6 fe02 	bl	80002f0 <memchr>
 80196ec:	9b04      	ldr	r3, [sp, #16]
 80196ee:	b9d0      	cbnz	r0, 8019726 <_svfiprintf_r+0xda>
 80196f0:	06d9      	lsls	r1, r3, #27
 80196f2:	bf44      	itt	mi
 80196f4:	2220      	movmi	r2, #32
 80196f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80196fa:	071a      	lsls	r2, r3, #28
 80196fc:	bf44      	itt	mi
 80196fe:	222b      	movmi	r2, #43	; 0x2b
 8019700:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019704:	782a      	ldrb	r2, [r5, #0]
 8019706:	2a2a      	cmp	r2, #42	; 0x2a
 8019708:	d015      	beq.n	8019736 <_svfiprintf_r+0xea>
 801970a:	9a07      	ldr	r2, [sp, #28]
 801970c:	462f      	mov	r7, r5
 801970e:	2000      	movs	r0, #0
 8019710:	250a      	movs	r5, #10
 8019712:	4639      	mov	r1, r7
 8019714:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019718:	3b30      	subs	r3, #48	; 0x30
 801971a:	2b09      	cmp	r3, #9
 801971c:	d94d      	bls.n	80197ba <_svfiprintf_r+0x16e>
 801971e:	b1b8      	cbz	r0, 8019750 <_svfiprintf_r+0x104>
 8019720:	e00f      	b.n	8019742 <_svfiprintf_r+0xf6>
 8019722:	462f      	mov	r7, r5
 8019724:	e7b8      	b.n	8019698 <_svfiprintf_r+0x4c>
 8019726:	4a40      	ldr	r2, [pc, #256]	; (8019828 <_svfiprintf_r+0x1dc>)
 8019728:	1a80      	subs	r0, r0, r2
 801972a:	fa0b f000 	lsl.w	r0, fp, r0
 801972e:	4318      	orrs	r0, r3
 8019730:	9004      	str	r0, [sp, #16]
 8019732:	463d      	mov	r5, r7
 8019734:	e7d3      	b.n	80196de <_svfiprintf_r+0x92>
 8019736:	9a03      	ldr	r2, [sp, #12]
 8019738:	1d11      	adds	r1, r2, #4
 801973a:	6812      	ldr	r2, [r2, #0]
 801973c:	9103      	str	r1, [sp, #12]
 801973e:	2a00      	cmp	r2, #0
 8019740:	db01      	blt.n	8019746 <_svfiprintf_r+0xfa>
 8019742:	9207      	str	r2, [sp, #28]
 8019744:	e004      	b.n	8019750 <_svfiprintf_r+0x104>
 8019746:	4252      	negs	r2, r2
 8019748:	f043 0302 	orr.w	r3, r3, #2
 801974c:	9207      	str	r2, [sp, #28]
 801974e:	9304      	str	r3, [sp, #16]
 8019750:	783b      	ldrb	r3, [r7, #0]
 8019752:	2b2e      	cmp	r3, #46	; 0x2e
 8019754:	d10c      	bne.n	8019770 <_svfiprintf_r+0x124>
 8019756:	787b      	ldrb	r3, [r7, #1]
 8019758:	2b2a      	cmp	r3, #42	; 0x2a
 801975a:	d133      	bne.n	80197c4 <_svfiprintf_r+0x178>
 801975c:	9b03      	ldr	r3, [sp, #12]
 801975e:	1d1a      	adds	r2, r3, #4
 8019760:	681b      	ldr	r3, [r3, #0]
 8019762:	9203      	str	r2, [sp, #12]
 8019764:	2b00      	cmp	r3, #0
 8019766:	bfb8      	it	lt
 8019768:	f04f 33ff 	movlt.w	r3, #4294967295
 801976c:	3702      	adds	r7, #2
 801976e:	9305      	str	r3, [sp, #20]
 8019770:	4d2e      	ldr	r5, [pc, #184]	; (801982c <_svfiprintf_r+0x1e0>)
 8019772:	7839      	ldrb	r1, [r7, #0]
 8019774:	2203      	movs	r2, #3
 8019776:	4628      	mov	r0, r5
 8019778:	f7e6 fdba 	bl	80002f0 <memchr>
 801977c:	b138      	cbz	r0, 801978e <_svfiprintf_r+0x142>
 801977e:	2340      	movs	r3, #64	; 0x40
 8019780:	1b40      	subs	r0, r0, r5
 8019782:	fa03 f000 	lsl.w	r0, r3, r0
 8019786:	9b04      	ldr	r3, [sp, #16]
 8019788:	4303      	orrs	r3, r0
 801978a:	3701      	adds	r7, #1
 801978c:	9304      	str	r3, [sp, #16]
 801978e:	7839      	ldrb	r1, [r7, #0]
 8019790:	4827      	ldr	r0, [pc, #156]	; (8019830 <_svfiprintf_r+0x1e4>)
 8019792:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019796:	2206      	movs	r2, #6
 8019798:	1c7e      	adds	r6, r7, #1
 801979a:	f7e6 fda9 	bl	80002f0 <memchr>
 801979e:	2800      	cmp	r0, #0
 80197a0:	d038      	beq.n	8019814 <_svfiprintf_r+0x1c8>
 80197a2:	4b24      	ldr	r3, [pc, #144]	; (8019834 <_svfiprintf_r+0x1e8>)
 80197a4:	bb13      	cbnz	r3, 80197ec <_svfiprintf_r+0x1a0>
 80197a6:	9b03      	ldr	r3, [sp, #12]
 80197a8:	3307      	adds	r3, #7
 80197aa:	f023 0307 	bic.w	r3, r3, #7
 80197ae:	3308      	adds	r3, #8
 80197b0:	9303      	str	r3, [sp, #12]
 80197b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80197b4:	444b      	add	r3, r9
 80197b6:	9309      	str	r3, [sp, #36]	; 0x24
 80197b8:	e76d      	b.n	8019696 <_svfiprintf_r+0x4a>
 80197ba:	fb05 3202 	mla	r2, r5, r2, r3
 80197be:	2001      	movs	r0, #1
 80197c0:	460f      	mov	r7, r1
 80197c2:	e7a6      	b.n	8019712 <_svfiprintf_r+0xc6>
 80197c4:	2300      	movs	r3, #0
 80197c6:	3701      	adds	r7, #1
 80197c8:	9305      	str	r3, [sp, #20]
 80197ca:	4619      	mov	r1, r3
 80197cc:	250a      	movs	r5, #10
 80197ce:	4638      	mov	r0, r7
 80197d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80197d4:	3a30      	subs	r2, #48	; 0x30
 80197d6:	2a09      	cmp	r2, #9
 80197d8:	d903      	bls.n	80197e2 <_svfiprintf_r+0x196>
 80197da:	2b00      	cmp	r3, #0
 80197dc:	d0c8      	beq.n	8019770 <_svfiprintf_r+0x124>
 80197de:	9105      	str	r1, [sp, #20]
 80197e0:	e7c6      	b.n	8019770 <_svfiprintf_r+0x124>
 80197e2:	fb05 2101 	mla	r1, r5, r1, r2
 80197e6:	2301      	movs	r3, #1
 80197e8:	4607      	mov	r7, r0
 80197ea:	e7f0      	b.n	80197ce <_svfiprintf_r+0x182>
 80197ec:	ab03      	add	r3, sp, #12
 80197ee:	9300      	str	r3, [sp, #0]
 80197f0:	4622      	mov	r2, r4
 80197f2:	4b11      	ldr	r3, [pc, #68]	; (8019838 <_svfiprintf_r+0x1ec>)
 80197f4:	a904      	add	r1, sp, #16
 80197f6:	4640      	mov	r0, r8
 80197f8:	f3af 8000 	nop.w
 80197fc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019800:	4681      	mov	r9, r0
 8019802:	d1d6      	bne.n	80197b2 <_svfiprintf_r+0x166>
 8019804:	89a3      	ldrh	r3, [r4, #12]
 8019806:	065b      	lsls	r3, r3, #25
 8019808:	f53f af35 	bmi.w	8019676 <_svfiprintf_r+0x2a>
 801980c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801980e:	b01d      	add	sp, #116	; 0x74
 8019810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019814:	ab03      	add	r3, sp, #12
 8019816:	9300      	str	r3, [sp, #0]
 8019818:	4622      	mov	r2, r4
 801981a:	4b07      	ldr	r3, [pc, #28]	; (8019838 <_svfiprintf_r+0x1ec>)
 801981c:	a904      	add	r1, sp, #16
 801981e:	4640      	mov	r0, r8
 8019820:	f000 f9c2 	bl	8019ba8 <_printf_i>
 8019824:	e7ea      	b.n	80197fc <_svfiprintf_r+0x1b0>
 8019826:	bf00      	nop
 8019828:	0801d020 	.word	0x0801d020
 801982c:	0801d026 	.word	0x0801d026
 8019830:	0801d02a 	.word	0x0801d02a
 8019834:	00000000 	.word	0x00000000
 8019838:	08019599 	.word	0x08019599

0801983c <__sfputc_r>:
 801983c:	6893      	ldr	r3, [r2, #8]
 801983e:	3b01      	subs	r3, #1
 8019840:	2b00      	cmp	r3, #0
 8019842:	b410      	push	{r4}
 8019844:	6093      	str	r3, [r2, #8]
 8019846:	da08      	bge.n	801985a <__sfputc_r+0x1e>
 8019848:	6994      	ldr	r4, [r2, #24]
 801984a:	42a3      	cmp	r3, r4
 801984c:	db01      	blt.n	8019852 <__sfputc_r+0x16>
 801984e:	290a      	cmp	r1, #10
 8019850:	d103      	bne.n	801985a <__sfputc_r+0x1e>
 8019852:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019856:	f000 bb0d 	b.w	8019e74 <__swbuf_r>
 801985a:	6813      	ldr	r3, [r2, #0]
 801985c:	1c58      	adds	r0, r3, #1
 801985e:	6010      	str	r0, [r2, #0]
 8019860:	7019      	strb	r1, [r3, #0]
 8019862:	4608      	mov	r0, r1
 8019864:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019868:	4770      	bx	lr

0801986a <__sfputs_r>:
 801986a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801986c:	4606      	mov	r6, r0
 801986e:	460f      	mov	r7, r1
 8019870:	4614      	mov	r4, r2
 8019872:	18d5      	adds	r5, r2, r3
 8019874:	42ac      	cmp	r4, r5
 8019876:	d101      	bne.n	801987c <__sfputs_r+0x12>
 8019878:	2000      	movs	r0, #0
 801987a:	e007      	b.n	801988c <__sfputs_r+0x22>
 801987c:	463a      	mov	r2, r7
 801987e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019882:	4630      	mov	r0, r6
 8019884:	f7ff ffda 	bl	801983c <__sfputc_r>
 8019888:	1c43      	adds	r3, r0, #1
 801988a:	d1f3      	bne.n	8019874 <__sfputs_r+0xa>
 801988c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019890 <_vfiprintf_r>:
 8019890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019894:	460c      	mov	r4, r1
 8019896:	b09d      	sub	sp, #116	; 0x74
 8019898:	4617      	mov	r7, r2
 801989a:	461d      	mov	r5, r3
 801989c:	4606      	mov	r6, r0
 801989e:	b118      	cbz	r0, 80198a8 <_vfiprintf_r+0x18>
 80198a0:	6983      	ldr	r3, [r0, #24]
 80198a2:	b90b      	cbnz	r3, 80198a8 <_vfiprintf_r+0x18>
 80198a4:	f7ff fd94 	bl	80193d0 <__sinit>
 80198a8:	4b7c      	ldr	r3, [pc, #496]	; (8019a9c <_vfiprintf_r+0x20c>)
 80198aa:	429c      	cmp	r4, r3
 80198ac:	d158      	bne.n	8019960 <_vfiprintf_r+0xd0>
 80198ae:	6874      	ldr	r4, [r6, #4]
 80198b0:	89a3      	ldrh	r3, [r4, #12]
 80198b2:	0718      	lsls	r0, r3, #28
 80198b4:	d55e      	bpl.n	8019974 <_vfiprintf_r+0xe4>
 80198b6:	6923      	ldr	r3, [r4, #16]
 80198b8:	2b00      	cmp	r3, #0
 80198ba:	d05b      	beq.n	8019974 <_vfiprintf_r+0xe4>
 80198bc:	2300      	movs	r3, #0
 80198be:	9309      	str	r3, [sp, #36]	; 0x24
 80198c0:	2320      	movs	r3, #32
 80198c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80198c6:	2330      	movs	r3, #48	; 0x30
 80198c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80198cc:	9503      	str	r5, [sp, #12]
 80198ce:	f04f 0b01 	mov.w	fp, #1
 80198d2:	46b8      	mov	r8, r7
 80198d4:	4645      	mov	r5, r8
 80198d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80198da:	b10b      	cbz	r3, 80198e0 <_vfiprintf_r+0x50>
 80198dc:	2b25      	cmp	r3, #37	; 0x25
 80198de:	d154      	bne.n	801998a <_vfiprintf_r+0xfa>
 80198e0:	ebb8 0a07 	subs.w	sl, r8, r7
 80198e4:	d00b      	beq.n	80198fe <_vfiprintf_r+0x6e>
 80198e6:	4653      	mov	r3, sl
 80198e8:	463a      	mov	r2, r7
 80198ea:	4621      	mov	r1, r4
 80198ec:	4630      	mov	r0, r6
 80198ee:	f7ff ffbc 	bl	801986a <__sfputs_r>
 80198f2:	3001      	adds	r0, #1
 80198f4:	f000 80c2 	beq.w	8019a7c <_vfiprintf_r+0x1ec>
 80198f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198fa:	4453      	add	r3, sl
 80198fc:	9309      	str	r3, [sp, #36]	; 0x24
 80198fe:	f898 3000 	ldrb.w	r3, [r8]
 8019902:	2b00      	cmp	r3, #0
 8019904:	f000 80ba 	beq.w	8019a7c <_vfiprintf_r+0x1ec>
 8019908:	2300      	movs	r3, #0
 801990a:	f04f 32ff 	mov.w	r2, #4294967295
 801990e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019912:	9304      	str	r3, [sp, #16]
 8019914:	9307      	str	r3, [sp, #28]
 8019916:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801991a:	931a      	str	r3, [sp, #104]	; 0x68
 801991c:	46a8      	mov	r8, r5
 801991e:	2205      	movs	r2, #5
 8019920:	f818 1b01 	ldrb.w	r1, [r8], #1
 8019924:	485e      	ldr	r0, [pc, #376]	; (8019aa0 <_vfiprintf_r+0x210>)
 8019926:	f7e6 fce3 	bl	80002f0 <memchr>
 801992a:	9b04      	ldr	r3, [sp, #16]
 801992c:	bb78      	cbnz	r0, 801998e <_vfiprintf_r+0xfe>
 801992e:	06d9      	lsls	r1, r3, #27
 8019930:	bf44      	itt	mi
 8019932:	2220      	movmi	r2, #32
 8019934:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019938:	071a      	lsls	r2, r3, #28
 801993a:	bf44      	itt	mi
 801993c:	222b      	movmi	r2, #43	; 0x2b
 801993e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019942:	782a      	ldrb	r2, [r5, #0]
 8019944:	2a2a      	cmp	r2, #42	; 0x2a
 8019946:	d02a      	beq.n	801999e <_vfiprintf_r+0x10e>
 8019948:	9a07      	ldr	r2, [sp, #28]
 801994a:	46a8      	mov	r8, r5
 801994c:	2000      	movs	r0, #0
 801994e:	250a      	movs	r5, #10
 8019950:	4641      	mov	r1, r8
 8019952:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019956:	3b30      	subs	r3, #48	; 0x30
 8019958:	2b09      	cmp	r3, #9
 801995a:	d969      	bls.n	8019a30 <_vfiprintf_r+0x1a0>
 801995c:	b360      	cbz	r0, 80199b8 <_vfiprintf_r+0x128>
 801995e:	e024      	b.n	80199aa <_vfiprintf_r+0x11a>
 8019960:	4b50      	ldr	r3, [pc, #320]	; (8019aa4 <_vfiprintf_r+0x214>)
 8019962:	429c      	cmp	r4, r3
 8019964:	d101      	bne.n	801996a <_vfiprintf_r+0xda>
 8019966:	68b4      	ldr	r4, [r6, #8]
 8019968:	e7a2      	b.n	80198b0 <_vfiprintf_r+0x20>
 801996a:	4b4f      	ldr	r3, [pc, #316]	; (8019aa8 <_vfiprintf_r+0x218>)
 801996c:	429c      	cmp	r4, r3
 801996e:	bf08      	it	eq
 8019970:	68f4      	ldreq	r4, [r6, #12]
 8019972:	e79d      	b.n	80198b0 <_vfiprintf_r+0x20>
 8019974:	4621      	mov	r1, r4
 8019976:	4630      	mov	r0, r6
 8019978:	f000 fae0 	bl	8019f3c <__swsetup_r>
 801997c:	2800      	cmp	r0, #0
 801997e:	d09d      	beq.n	80198bc <_vfiprintf_r+0x2c>
 8019980:	f04f 30ff 	mov.w	r0, #4294967295
 8019984:	b01d      	add	sp, #116	; 0x74
 8019986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801998a:	46a8      	mov	r8, r5
 801998c:	e7a2      	b.n	80198d4 <_vfiprintf_r+0x44>
 801998e:	4a44      	ldr	r2, [pc, #272]	; (8019aa0 <_vfiprintf_r+0x210>)
 8019990:	1a80      	subs	r0, r0, r2
 8019992:	fa0b f000 	lsl.w	r0, fp, r0
 8019996:	4318      	orrs	r0, r3
 8019998:	9004      	str	r0, [sp, #16]
 801999a:	4645      	mov	r5, r8
 801999c:	e7be      	b.n	801991c <_vfiprintf_r+0x8c>
 801999e:	9a03      	ldr	r2, [sp, #12]
 80199a0:	1d11      	adds	r1, r2, #4
 80199a2:	6812      	ldr	r2, [r2, #0]
 80199a4:	9103      	str	r1, [sp, #12]
 80199a6:	2a00      	cmp	r2, #0
 80199a8:	db01      	blt.n	80199ae <_vfiprintf_r+0x11e>
 80199aa:	9207      	str	r2, [sp, #28]
 80199ac:	e004      	b.n	80199b8 <_vfiprintf_r+0x128>
 80199ae:	4252      	negs	r2, r2
 80199b0:	f043 0302 	orr.w	r3, r3, #2
 80199b4:	9207      	str	r2, [sp, #28]
 80199b6:	9304      	str	r3, [sp, #16]
 80199b8:	f898 3000 	ldrb.w	r3, [r8]
 80199bc:	2b2e      	cmp	r3, #46	; 0x2e
 80199be:	d10e      	bne.n	80199de <_vfiprintf_r+0x14e>
 80199c0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80199c4:	2b2a      	cmp	r3, #42	; 0x2a
 80199c6:	d138      	bne.n	8019a3a <_vfiprintf_r+0x1aa>
 80199c8:	9b03      	ldr	r3, [sp, #12]
 80199ca:	1d1a      	adds	r2, r3, #4
 80199cc:	681b      	ldr	r3, [r3, #0]
 80199ce:	9203      	str	r2, [sp, #12]
 80199d0:	2b00      	cmp	r3, #0
 80199d2:	bfb8      	it	lt
 80199d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80199d8:	f108 0802 	add.w	r8, r8, #2
 80199dc:	9305      	str	r3, [sp, #20]
 80199de:	4d33      	ldr	r5, [pc, #204]	; (8019aac <_vfiprintf_r+0x21c>)
 80199e0:	f898 1000 	ldrb.w	r1, [r8]
 80199e4:	2203      	movs	r2, #3
 80199e6:	4628      	mov	r0, r5
 80199e8:	f7e6 fc82 	bl	80002f0 <memchr>
 80199ec:	b140      	cbz	r0, 8019a00 <_vfiprintf_r+0x170>
 80199ee:	2340      	movs	r3, #64	; 0x40
 80199f0:	1b40      	subs	r0, r0, r5
 80199f2:	fa03 f000 	lsl.w	r0, r3, r0
 80199f6:	9b04      	ldr	r3, [sp, #16]
 80199f8:	4303      	orrs	r3, r0
 80199fa:	f108 0801 	add.w	r8, r8, #1
 80199fe:	9304      	str	r3, [sp, #16]
 8019a00:	f898 1000 	ldrb.w	r1, [r8]
 8019a04:	482a      	ldr	r0, [pc, #168]	; (8019ab0 <_vfiprintf_r+0x220>)
 8019a06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019a0a:	2206      	movs	r2, #6
 8019a0c:	f108 0701 	add.w	r7, r8, #1
 8019a10:	f7e6 fc6e 	bl	80002f0 <memchr>
 8019a14:	2800      	cmp	r0, #0
 8019a16:	d037      	beq.n	8019a88 <_vfiprintf_r+0x1f8>
 8019a18:	4b26      	ldr	r3, [pc, #152]	; (8019ab4 <_vfiprintf_r+0x224>)
 8019a1a:	bb1b      	cbnz	r3, 8019a64 <_vfiprintf_r+0x1d4>
 8019a1c:	9b03      	ldr	r3, [sp, #12]
 8019a1e:	3307      	adds	r3, #7
 8019a20:	f023 0307 	bic.w	r3, r3, #7
 8019a24:	3308      	adds	r3, #8
 8019a26:	9303      	str	r3, [sp, #12]
 8019a28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a2a:	444b      	add	r3, r9
 8019a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8019a2e:	e750      	b.n	80198d2 <_vfiprintf_r+0x42>
 8019a30:	fb05 3202 	mla	r2, r5, r2, r3
 8019a34:	2001      	movs	r0, #1
 8019a36:	4688      	mov	r8, r1
 8019a38:	e78a      	b.n	8019950 <_vfiprintf_r+0xc0>
 8019a3a:	2300      	movs	r3, #0
 8019a3c:	f108 0801 	add.w	r8, r8, #1
 8019a40:	9305      	str	r3, [sp, #20]
 8019a42:	4619      	mov	r1, r3
 8019a44:	250a      	movs	r5, #10
 8019a46:	4640      	mov	r0, r8
 8019a48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019a4c:	3a30      	subs	r2, #48	; 0x30
 8019a4e:	2a09      	cmp	r2, #9
 8019a50:	d903      	bls.n	8019a5a <_vfiprintf_r+0x1ca>
 8019a52:	2b00      	cmp	r3, #0
 8019a54:	d0c3      	beq.n	80199de <_vfiprintf_r+0x14e>
 8019a56:	9105      	str	r1, [sp, #20]
 8019a58:	e7c1      	b.n	80199de <_vfiprintf_r+0x14e>
 8019a5a:	fb05 2101 	mla	r1, r5, r1, r2
 8019a5e:	2301      	movs	r3, #1
 8019a60:	4680      	mov	r8, r0
 8019a62:	e7f0      	b.n	8019a46 <_vfiprintf_r+0x1b6>
 8019a64:	ab03      	add	r3, sp, #12
 8019a66:	9300      	str	r3, [sp, #0]
 8019a68:	4622      	mov	r2, r4
 8019a6a:	4b13      	ldr	r3, [pc, #76]	; (8019ab8 <_vfiprintf_r+0x228>)
 8019a6c:	a904      	add	r1, sp, #16
 8019a6e:	4630      	mov	r0, r6
 8019a70:	f3af 8000 	nop.w
 8019a74:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019a78:	4681      	mov	r9, r0
 8019a7a:	d1d5      	bne.n	8019a28 <_vfiprintf_r+0x198>
 8019a7c:	89a3      	ldrh	r3, [r4, #12]
 8019a7e:	065b      	lsls	r3, r3, #25
 8019a80:	f53f af7e 	bmi.w	8019980 <_vfiprintf_r+0xf0>
 8019a84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019a86:	e77d      	b.n	8019984 <_vfiprintf_r+0xf4>
 8019a88:	ab03      	add	r3, sp, #12
 8019a8a:	9300      	str	r3, [sp, #0]
 8019a8c:	4622      	mov	r2, r4
 8019a8e:	4b0a      	ldr	r3, [pc, #40]	; (8019ab8 <_vfiprintf_r+0x228>)
 8019a90:	a904      	add	r1, sp, #16
 8019a92:	4630      	mov	r0, r6
 8019a94:	f000 f888 	bl	8019ba8 <_printf_i>
 8019a98:	e7ec      	b.n	8019a74 <_vfiprintf_r+0x1e4>
 8019a9a:	bf00      	nop
 8019a9c:	0801cfe0 	.word	0x0801cfe0
 8019aa0:	0801d020 	.word	0x0801d020
 8019aa4:	0801d000 	.word	0x0801d000
 8019aa8:	0801cfc0 	.word	0x0801cfc0
 8019aac:	0801d026 	.word	0x0801d026
 8019ab0:	0801d02a 	.word	0x0801d02a
 8019ab4:	00000000 	.word	0x00000000
 8019ab8:	0801986b 	.word	0x0801986b

08019abc <_printf_common>:
 8019abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019ac0:	4691      	mov	r9, r2
 8019ac2:	461f      	mov	r7, r3
 8019ac4:	688a      	ldr	r2, [r1, #8]
 8019ac6:	690b      	ldr	r3, [r1, #16]
 8019ac8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019acc:	4293      	cmp	r3, r2
 8019ace:	bfb8      	it	lt
 8019ad0:	4613      	movlt	r3, r2
 8019ad2:	f8c9 3000 	str.w	r3, [r9]
 8019ad6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019ada:	4606      	mov	r6, r0
 8019adc:	460c      	mov	r4, r1
 8019ade:	b112      	cbz	r2, 8019ae6 <_printf_common+0x2a>
 8019ae0:	3301      	adds	r3, #1
 8019ae2:	f8c9 3000 	str.w	r3, [r9]
 8019ae6:	6823      	ldr	r3, [r4, #0]
 8019ae8:	0699      	lsls	r1, r3, #26
 8019aea:	bf42      	ittt	mi
 8019aec:	f8d9 3000 	ldrmi.w	r3, [r9]
 8019af0:	3302      	addmi	r3, #2
 8019af2:	f8c9 3000 	strmi.w	r3, [r9]
 8019af6:	6825      	ldr	r5, [r4, #0]
 8019af8:	f015 0506 	ands.w	r5, r5, #6
 8019afc:	d107      	bne.n	8019b0e <_printf_common+0x52>
 8019afe:	f104 0a19 	add.w	sl, r4, #25
 8019b02:	68e3      	ldr	r3, [r4, #12]
 8019b04:	f8d9 2000 	ldr.w	r2, [r9]
 8019b08:	1a9b      	subs	r3, r3, r2
 8019b0a:	42ab      	cmp	r3, r5
 8019b0c:	dc28      	bgt.n	8019b60 <_printf_common+0xa4>
 8019b0e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8019b12:	6822      	ldr	r2, [r4, #0]
 8019b14:	3300      	adds	r3, #0
 8019b16:	bf18      	it	ne
 8019b18:	2301      	movne	r3, #1
 8019b1a:	0692      	lsls	r2, r2, #26
 8019b1c:	d42d      	bmi.n	8019b7a <_printf_common+0xbe>
 8019b1e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019b22:	4639      	mov	r1, r7
 8019b24:	4630      	mov	r0, r6
 8019b26:	47c0      	blx	r8
 8019b28:	3001      	adds	r0, #1
 8019b2a:	d020      	beq.n	8019b6e <_printf_common+0xb2>
 8019b2c:	6823      	ldr	r3, [r4, #0]
 8019b2e:	68e5      	ldr	r5, [r4, #12]
 8019b30:	f8d9 2000 	ldr.w	r2, [r9]
 8019b34:	f003 0306 	and.w	r3, r3, #6
 8019b38:	2b04      	cmp	r3, #4
 8019b3a:	bf08      	it	eq
 8019b3c:	1aad      	subeq	r5, r5, r2
 8019b3e:	68a3      	ldr	r3, [r4, #8]
 8019b40:	6922      	ldr	r2, [r4, #16]
 8019b42:	bf0c      	ite	eq
 8019b44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019b48:	2500      	movne	r5, #0
 8019b4a:	4293      	cmp	r3, r2
 8019b4c:	bfc4      	itt	gt
 8019b4e:	1a9b      	subgt	r3, r3, r2
 8019b50:	18ed      	addgt	r5, r5, r3
 8019b52:	f04f 0900 	mov.w	r9, #0
 8019b56:	341a      	adds	r4, #26
 8019b58:	454d      	cmp	r5, r9
 8019b5a:	d11a      	bne.n	8019b92 <_printf_common+0xd6>
 8019b5c:	2000      	movs	r0, #0
 8019b5e:	e008      	b.n	8019b72 <_printf_common+0xb6>
 8019b60:	2301      	movs	r3, #1
 8019b62:	4652      	mov	r2, sl
 8019b64:	4639      	mov	r1, r7
 8019b66:	4630      	mov	r0, r6
 8019b68:	47c0      	blx	r8
 8019b6a:	3001      	adds	r0, #1
 8019b6c:	d103      	bne.n	8019b76 <_printf_common+0xba>
 8019b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8019b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b76:	3501      	adds	r5, #1
 8019b78:	e7c3      	b.n	8019b02 <_printf_common+0x46>
 8019b7a:	18e1      	adds	r1, r4, r3
 8019b7c:	1c5a      	adds	r2, r3, #1
 8019b7e:	2030      	movs	r0, #48	; 0x30
 8019b80:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8019b84:	4422      	add	r2, r4
 8019b86:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8019b8a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019b8e:	3302      	adds	r3, #2
 8019b90:	e7c5      	b.n	8019b1e <_printf_common+0x62>
 8019b92:	2301      	movs	r3, #1
 8019b94:	4622      	mov	r2, r4
 8019b96:	4639      	mov	r1, r7
 8019b98:	4630      	mov	r0, r6
 8019b9a:	47c0      	blx	r8
 8019b9c:	3001      	adds	r0, #1
 8019b9e:	d0e6      	beq.n	8019b6e <_printf_common+0xb2>
 8019ba0:	f109 0901 	add.w	r9, r9, #1
 8019ba4:	e7d8      	b.n	8019b58 <_printf_common+0x9c>
	...

08019ba8 <_printf_i>:
 8019ba8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019bac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8019bb0:	460c      	mov	r4, r1
 8019bb2:	7e09      	ldrb	r1, [r1, #24]
 8019bb4:	b085      	sub	sp, #20
 8019bb6:	296e      	cmp	r1, #110	; 0x6e
 8019bb8:	4617      	mov	r7, r2
 8019bba:	4606      	mov	r6, r0
 8019bbc:	4698      	mov	r8, r3
 8019bbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019bc0:	f000 80b3 	beq.w	8019d2a <_printf_i+0x182>
 8019bc4:	d822      	bhi.n	8019c0c <_printf_i+0x64>
 8019bc6:	2963      	cmp	r1, #99	; 0x63
 8019bc8:	d036      	beq.n	8019c38 <_printf_i+0x90>
 8019bca:	d80a      	bhi.n	8019be2 <_printf_i+0x3a>
 8019bcc:	2900      	cmp	r1, #0
 8019bce:	f000 80b9 	beq.w	8019d44 <_printf_i+0x19c>
 8019bd2:	2958      	cmp	r1, #88	; 0x58
 8019bd4:	f000 8083 	beq.w	8019cde <_printf_i+0x136>
 8019bd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019bdc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8019be0:	e032      	b.n	8019c48 <_printf_i+0xa0>
 8019be2:	2964      	cmp	r1, #100	; 0x64
 8019be4:	d001      	beq.n	8019bea <_printf_i+0x42>
 8019be6:	2969      	cmp	r1, #105	; 0x69
 8019be8:	d1f6      	bne.n	8019bd8 <_printf_i+0x30>
 8019bea:	6820      	ldr	r0, [r4, #0]
 8019bec:	6813      	ldr	r3, [r2, #0]
 8019bee:	0605      	lsls	r5, r0, #24
 8019bf0:	f103 0104 	add.w	r1, r3, #4
 8019bf4:	d52a      	bpl.n	8019c4c <_printf_i+0xa4>
 8019bf6:	681b      	ldr	r3, [r3, #0]
 8019bf8:	6011      	str	r1, [r2, #0]
 8019bfa:	2b00      	cmp	r3, #0
 8019bfc:	da03      	bge.n	8019c06 <_printf_i+0x5e>
 8019bfe:	222d      	movs	r2, #45	; 0x2d
 8019c00:	425b      	negs	r3, r3
 8019c02:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8019c06:	486f      	ldr	r0, [pc, #444]	; (8019dc4 <_printf_i+0x21c>)
 8019c08:	220a      	movs	r2, #10
 8019c0a:	e039      	b.n	8019c80 <_printf_i+0xd8>
 8019c0c:	2973      	cmp	r1, #115	; 0x73
 8019c0e:	f000 809d 	beq.w	8019d4c <_printf_i+0x1a4>
 8019c12:	d808      	bhi.n	8019c26 <_printf_i+0x7e>
 8019c14:	296f      	cmp	r1, #111	; 0x6f
 8019c16:	d020      	beq.n	8019c5a <_printf_i+0xb2>
 8019c18:	2970      	cmp	r1, #112	; 0x70
 8019c1a:	d1dd      	bne.n	8019bd8 <_printf_i+0x30>
 8019c1c:	6823      	ldr	r3, [r4, #0]
 8019c1e:	f043 0320 	orr.w	r3, r3, #32
 8019c22:	6023      	str	r3, [r4, #0]
 8019c24:	e003      	b.n	8019c2e <_printf_i+0x86>
 8019c26:	2975      	cmp	r1, #117	; 0x75
 8019c28:	d017      	beq.n	8019c5a <_printf_i+0xb2>
 8019c2a:	2978      	cmp	r1, #120	; 0x78
 8019c2c:	d1d4      	bne.n	8019bd8 <_printf_i+0x30>
 8019c2e:	2378      	movs	r3, #120	; 0x78
 8019c30:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8019c34:	4864      	ldr	r0, [pc, #400]	; (8019dc8 <_printf_i+0x220>)
 8019c36:	e055      	b.n	8019ce4 <_printf_i+0x13c>
 8019c38:	6813      	ldr	r3, [r2, #0]
 8019c3a:	1d19      	adds	r1, r3, #4
 8019c3c:	681b      	ldr	r3, [r3, #0]
 8019c3e:	6011      	str	r1, [r2, #0]
 8019c40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019c44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019c48:	2301      	movs	r3, #1
 8019c4a:	e08c      	b.n	8019d66 <_printf_i+0x1be>
 8019c4c:	681b      	ldr	r3, [r3, #0]
 8019c4e:	6011      	str	r1, [r2, #0]
 8019c50:	f010 0f40 	tst.w	r0, #64	; 0x40
 8019c54:	bf18      	it	ne
 8019c56:	b21b      	sxthne	r3, r3
 8019c58:	e7cf      	b.n	8019bfa <_printf_i+0x52>
 8019c5a:	6813      	ldr	r3, [r2, #0]
 8019c5c:	6825      	ldr	r5, [r4, #0]
 8019c5e:	1d18      	adds	r0, r3, #4
 8019c60:	6010      	str	r0, [r2, #0]
 8019c62:	0628      	lsls	r0, r5, #24
 8019c64:	d501      	bpl.n	8019c6a <_printf_i+0xc2>
 8019c66:	681b      	ldr	r3, [r3, #0]
 8019c68:	e002      	b.n	8019c70 <_printf_i+0xc8>
 8019c6a:	0668      	lsls	r0, r5, #25
 8019c6c:	d5fb      	bpl.n	8019c66 <_printf_i+0xbe>
 8019c6e:	881b      	ldrh	r3, [r3, #0]
 8019c70:	4854      	ldr	r0, [pc, #336]	; (8019dc4 <_printf_i+0x21c>)
 8019c72:	296f      	cmp	r1, #111	; 0x6f
 8019c74:	bf14      	ite	ne
 8019c76:	220a      	movne	r2, #10
 8019c78:	2208      	moveq	r2, #8
 8019c7a:	2100      	movs	r1, #0
 8019c7c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8019c80:	6865      	ldr	r5, [r4, #4]
 8019c82:	60a5      	str	r5, [r4, #8]
 8019c84:	2d00      	cmp	r5, #0
 8019c86:	f2c0 8095 	blt.w	8019db4 <_printf_i+0x20c>
 8019c8a:	6821      	ldr	r1, [r4, #0]
 8019c8c:	f021 0104 	bic.w	r1, r1, #4
 8019c90:	6021      	str	r1, [r4, #0]
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	d13d      	bne.n	8019d12 <_printf_i+0x16a>
 8019c96:	2d00      	cmp	r5, #0
 8019c98:	f040 808e 	bne.w	8019db8 <_printf_i+0x210>
 8019c9c:	4665      	mov	r5, ip
 8019c9e:	2a08      	cmp	r2, #8
 8019ca0:	d10b      	bne.n	8019cba <_printf_i+0x112>
 8019ca2:	6823      	ldr	r3, [r4, #0]
 8019ca4:	07db      	lsls	r3, r3, #31
 8019ca6:	d508      	bpl.n	8019cba <_printf_i+0x112>
 8019ca8:	6923      	ldr	r3, [r4, #16]
 8019caa:	6862      	ldr	r2, [r4, #4]
 8019cac:	429a      	cmp	r2, r3
 8019cae:	bfde      	ittt	le
 8019cb0:	2330      	movle	r3, #48	; 0x30
 8019cb2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8019cb6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8019cba:	ebac 0305 	sub.w	r3, ip, r5
 8019cbe:	6123      	str	r3, [r4, #16]
 8019cc0:	f8cd 8000 	str.w	r8, [sp]
 8019cc4:	463b      	mov	r3, r7
 8019cc6:	aa03      	add	r2, sp, #12
 8019cc8:	4621      	mov	r1, r4
 8019cca:	4630      	mov	r0, r6
 8019ccc:	f7ff fef6 	bl	8019abc <_printf_common>
 8019cd0:	3001      	adds	r0, #1
 8019cd2:	d14d      	bne.n	8019d70 <_printf_i+0x1c8>
 8019cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8019cd8:	b005      	add	sp, #20
 8019cda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019cde:	4839      	ldr	r0, [pc, #228]	; (8019dc4 <_printf_i+0x21c>)
 8019ce0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8019ce4:	6813      	ldr	r3, [r2, #0]
 8019ce6:	6821      	ldr	r1, [r4, #0]
 8019ce8:	1d1d      	adds	r5, r3, #4
 8019cea:	681b      	ldr	r3, [r3, #0]
 8019cec:	6015      	str	r5, [r2, #0]
 8019cee:	060a      	lsls	r2, r1, #24
 8019cf0:	d50b      	bpl.n	8019d0a <_printf_i+0x162>
 8019cf2:	07ca      	lsls	r2, r1, #31
 8019cf4:	bf44      	itt	mi
 8019cf6:	f041 0120 	orrmi.w	r1, r1, #32
 8019cfa:	6021      	strmi	r1, [r4, #0]
 8019cfc:	b91b      	cbnz	r3, 8019d06 <_printf_i+0x15e>
 8019cfe:	6822      	ldr	r2, [r4, #0]
 8019d00:	f022 0220 	bic.w	r2, r2, #32
 8019d04:	6022      	str	r2, [r4, #0]
 8019d06:	2210      	movs	r2, #16
 8019d08:	e7b7      	b.n	8019c7a <_printf_i+0xd2>
 8019d0a:	064d      	lsls	r5, r1, #25
 8019d0c:	bf48      	it	mi
 8019d0e:	b29b      	uxthmi	r3, r3
 8019d10:	e7ef      	b.n	8019cf2 <_printf_i+0x14a>
 8019d12:	4665      	mov	r5, ip
 8019d14:	fbb3 f1f2 	udiv	r1, r3, r2
 8019d18:	fb02 3311 	mls	r3, r2, r1, r3
 8019d1c:	5cc3      	ldrb	r3, [r0, r3]
 8019d1e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8019d22:	460b      	mov	r3, r1
 8019d24:	2900      	cmp	r1, #0
 8019d26:	d1f5      	bne.n	8019d14 <_printf_i+0x16c>
 8019d28:	e7b9      	b.n	8019c9e <_printf_i+0xf6>
 8019d2a:	6813      	ldr	r3, [r2, #0]
 8019d2c:	6825      	ldr	r5, [r4, #0]
 8019d2e:	6961      	ldr	r1, [r4, #20]
 8019d30:	1d18      	adds	r0, r3, #4
 8019d32:	6010      	str	r0, [r2, #0]
 8019d34:	0628      	lsls	r0, r5, #24
 8019d36:	681b      	ldr	r3, [r3, #0]
 8019d38:	d501      	bpl.n	8019d3e <_printf_i+0x196>
 8019d3a:	6019      	str	r1, [r3, #0]
 8019d3c:	e002      	b.n	8019d44 <_printf_i+0x19c>
 8019d3e:	066a      	lsls	r2, r5, #25
 8019d40:	d5fb      	bpl.n	8019d3a <_printf_i+0x192>
 8019d42:	8019      	strh	r1, [r3, #0]
 8019d44:	2300      	movs	r3, #0
 8019d46:	6123      	str	r3, [r4, #16]
 8019d48:	4665      	mov	r5, ip
 8019d4a:	e7b9      	b.n	8019cc0 <_printf_i+0x118>
 8019d4c:	6813      	ldr	r3, [r2, #0]
 8019d4e:	1d19      	adds	r1, r3, #4
 8019d50:	6011      	str	r1, [r2, #0]
 8019d52:	681d      	ldr	r5, [r3, #0]
 8019d54:	6862      	ldr	r2, [r4, #4]
 8019d56:	2100      	movs	r1, #0
 8019d58:	4628      	mov	r0, r5
 8019d5a:	f7e6 fac9 	bl	80002f0 <memchr>
 8019d5e:	b108      	cbz	r0, 8019d64 <_printf_i+0x1bc>
 8019d60:	1b40      	subs	r0, r0, r5
 8019d62:	6060      	str	r0, [r4, #4]
 8019d64:	6863      	ldr	r3, [r4, #4]
 8019d66:	6123      	str	r3, [r4, #16]
 8019d68:	2300      	movs	r3, #0
 8019d6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019d6e:	e7a7      	b.n	8019cc0 <_printf_i+0x118>
 8019d70:	6923      	ldr	r3, [r4, #16]
 8019d72:	462a      	mov	r2, r5
 8019d74:	4639      	mov	r1, r7
 8019d76:	4630      	mov	r0, r6
 8019d78:	47c0      	blx	r8
 8019d7a:	3001      	adds	r0, #1
 8019d7c:	d0aa      	beq.n	8019cd4 <_printf_i+0x12c>
 8019d7e:	6823      	ldr	r3, [r4, #0]
 8019d80:	079b      	lsls	r3, r3, #30
 8019d82:	d413      	bmi.n	8019dac <_printf_i+0x204>
 8019d84:	68e0      	ldr	r0, [r4, #12]
 8019d86:	9b03      	ldr	r3, [sp, #12]
 8019d88:	4298      	cmp	r0, r3
 8019d8a:	bfb8      	it	lt
 8019d8c:	4618      	movlt	r0, r3
 8019d8e:	e7a3      	b.n	8019cd8 <_printf_i+0x130>
 8019d90:	2301      	movs	r3, #1
 8019d92:	464a      	mov	r2, r9
 8019d94:	4639      	mov	r1, r7
 8019d96:	4630      	mov	r0, r6
 8019d98:	47c0      	blx	r8
 8019d9a:	3001      	adds	r0, #1
 8019d9c:	d09a      	beq.n	8019cd4 <_printf_i+0x12c>
 8019d9e:	3501      	adds	r5, #1
 8019da0:	68e3      	ldr	r3, [r4, #12]
 8019da2:	9a03      	ldr	r2, [sp, #12]
 8019da4:	1a9b      	subs	r3, r3, r2
 8019da6:	42ab      	cmp	r3, r5
 8019da8:	dcf2      	bgt.n	8019d90 <_printf_i+0x1e8>
 8019daa:	e7eb      	b.n	8019d84 <_printf_i+0x1dc>
 8019dac:	2500      	movs	r5, #0
 8019dae:	f104 0919 	add.w	r9, r4, #25
 8019db2:	e7f5      	b.n	8019da0 <_printf_i+0x1f8>
 8019db4:	2b00      	cmp	r3, #0
 8019db6:	d1ac      	bne.n	8019d12 <_printf_i+0x16a>
 8019db8:	7803      	ldrb	r3, [r0, #0]
 8019dba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019dbe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019dc2:	e76c      	b.n	8019c9e <_printf_i+0xf6>
 8019dc4:	0801d031 	.word	0x0801d031
 8019dc8:	0801d042 	.word	0x0801d042

08019dcc <_sbrk_r>:
 8019dcc:	b538      	push	{r3, r4, r5, lr}
 8019dce:	4c06      	ldr	r4, [pc, #24]	; (8019de8 <_sbrk_r+0x1c>)
 8019dd0:	2300      	movs	r3, #0
 8019dd2:	4605      	mov	r5, r0
 8019dd4:	4608      	mov	r0, r1
 8019dd6:	6023      	str	r3, [r4, #0]
 8019dd8:	f7e7 f9ce 	bl	8001178 <_sbrk>
 8019ddc:	1c43      	adds	r3, r0, #1
 8019dde:	d102      	bne.n	8019de6 <_sbrk_r+0x1a>
 8019de0:	6823      	ldr	r3, [r4, #0]
 8019de2:	b103      	cbz	r3, 8019de6 <_sbrk_r+0x1a>
 8019de4:	602b      	str	r3, [r5, #0]
 8019de6:	bd38      	pop	{r3, r4, r5, pc}
 8019de8:	200101e8 	.word	0x200101e8

08019dec <__sread>:
 8019dec:	b510      	push	{r4, lr}
 8019dee:	460c      	mov	r4, r1
 8019df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019df4:	f000 fad6 	bl	801a3a4 <_read_r>
 8019df8:	2800      	cmp	r0, #0
 8019dfa:	bfab      	itete	ge
 8019dfc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019dfe:	89a3      	ldrhlt	r3, [r4, #12]
 8019e00:	181b      	addge	r3, r3, r0
 8019e02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019e06:	bfac      	ite	ge
 8019e08:	6563      	strge	r3, [r4, #84]	; 0x54
 8019e0a:	81a3      	strhlt	r3, [r4, #12]
 8019e0c:	bd10      	pop	{r4, pc}

08019e0e <__swrite>:
 8019e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019e12:	461f      	mov	r7, r3
 8019e14:	898b      	ldrh	r3, [r1, #12]
 8019e16:	05db      	lsls	r3, r3, #23
 8019e18:	4605      	mov	r5, r0
 8019e1a:	460c      	mov	r4, r1
 8019e1c:	4616      	mov	r6, r2
 8019e1e:	d505      	bpl.n	8019e2c <__swrite+0x1e>
 8019e20:	2302      	movs	r3, #2
 8019e22:	2200      	movs	r2, #0
 8019e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019e28:	f000 f9b6 	bl	801a198 <_lseek_r>
 8019e2c:	89a3      	ldrh	r3, [r4, #12]
 8019e2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019e32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019e36:	81a3      	strh	r3, [r4, #12]
 8019e38:	4632      	mov	r2, r6
 8019e3a:	463b      	mov	r3, r7
 8019e3c:	4628      	mov	r0, r5
 8019e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019e42:	f000 b869 	b.w	8019f18 <_write_r>

08019e46 <__sseek>:
 8019e46:	b510      	push	{r4, lr}
 8019e48:	460c      	mov	r4, r1
 8019e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019e4e:	f000 f9a3 	bl	801a198 <_lseek_r>
 8019e52:	1c43      	adds	r3, r0, #1
 8019e54:	89a3      	ldrh	r3, [r4, #12]
 8019e56:	bf15      	itete	ne
 8019e58:	6560      	strne	r0, [r4, #84]	; 0x54
 8019e5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019e5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019e62:	81a3      	strheq	r3, [r4, #12]
 8019e64:	bf18      	it	ne
 8019e66:	81a3      	strhne	r3, [r4, #12]
 8019e68:	bd10      	pop	{r4, pc}

08019e6a <__sclose>:
 8019e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019e6e:	f000 b8d3 	b.w	801a018 <_close_r>
	...

08019e74 <__swbuf_r>:
 8019e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e76:	460e      	mov	r6, r1
 8019e78:	4614      	mov	r4, r2
 8019e7a:	4605      	mov	r5, r0
 8019e7c:	b118      	cbz	r0, 8019e86 <__swbuf_r+0x12>
 8019e7e:	6983      	ldr	r3, [r0, #24]
 8019e80:	b90b      	cbnz	r3, 8019e86 <__swbuf_r+0x12>
 8019e82:	f7ff faa5 	bl	80193d0 <__sinit>
 8019e86:	4b21      	ldr	r3, [pc, #132]	; (8019f0c <__swbuf_r+0x98>)
 8019e88:	429c      	cmp	r4, r3
 8019e8a:	d12a      	bne.n	8019ee2 <__swbuf_r+0x6e>
 8019e8c:	686c      	ldr	r4, [r5, #4]
 8019e8e:	69a3      	ldr	r3, [r4, #24]
 8019e90:	60a3      	str	r3, [r4, #8]
 8019e92:	89a3      	ldrh	r3, [r4, #12]
 8019e94:	071a      	lsls	r2, r3, #28
 8019e96:	d52e      	bpl.n	8019ef6 <__swbuf_r+0x82>
 8019e98:	6923      	ldr	r3, [r4, #16]
 8019e9a:	b363      	cbz	r3, 8019ef6 <__swbuf_r+0x82>
 8019e9c:	6923      	ldr	r3, [r4, #16]
 8019e9e:	6820      	ldr	r0, [r4, #0]
 8019ea0:	1ac0      	subs	r0, r0, r3
 8019ea2:	6963      	ldr	r3, [r4, #20]
 8019ea4:	b2f6      	uxtb	r6, r6
 8019ea6:	4283      	cmp	r3, r0
 8019ea8:	4637      	mov	r7, r6
 8019eaa:	dc04      	bgt.n	8019eb6 <__swbuf_r+0x42>
 8019eac:	4621      	mov	r1, r4
 8019eae:	4628      	mov	r0, r5
 8019eb0:	f000 f948 	bl	801a144 <_fflush_r>
 8019eb4:	bb28      	cbnz	r0, 8019f02 <__swbuf_r+0x8e>
 8019eb6:	68a3      	ldr	r3, [r4, #8]
 8019eb8:	3b01      	subs	r3, #1
 8019eba:	60a3      	str	r3, [r4, #8]
 8019ebc:	6823      	ldr	r3, [r4, #0]
 8019ebe:	1c5a      	adds	r2, r3, #1
 8019ec0:	6022      	str	r2, [r4, #0]
 8019ec2:	701e      	strb	r6, [r3, #0]
 8019ec4:	6963      	ldr	r3, [r4, #20]
 8019ec6:	3001      	adds	r0, #1
 8019ec8:	4283      	cmp	r3, r0
 8019eca:	d004      	beq.n	8019ed6 <__swbuf_r+0x62>
 8019ecc:	89a3      	ldrh	r3, [r4, #12]
 8019ece:	07db      	lsls	r3, r3, #31
 8019ed0:	d519      	bpl.n	8019f06 <__swbuf_r+0x92>
 8019ed2:	2e0a      	cmp	r6, #10
 8019ed4:	d117      	bne.n	8019f06 <__swbuf_r+0x92>
 8019ed6:	4621      	mov	r1, r4
 8019ed8:	4628      	mov	r0, r5
 8019eda:	f000 f933 	bl	801a144 <_fflush_r>
 8019ede:	b190      	cbz	r0, 8019f06 <__swbuf_r+0x92>
 8019ee0:	e00f      	b.n	8019f02 <__swbuf_r+0x8e>
 8019ee2:	4b0b      	ldr	r3, [pc, #44]	; (8019f10 <__swbuf_r+0x9c>)
 8019ee4:	429c      	cmp	r4, r3
 8019ee6:	d101      	bne.n	8019eec <__swbuf_r+0x78>
 8019ee8:	68ac      	ldr	r4, [r5, #8]
 8019eea:	e7d0      	b.n	8019e8e <__swbuf_r+0x1a>
 8019eec:	4b09      	ldr	r3, [pc, #36]	; (8019f14 <__swbuf_r+0xa0>)
 8019eee:	429c      	cmp	r4, r3
 8019ef0:	bf08      	it	eq
 8019ef2:	68ec      	ldreq	r4, [r5, #12]
 8019ef4:	e7cb      	b.n	8019e8e <__swbuf_r+0x1a>
 8019ef6:	4621      	mov	r1, r4
 8019ef8:	4628      	mov	r0, r5
 8019efa:	f000 f81f 	bl	8019f3c <__swsetup_r>
 8019efe:	2800      	cmp	r0, #0
 8019f00:	d0cc      	beq.n	8019e9c <__swbuf_r+0x28>
 8019f02:	f04f 37ff 	mov.w	r7, #4294967295
 8019f06:	4638      	mov	r0, r7
 8019f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019f0a:	bf00      	nop
 8019f0c:	0801cfe0 	.word	0x0801cfe0
 8019f10:	0801d000 	.word	0x0801d000
 8019f14:	0801cfc0 	.word	0x0801cfc0

08019f18 <_write_r>:
 8019f18:	b538      	push	{r3, r4, r5, lr}
 8019f1a:	4c07      	ldr	r4, [pc, #28]	; (8019f38 <_write_r+0x20>)
 8019f1c:	4605      	mov	r5, r0
 8019f1e:	4608      	mov	r0, r1
 8019f20:	4611      	mov	r1, r2
 8019f22:	2200      	movs	r2, #0
 8019f24:	6022      	str	r2, [r4, #0]
 8019f26:	461a      	mov	r2, r3
 8019f28:	f7e7 f8d5 	bl	80010d6 <_write>
 8019f2c:	1c43      	adds	r3, r0, #1
 8019f2e:	d102      	bne.n	8019f36 <_write_r+0x1e>
 8019f30:	6823      	ldr	r3, [r4, #0]
 8019f32:	b103      	cbz	r3, 8019f36 <_write_r+0x1e>
 8019f34:	602b      	str	r3, [r5, #0]
 8019f36:	bd38      	pop	{r3, r4, r5, pc}
 8019f38:	200101e8 	.word	0x200101e8

08019f3c <__swsetup_r>:
 8019f3c:	4b32      	ldr	r3, [pc, #200]	; (801a008 <__swsetup_r+0xcc>)
 8019f3e:	b570      	push	{r4, r5, r6, lr}
 8019f40:	681d      	ldr	r5, [r3, #0]
 8019f42:	4606      	mov	r6, r0
 8019f44:	460c      	mov	r4, r1
 8019f46:	b125      	cbz	r5, 8019f52 <__swsetup_r+0x16>
 8019f48:	69ab      	ldr	r3, [r5, #24]
 8019f4a:	b913      	cbnz	r3, 8019f52 <__swsetup_r+0x16>
 8019f4c:	4628      	mov	r0, r5
 8019f4e:	f7ff fa3f 	bl	80193d0 <__sinit>
 8019f52:	4b2e      	ldr	r3, [pc, #184]	; (801a00c <__swsetup_r+0xd0>)
 8019f54:	429c      	cmp	r4, r3
 8019f56:	d10f      	bne.n	8019f78 <__swsetup_r+0x3c>
 8019f58:	686c      	ldr	r4, [r5, #4]
 8019f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019f5e:	b29a      	uxth	r2, r3
 8019f60:	0715      	lsls	r5, r2, #28
 8019f62:	d42c      	bmi.n	8019fbe <__swsetup_r+0x82>
 8019f64:	06d0      	lsls	r0, r2, #27
 8019f66:	d411      	bmi.n	8019f8c <__swsetup_r+0x50>
 8019f68:	2209      	movs	r2, #9
 8019f6a:	6032      	str	r2, [r6, #0]
 8019f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019f70:	81a3      	strh	r3, [r4, #12]
 8019f72:	f04f 30ff 	mov.w	r0, #4294967295
 8019f76:	e03e      	b.n	8019ff6 <__swsetup_r+0xba>
 8019f78:	4b25      	ldr	r3, [pc, #148]	; (801a010 <__swsetup_r+0xd4>)
 8019f7a:	429c      	cmp	r4, r3
 8019f7c:	d101      	bne.n	8019f82 <__swsetup_r+0x46>
 8019f7e:	68ac      	ldr	r4, [r5, #8]
 8019f80:	e7eb      	b.n	8019f5a <__swsetup_r+0x1e>
 8019f82:	4b24      	ldr	r3, [pc, #144]	; (801a014 <__swsetup_r+0xd8>)
 8019f84:	429c      	cmp	r4, r3
 8019f86:	bf08      	it	eq
 8019f88:	68ec      	ldreq	r4, [r5, #12]
 8019f8a:	e7e6      	b.n	8019f5a <__swsetup_r+0x1e>
 8019f8c:	0751      	lsls	r1, r2, #29
 8019f8e:	d512      	bpl.n	8019fb6 <__swsetup_r+0x7a>
 8019f90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019f92:	b141      	cbz	r1, 8019fa6 <__swsetup_r+0x6a>
 8019f94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019f98:	4299      	cmp	r1, r3
 8019f9a:	d002      	beq.n	8019fa2 <__swsetup_r+0x66>
 8019f9c:	4630      	mov	r0, r6
 8019f9e:	f000 f98d 	bl	801a2bc <_free_r>
 8019fa2:	2300      	movs	r3, #0
 8019fa4:	6363      	str	r3, [r4, #52]	; 0x34
 8019fa6:	89a3      	ldrh	r3, [r4, #12]
 8019fa8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019fac:	81a3      	strh	r3, [r4, #12]
 8019fae:	2300      	movs	r3, #0
 8019fb0:	6063      	str	r3, [r4, #4]
 8019fb2:	6923      	ldr	r3, [r4, #16]
 8019fb4:	6023      	str	r3, [r4, #0]
 8019fb6:	89a3      	ldrh	r3, [r4, #12]
 8019fb8:	f043 0308 	orr.w	r3, r3, #8
 8019fbc:	81a3      	strh	r3, [r4, #12]
 8019fbe:	6923      	ldr	r3, [r4, #16]
 8019fc0:	b94b      	cbnz	r3, 8019fd6 <__swsetup_r+0x9a>
 8019fc2:	89a3      	ldrh	r3, [r4, #12]
 8019fc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019fc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019fcc:	d003      	beq.n	8019fd6 <__swsetup_r+0x9a>
 8019fce:	4621      	mov	r1, r4
 8019fd0:	4630      	mov	r0, r6
 8019fd2:	f000 f917 	bl	801a204 <__smakebuf_r>
 8019fd6:	89a2      	ldrh	r2, [r4, #12]
 8019fd8:	f012 0301 	ands.w	r3, r2, #1
 8019fdc:	d00c      	beq.n	8019ff8 <__swsetup_r+0xbc>
 8019fde:	2300      	movs	r3, #0
 8019fe0:	60a3      	str	r3, [r4, #8]
 8019fe2:	6963      	ldr	r3, [r4, #20]
 8019fe4:	425b      	negs	r3, r3
 8019fe6:	61a3      	str	r3, [r4, #24]
 8019fe8:	6923      	ldr	r3, [r4, #16]
 8019fea:	b953      	cbnz	r3, 801a002 <__swsetup_r+0xc6>
 8019fec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019ff0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8019ff4:	d1ba      	bne.n	8019f6c <__swsetup_r+0x30>
 8019ff6:	bd70      	pop	{r4, r5, r6, pc}
 8019ff8:	0792      	lsls	r2, r2, #30
 8019ffa:	bf58      	it	pl
 8019ffc:	6963      	ldrpl	r3, [r4, #20]
 8019ffe:	60a3      	str	r3, [r4, #8]
 801a000:	e7f2      	b.n	8019fe8 <__swsetup_r+0xac>
 801a002:	2000      	movs	r0, #0
 801a004:	e7f7      	b.n	8019ff6 <__swsetup_r+0xba>
 801a006:	bf00      	nop
 801a008:	20000034 	.word	0x20000034
 801a00c:	0801cfe0 	.word	0x0801cfe0
 801a010:	0801d000 	.word	0x0801d000
 801a014:	0801cfc0 	.word	0x0801cfc0

0801a018 <_close_r>:
 801a018:	b538      	push	{r3, r4, r5, lr}
 801a01a:	4c06      	ldr	r4, [pc, #24]	; (801a034 <_close_r+0x1c>)
 801a01c:	2300      	movs	r3, #0
 801a01e:	4605      	mov	r5, r0
 801a020:	4608      	mov	r0, r1
 801a022:	6023      	str	r3, [r4, #0]
 801a024:	f7e7 f873 	bl	800110e <_close>
 801a028:	1c43      	adds	r3, r0, #1
 801a02a:	d102      	bne.n	801a032 <_close_r+0x1a>
 801a02c:	6823      	ldr	r3, [r4, #0]
 801a02e:	b103      	cbz	r3, 801a032 <_close_r+0x1a>
 801a030:	602b      	str	r3, [r5, #0]
 801a032:	bd38      	pop	{r3, r4, r5, pc}
 801a034:	200101e8 	.word	0x200101e8

0801a038 <__sflush_r>:
 801a038:	898a      	ldrh	r2, [r1, #12]
 801a03a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a03e:	4605      	mov	r5, r0
 801a040:	0710      	lsls	r0, r2, #28
 801a042:	460c      	mov	r4, r1
 801a044:	d458      	bmi.n	801a0f8 <__sflush_r+0xc0>
 801a046:	684b      	ldr	r3, [r1, #4]
 801a048:	2b00      	cmp	r3, #0
 801a04a:	dc05      	bgt.n	801a058 <__sflush_r+0x20>
 801a04c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a04e:	2b00      	cmp	r3, #0
 801a050:	dc02      	bgt.n	801a058 <__sflush_r+0x20>
 801a052:	2000      	movs	r0, #0
 801a054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a058:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a05a:	2e00      	cmp	r6, #0
 801a05c:	d0f9      	beq.n	801a052 <__sflush_r+0x1a>
 801a05e:	2300      	movs	r3, #0
 801a060:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a064:	682f      	ldr	r7, [r5, #0]
 801a066:	6a21      	ldr	r1, [r4, #32]
 801a068:	602b      	str	r3, [r5, #0]
 801a06a:	d032      	beq.n	801a0d2 <__sflush_r+0x9a>
 801a06c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a06e:	89a3      	ldrh	r3, [r4, #12]
 801a070:	075a      	lsls	r2, r3, #29
 801a072:	d505      	bpl.n	801a080 <__sflush_r+0x48>
 801a074:	6863      	ldr	r3, [r4, #4]
 801a076:	1ac0      	subs	r0, r0, r3
 801a078:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a07a:	b10b      	cbz	r3, 801a080 <__sflush_r+0x48>
 801a07c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a07e:	1ac0      	subs	r0, r0, r3
 801a080:	2300      	movs	r3, #0
 801a082:	4602      	mov	r2, r0
 801a084:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a086:	6a21      	ldr	r1, [r4, #32]
 801a088:	4628      	mov	r0, r5
 801a08a:	47b0      	blx	r6
 801a08c:	1c43      	adds	r3, r0, #1
 801a08e:	89a3      	ldrh	r3, [r4, #12]
 801a090:	d106      	bne.n	801a0a0 <__sflush_r+0x68>
 801a092:	6829      	ldr	r1, [r5, #0]
 801a094:	291d      	cmp	r1, #29
 801a096:	d848      	bhi.n	801a12a <__sflush_r+0xf2>
 801a098:	4a29      	ldr	r2, [pc, #164]	; (801a140 <__sflush_r+0x108>)
 801a09a:	40ca      	lsrs	r2, r1
 801a09c:	07d6      	lsls	r6, r2, #31
 801a09e:	d544      	bpl.n	801a12a <__sflush_r+0xf2>
 801a0a0:	2200      	movs	r2, #0
 801a0a2:	6062      	str	r2, [r4, #4]
 801a0a4:	04d9      	lsls	r1, r3, #19
 801a0a6:	6922      	ldr	r2, [r4, #16]
 801a0a8:	6022      	str	r2, [r4, #0]
 801a0aa:	d504      	bpl.n	801a0b6 <__sflush_r+0x7e>
 801a0ac:	1c42      	adds	r2, r0, #1
 801a0ae:	d101      	bne.n	801a0b4 <__sflush_r+0x7c>
 801a0b0:	682b      	ldr	r3, [r5, #0]
 801a0b2:	b903      	cbnz	r3, 801a0b6 <__sflush_r+0x7e>
 801a0b4:	6560      	str	r0, [r4, #84]	; 0x54
 801a0b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a0b8:	602f      	str	r7, [r5, #0]
 801a0ba:	2900      	cmp	r1, #0
 801a0bc:	d0c9      	beq.n	801a052 <__sflush_r+0x1a>
 801a0be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a0c2:	4299      	cmp	r1, r3
 801a0c4:	d002      	beq.n	801a0cc <__sflush_r+0x94>
 801a0c6:	4628      	mov	r0, r5
 801a0c8:	f000 f8f8 	bl	801a2bc <_free_r>
 801a0cc:	2000      	movs	r0, #0
 801a0ce:	6360      	str	r0, [r4, #52]	; 0x34
 801a0d0:	e7c0      	b.n	801a054 <__sflush_r+0x1c>
 801a0d2:	2301      	movs	r3, #1
 801a0d4:	4628      	mov	r0, r5
 801a0d6:	47b0      	blx	r6
 801a0d8:	1c41      	adds	r1, r0, #1
 801a0da:	d1c8      	bne.n	801a06e <__sflush_r+0x36>
 801a0dc:	682b      	ldr	r3, [r5, #0]
 801a0de:	2b00      	cmp	r3, #0
 801a0e0:	d0c5      	beq.n	801a06e <__sflush_r+0x36>
 801a0e2:	2b1d      	cmp	r3, #29
 801a0e4:	d001      	beq.n	801a0ea <__sflush_r+0xb2>
 801a0e6:	2b16      	cmp	r3, #22
 801a0e8:	d101      	bne.n	801a0ee <__sflush_r+0xb6>
 801a0ea:	602f      	str	r7, [r5, #0]
 801a0ec:	e7b1      	b.n	801a052 <__sflush_r+0x1a>
 801a0ee:	89a3      	ldrh	r3, [r4, #12]
 801a0f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a0f4:	81a3      	strh	r3, [r4, #12]
 801a0f6:	e7ad      	b.n	801a054 <__sflush_r+0x1c>
 801a0f8:	690f      	ldr	r7, [r1, #16]
 801a0fa:	2f00      	cmp	r7, #0
 801a0fc:	d0a9      	beq.n	801a052 <__sflush_r+0x1a>
 801a0fe:	0793      	lsls	r3, r2, #30
 801a100:	680e      	ldr	r6, [r1, #0]
 801a102:	bf08      	it	eq
 801a104:	694b      	ldreq	r3, [r1, #20]
 801a106:	600f      	str	r7, [r1, #0]
 801a108:	bf18      	it	ne
 801a10a:	2300      	movne	r3, #0
 801a10c:	eba6 0807 	sub.w	r8, r6, r7
 801a110:	608b      	str	r3, [r1, #8]
 801a112:	f1b8 0f00 	cmp.w	r8, #0
 801a116:	dd9c      	ble.n	801a052 <__sflush_r+0x1a>
 801a118:	4643      	mov	r3, r8
 801a11a:	463a      	mov	r2, r7
 801a11c:	6a21      	ldr	r1, [r4, #32]
 801a11e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a120:	4628      	mov	r0, r5
 801a122:	47b0      	blx	r6
 801a124:	2800      	cmp	r0, #0
 801a126:	dc06      	bgt.n	801a136 <__sflush_r+0xfe>
 801a128:	89a3      	ldrh	r3, [r4, #12]
 801a12a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a12e:	81a3      	strh	r3, [r4, #12]
 801a130:	f04f 30ff 	mov.w	r0, #4294967295
 801a134:	e78e      	b.n	801a054 <__sflush_r+0x1c>
 801a136:	4407      	add	r7, r0
 801a138:	eba8 0800 	sub.w	r8, r8, r0
 801a13c:	e7e9      	b.n	801a112 <__sflush_r+0xda>
 801a13e:	bf00      	nop
 801a140:	20400001 	.word	0x20400001

0801a144 <_fflush_r>:
 801a144:	b538      	push	{r3, r4, r5, lr}
 801a146:	690b      	ldr	r3, [r1, #16]
 801a148:	4605      	mov	r5, r0
 801a14a:	460c      	mov	r4, r1
 801a14c:	b1db      	cbz	r3, 801a186 <_fflush_r+0x42>
 801a14e:	b118      	cbz	r0, 801a158 <_fflush_r+0x14>
 801a150:	6983      	ldr	r3, [r0, #24]
 801a152:	b90b      	cbnz	r3, 801a158 <_fflush_r+0x14>
 801a154:	f7ff f93c 	bl	80193d0 <__sinit>
 801a158:	4b0c      	ldr	r3, [pc, #48]	; (801a18c <_fflush_r+0x48>)
 801a15a:	429c      	cmp	r4, r3
 801a15c:	d109      	bne.n	801a172 <_fflush_r+0x2e>
 801a15e:	686c      	ldr	r4, [r5, #4]
 801a160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a164:	b17b      	cbz	r3, 801a186 <_fflush_r+0x42>
 801a166:	4621      	mov	r1, r4
 801a168:	4628      	mov	r0, r5
 801a16a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a16e:	f7ff bf63 	b.w	801a038 <__sflush_r>
 801a172:	4b07      	ldr	r3, [pc, #28]	; (801a190 <_fflush_r+0x4c>)
 801a174:	429c      	cmp	r4, r3
 801a176:	d101      	bne.n	801a17c <_fflush_r+0x38>
 801a178:	68ac      	ldr	r4, [r5, #8]
 801a17a:	e7f1      	b.n	801a160 <_fflush_r+0x1c>
 801a17c:	4b05      	ldr	r3, [pc, #20]	; (801a194 <_fflush_r+0x50>)
 801a17e:	429c      	cmp	r4, r3
 801a180:	bf08      	it	eq
 801a182:	68ec      	ldreq	r4, [r5, #12]
 801a184:	e7ec      	b.n	801a160 <_fflush_r+0x1c>
 801a186:	2000      	movs	r0, #0
 801a188:	bd38      	pop	{r3, r4, r5, pc}
 801a18a:	bf00      	nop
 801a18c:	0801cfe0 	.word	0x0801cfe0
 801a190:	0801d000 	.word	0x0801d000
 801a194:	0801cfc0 	.word	0x0801cfc0

0801a198 <_lseek_r>:
 801a198:	b538      	push	{r3, r4, r5, lr}
 801a19a:	4c07      	ldr	r4, [pc, #28]	; (801a1b8 <_lseek_r+0x20>)
 801a19c:	4605      	mov	r5, r0
 801a19e:	4608      	mov	r0, r1
 801a1a0:	4611      	mov	r1, r2
 801a1a2:	2200      	movs	r2, #0
 801a1a4:	6022      	str	r2, [r4, #0]
 801a1a6:	461a      	mov	r2, r3
 801a1a8:	f7e6 ffd8 	bl	800115c <_lseek>
 801a1ac:	1c43      	adds	r3, r0, #1
 801a1ae:	d102      	bne.n	801a1b6 <_lseek_r+0x1e>
 801a1b0:	6823      	ldr	r3, [r4, #0]
 801a1b2:	b103      	cbz	r3, 801a1b6 <_lseek_r+0x1e>
 801a1b4:	602b      	str	r3, [r5, #0]
 801a1b6:	bd38      	pop	{r3, r4, r5, pc}
 801a1b8:	200101e8 	.word	0x200101e8

0801a1bc <__swhatbuf_r>:
 801a1bc:	b570      	push	{r4, r5, r6, lr}
 801a1be:	460e      	mov	r6, r1
 801a1c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a1c4:	2900      	cmp	r1, #0
 801a1c6:	b096      	sub	sp, #88	; 0x58
 801a1c8:	4614      	mov	r4, r2
 801a1ca:	461d      	mov	r5, r3
 801a1cc:	da07      	bge.n	801a1de <__swhatbuf_r+0x22>
 801a1ce:	2300      	movs	r3, #0
 801a1d0:	602b      	str	r3, [r5, #0]
 801a1d2:	89b3      	ldrh	r3, [r6, #12]
 801a1d4:	061a      	lsls	r2, r3, #24
 801a1d6:	d410      	bmi.n	801a1fa <__swhatbuf_r+0x3e>
 801a1d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a1dc:	e00e      	b.n	801a1fc <__swhatbuf_r+0x40>
 801a1de:	466a      	mov	r2, sp
 801a1e0:	f000 f8f2 	bl	801a3c8 <_fstat_r>
 801a1e4:	2800      	cmp	r0, #0
 801a1e6:	dbf2      	blt.n	801a1ce <__swhatbuf_r+0x12>
 801a1e8:	9a01      	ldr	r2, [sp, #4]
 801a1ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a1ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a1f2:	425a      	negs	r2, r3
 801a1f4:	415a      	adcs	r2, r3
 801a1f6:	602a      	str	r2, [r5, #0]
 801a1f8:	e7ee      	b.n	801a1d8 <__swhatbuf_r+0x1c>
 801a1fa:	2340      	movs	r3, #64	; 0x40
 801a1fc:	2000      	movs	r0, #0
 801a1fe:	6023      	str	r3, [r4, #0]
 801a200:	b016      	add	sp, #88	; 0x58
 801a202:	bd70      	pop	{r4, r5, r6, pc}

0801a204 <__smakebuf_r>:
 801a204:	898b      	ldrh	r3, [r1, #12]
 801a206:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a208:	079d      	lsls	r5, r3, #30
 801a20a:	4606      	mov	r6, r0
 801a20c:	460c      	mov	r4, r1
 801a20e:	d507      	bpl.n	801a220 <__smakebuf_r+0x1c>
 801a210:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a214:	6023      	str	r3, [r4, #0]
 801a216:	6123      	str	r3, [r4, #16]
 801a218:	2301      	movs	r3, #1
 801a21a:	6163      	str	r3, [r4, #20]
 801a21c:	b002      	add	sp, #8
 801a21e:	bd70      	pop	{r4, r5, r6, pc}
 801a220:	ab01      	add	r3, sp, #4
 801a222:	466a      	mov	r2, sp
 801a224:	f7ff ffca 	bl	801a1bc <__swhatbuf_r>
 801a228:	9900      	ldr	r1, [sp, #0]
 801a22a:	4605      	mov	r5, r0
 801a22c:	4630      	mov	r0, r6
 801a22e:	f7ff f959 	bl	80194e4 <_malloc_r>
 801a232:	b948      	cbnz	r0, 801a248 <__smakebuf_r+0x44>
 801a234:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a238:	059a      	lsls	r2, r3, #22
 801a23a:	d4ef      	bmi.n	801a21c <__smakebuf_r+0x18>
 801a23c:	f023 0303 	bic.w	r3, r3, #3
 801a240:	f043 0302 	orr.w	r3, r3, #2
 801a244:	81a3      	strh	r3, [r4, #12]
 801a246:	e7e3      	b.n	801a210 <__smakebuf_r+0xc>
 801a248:	4b0d      	ldr	r3, [pc, #52]	; (801a280 <__smakebuf_r+0x7c>)
 801a24a:	62b3      	str	r3, [r6, #40]	; 0x28
 801a24c:	89a3      	ldrh	r3, [r4, #12]
 801a24e:	6020      	str	r0, [r4, #0]
 801a250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a254:	81a3      	strh	r3, [r4, #12]
 801a256:	9b00      	ldr	r3, [sp, #0]
 801a258:	6163      	str	r3, [r4, #20]
 801a25a:	9b01      	ldr	r3, [sp, #4]
 801a25c:	6120      	str	r0, [r4, #16]
 801a25e:	b15b      	cbz	r3, 801a278 <__smakebuf_r+0x74>
 801a260:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a264:	4630      	mov	r0, r6
 801a266:	f000 f8c1 	bl	801a3ec <_isatty_r>
 801a26a:	b128      	cbz	r0, 801a278 <__smakebuf_r+0x74>
 801a26c:	89a3      	ldrh	r3, [r4, #12]
 801a26e:	f023 0303 	bic.w	r3, r3, #3
 801a272:	f043 0301 	orr.w	r3, r3, #1
 801a276:	81a3      	strh	r3, [r4, #12]
 801a278:	89a3      	ldrh	r3, [r4, #12]
 801a27a:	431d      	orrs	r5, r3
 801a27c:	81a5      	strh	r5, [r4, #12]
 801a27e:	e7cd      	b.n	801a21c <__smakebuf_r+0x18>
 801a280:	08019399 	.word	0x08019399

0801a284 <memmove>:
 801a284:	4288      	cmp	r0, r1
 801a286:	b510      	push	{r4, lr}
 801a288:	eb01 0302 	add.w	r3, r1, r2
 801a28c:	d807      	bhi.n	801a29e <memmove+0x1a>
 801a28e:	1e42      	subs	r2, r0, #1
 801a290:	4299      	cmp	r1, r3
 801a292:	d00a      	beq.n	801a2aa <memmove+0x26>
 801a294:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a298:	f802 4f01 	strb.w	r4, [r2, #1]!
 801a29c:	e7f8      	b.n	801a290 <memmove+0xc>
 801a29e:	4283      	cmp	r3, r0
 801a2a0:	d9f5      	bls.n	801a28e <memmove+0xa>
 801a2a2:	1881      	adds	r1, r0, r2
 801a2a4:	1ad2      	subs	r2, r2, r3
 801a2a6:	42d3      	cmn	r3, r2
 801a2a8:	d100      	bne.n	801a2ac <memmove+0x28>
 801a2aa:	bd10      	pop	{r4, pc}
 801a2ac:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a2b0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801a2b4:	e7f7      	b.n	801a2a6 <memmove+0x22>

0801a2b6 <__malloc_lock>:
 801a2b6:	4770      	bx	lr

0801a2b8 <__malloc_unlock>:
 801a2b8:	4770      	bx	lr
	...

0801a2bc <_free_r>:
 801a2bc:	b538      	push	{r3, r4, r5, lr}
 801a2be:	4605      	mov	r5, r0
 801a2c0:	2900      	cmp	r1, #0
 801a2c2:	d045      	beq.n	801a350 <_free_r+0x94>
 801a2c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a2c8:	1f0c      	subs	r4, r1, #4
 801a2ca:	2b00      	cmp	r3, #0
 801a2cc:	bfb8      	it	lt
 801a2ce:	18e4      	addlt	r4, r4, r3
 801a2d0:	f7ff fff1 	bl	801a2b6 <__malloc_lock>
 801a2d4:	4a1f      	ldr	r2, [pc, #124]	; (801a354 <_free_r+0x98>)
 801a2d6:	6813      	ldr	r3, [r2, #0]
 801a2d8:	4610      	mov	r0, r2
 801a2da:	b933      	cbnz	r3, 801a2ea <_free_r+0x2e>
 801a2dc:	6063      	str	r3, [r4, #4]
 801a2de:	6014      	str	r4, [r2, #0]
 801a2e0:	4628      	mov	r0, r5
 801a2e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a2e6:	f7ff bfe7 	b.w	801a2b8 <__malloc_unlock>
 801a2ea:	42a3      	cmp	r3, r4
 801a2ec:	d90c      	bls.n	801a308 <_free_r+0x4c>
 801a2ee:	6821      	ldr	r1, [r4, #0]
 801a2f0:	1862      	adds	r2, r4, r1
 801a2f2:	4293      	cmp	r3, r2
 801a2f4:	bf04      	itt	eq
 801a2f6:	681a      	ldreq	r2, [r3, #0]
 801a2f8:	685b      	ldreq	r3, [r3, #4]
 801a2fa:	6063      	str	r3, [r4, #4]
 801a2fc:	bf04      	itt	eq
 801a2fe:	1852      	addeq	r2, r2, r1
 801a300:	6022      	streq	r2, [r4, #0]
 801a302:	6004      	str	r4, [r0, #0]
 801a304:	e7ec      	b.n	801a2e0 <_free_r+0x24>
 801a306:	4613      	mov	r3, r2
 801a308:	685a      	ldr	r2, [r3, #4]
 801a30a:	b10a      	cbz	r2, 801a310 <_free_r+0x54>
 801a30c:	42a2      	cmp	r2, r4
 801a30e:	d9fa      	bls.n	801a306 <_free_r+0x4a>
 801a310:	6819      	ldr	r1, [r3, #0]
 801a312:	1858      	adds	r0, r3, r1
 801a314:	42a0      	cmp	r0, r4
 801a316:	d10b      	bne.n	801a330 <_free_r+0x74>
 801a318:	6820      	ldr	r0, [r4, #0]
 801a31a:	4401      	add	r1, r0
 801a31c:	1858      	adds	r0, r3, r1
 801a31e:	4282      	cmp	r2, r0
 801a320:	6019      	str	r1, [r3, #0]
 801a322:	d1dd      	bne.n	801a2e0 <_free_r+0x24>
 801a324:	6810      	ldr	r0, [r2, #0]
 801a326:	6852      	ldr	r2, [r2, #4]
 801a328:	605a      	str	r2, [r3, #4]
 801a32a:	4401      	add	r1, r0
 801a32c:	6019      	str	r1, [r3, #0]
 801a32e:	e7d7      	b.n	801a2e0 <_free_r+0x24>
 801a330:	d902      	bls.n	801a338 <_free_r+0x7c>
 801a332:	230c      	movs	r3, #12
 801a334:	602b      	str	r3, [r5, #0]
 801a336:	e7d3      	b.n	801a2e0 <_free_r+0x24>
 801a338:	6820      	ldr	r0, [r4, #0]
 801a33a:	1821      	adds	r1, r4, r0
 801a33c:	428a      	cmp	r2, r1
 801a33e:	bf04      	itt	eq
 801a340:	6811      	ldreq	r1, [r2, #0]
 801a342:	6852      	ldreq	r2, [r2, #4]
 801a344:	6062      	str	r2, [r4, #4]
 801a346:	bf04      	itt	eq
 801a348:	1809      	addeq	r1, r1, r0
 801a34a:	6021      	streq	r1, [r4, #0]
 801a34c:	605c      	str	r4, [r3, #4]
 801a34e:	e7c7      	b.n	801a2e0 <_free_r+0x24>
 801a350:	bd38      	pop	{r3, r4, r5, pc}
 801a352:	bf00      	nop
 801a354:	2000c940 	.word	0x2000c940

0801a358 <_realloc_r>:
 801a358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a35a:	4607      	mov	r7, r0
 801a35c:	4614      	mov	r4, r2
 801a35e:	460e      	mov	r6, r1
 801a360:	b921      	cbnz	r1, 801a36c <_realloc_r+0x14>
 801a362:	4611      	mov	r1, r2
 801a364:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801a368:	f7ff b8bc 	b.w	80194e4 <_malloc_r>
 801a36c:	b922      	cbnz	r2, 801a378 <_realloc_r+0x20>
 801a36e:	f7ff ffa5 	bl	801a2bc <_free_r>
 801a372:	4625      	mov	r5, r4
 801a374:	4628      	mov	r0, r5
 801a376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a378:	f000 f848 	bl	801a40c <_malloc_usable_size_r>
 801a37c:	42a0      	cmp	r0, r4
 801a37e:	d20f      	bcs.n	801a3a0 <_realloc_r+0x48>
 801a380:	4621      	mov	r1, r4
 801a382:	4638      	mov	r0, r7
 801a384:	f7ff f8ae 	bl	80194e4 <_malloc_r>
 801a388:	4605      	mov	r5, r0
 801a38a:	2800      	cmp	r0, #0
 801a38c:	d0f2      	beq.n	801a374 <_realloc_r+0x1c>
 801a38e:	4631      	mov	r1, r6
 801a390:	4622      	mov	r2, r4
 801a392:	f7fe ff92 	bl	80192ba <memcpy>
 801a396:	4631      	mov	r1, r6
 801a398:	4638      	mov	r0, r7
 801a39a:	f7ff ff8f 	bl	801a2bc <_free_r>
 801a39e:	e7e9      	b.n	801a374 <_realloc_r+0x1c>
 801a3a0:	4635      	mov	r5, r6
 801a3a2:	e7e7      	b.n	801a374 <_realloc_r+0x1c>

0801a3a4 <_read_r>:
 801a3a4:	b538      	push	{r3, r4, r5, lr}
 801a3a6:	4c07      	ldr	r4, [pc, #28]	; (801a3c4 <_read_r+0x20>)
 801a3a8:	4605      	mov	r5, r0
 801a3aa:	4608      	mov	r0, r1
 801a3ac:	4611      	mov	r1, r2
 801a3ae:	2200      	movs	r2, #0
 801a3b0:	6022      	str	r2, [r4, #0]
 801a3b2:	461a      	mov	r2, r3
 801a3b4:	f7e6 fe72 	bl	800109c <_read>
 801a3b8:	1c43      	adds	r3, r0, #1
 801a3ba:	d102      	bne.n	801a3c2 <_read_r+0x1e>
 801a3bc:	6823      	ldr	r3, [r4, #0]
 801a3be:	b103      	cbz	r3, 801a3c2 <_read_r+0x1e>
 801a3c0:	602b      	str	r3, [r5, #0]
 801a3c2:	bd38      	pop	{r3, r4, r5, pc}
 801a3c4:	200101e8 	.word	0x200101e8

0801a3c8 <_fstat_r>:
 801a3c8:	b538      	push	{r3, r4, r5, lr}
 801a3ca:	4c07      	ldr	r4, [pc, #28]	; (801a3e8 <_fstat_r+0x20>)
 801a3cc:	2300      	movs	r3, #0
 801a3ce:	4605      	mov	r5, r0
 801a3d0:	4608      	mov	r0, r1
 801a3d2:	4611      	mov	r1, r2
 801a3d4:	6023      	str	r3, [r4, #0]
 801a3d6:	f7e6 fea6 	bl	8001126 <_fstat>
 801a3da:	1c43      	adds	r3, r0, #1
 801a3dc:	d102      	bne.n	801a3e4 <_fstat_r+0x1c>
 801a3de:	6823      	ldr	r3, [r4, #0]
 801a3e0:	b103      	cbz	r3, 801a3e4 <_fstat_r+0x1c>
 801a3e2:	602b      	str	r3, [r5, #0]
 801a3e4:	bd38      	pop	{r3, r4, r5, pc}
 801a3e6:	bf00      	nop
 801a3e8:	200101e8 	.word	0x200101e8

0801a3ec <_isatty_r>:
 801a3ec:	b538      	push	{r3, r4, r5, lr}
 801a3ee:	4c06      	ldr	r4, [pc, #24]	; (801a408 <_isatty_r+0x1c>)
 801a3f0:	2300      	movs	r3, #0
 801a3f2:	4605      	mov	r5, r0
 801a3f4:	4608      	mov	r0, r1
 801a3f6:	6023      	str	r3, [r4, #0]
 801a3f8:	f7e6 fea5 	bl	8001146 <_isatty>
 801a3fc:	1c43      	adds	r3, r0, #1
 801a3fe:	d102      	bne.n	801a406 <_isatty_r+0x1a>
 801a400:	6823      	ldr	r3, [r4, #0]
 801a402:	b103      	cbz	r3, 801a406 <_isatty_r+0x1a>
 801a404:	602b      	str	r3, [r5, #0]
 801a406:	bd38      	pop	{r3, r4, r5, pc}
 801a408:	200101e8 	.word	0x200101e8

0801a40c <_malloc_usable_size_r>:
 801a40c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a410:	1f18      	subs	r0, r3, #4
 801a412:	2b00      	cmp	r3, #0
 801a414:	bfbc      	itt	lt
 801a416:	580b      	ldrlt	r3, [r1, r0]
 801a418:	18c0      	addlt	r0, r0, r3
 801a41a:	4770      	bx	lr

0801a41c <_init>:
 801a41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a41e:	bf00      	nop
 801a420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a422:	bc08      	pop	{r3}
 801a424:	469e      	mov	lr, r3
 801a426:	4770      	bx	lr

0801a428 <_fini>:
 801a428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a42a:	bf00      	nop
 801a42c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a42e:	bc08      	pop	{r3}
 801a430:	469e      	mov	lr, r3
 801a432:	4770      	bx	lr
