###############################################################
#  Generated by:      Cadence Innovus 16.12-s051_1
#  OS:                Linux x86_64(Host ID ee215lnx11.ecn.purdue.edu)
#  Generated on:      Wed Mar  8 19:04:22 2017
#  Design:            lab7_layout_design
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[2][0]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.604
- Setup                         1.265
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.690
- Arrival Time                  6.723
= Slack Time                    2.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    2.967 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    2.967 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    5.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    5.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    7.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.048 |   5.001 |    7.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI22X1  | 0.296 |   5.297 |    8.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI21X1  | 0.001 |   5.298 |    8.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | AOI21X1  | 0.180 |   5.478 |    8.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | OR2X1    | 0.001 |   5.479 |    8.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | OR2X1    | 0.309 |   5.787 |    8.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | MUX2X1   | 0.001 |   5.788 |    8.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.680 |   6.468 |    9.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.013 |   6.482 |    9.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129          | MUX2X1   | 0.240 |   6.722 |    9.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129          | DFFPOSX1 | 0.001 |   6.723 |    9.690 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -2.967 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.967 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -2.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]/CL |  ^   | nclk | DFFPOSX1 | 0.430 |   0.604 |   -2.363 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[0][0]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.604
- Setup                         1.265
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.689
- Arrival Time                  6.721
= Slack Time                    2.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    2.967 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    2.967 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    5.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    5.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    7.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.048 |   5.001 |    7.968 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI22X1  | 0.296 |   5.297 |    8.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI21X1  | 0.001 |   5.298 |    8.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | AOI21X1  | 0.180 |   5.478 |    8.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | OR2X1    | 0.001 |   5.479 |    8.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | OR2X1    | 0.309 |   5.787 |    8.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | MUX2X1   | 0.001 |   5.788 |    8.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.680 |   6.468 |    9.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.014 |   6.482 |    9.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145          | MUX2X1   | 0.238 |   6.721 |    9.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145          | DFFPOSX1 | 0.001 |   6.721 |    9.689 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -2.967 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.967 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -2.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]/CL |  ^   | nclk | DFFPOSX1 | 0.430 |   0.604 |   -2.363 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[2][3]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.833
- Setup                         1.382
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.802
- Arrival Time                  6.775
= Slack Time                    3.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.026 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.026 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    5.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    5.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    7.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.027 |   4.980 |    8.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI22X1  | 0.301 |   5.281 |    8.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI21X1  | 0.002 |   5.282 |    8.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | AOI21X1  | 0.202 |   5.484 |    8.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | OR2X1    | 0.001 |   5.485 |    8.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | OR2X1    | 0.319 |   5.804 |    8.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | MUX2X1   | 0.002 |   5.806 |    8.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.707 |   6.513 |    9.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.008 |   6.521 |    9.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132          | MUX2X1   | 0.253 |   6.774 |    9.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132          | DFFPOSX1 | 0.001 |   6.775 |    9.802 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.026 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.026 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -2.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/CL |  ^   | nclk | DFFPOSX1 | 0.660 |   0.833 |   -2.193 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[3][3]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.878
- Setup                         1.392
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.836
- Arrival Time                  6.757
= Slack Time                    3.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.079 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.079 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    5.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    5.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.027 |   4.980 |    8.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI22X1  | 0.301 |   5.281 |    8.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI21X1  | 0.002 |   5.282 |    8.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | AOI21X1  | 0.202 |   5.484 |    8.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | OR2X1    | 0.001 |   5.485 |    8.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | OR2X1    | 0.319 |   5.804 |    8.883 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | MUX2X1   | 0.002 |   5.806 |    8.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.707 |   6.513 |    9.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.006 |   6.519 |    9.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124          | MUX2X1   | 0.238 |   6.756 |    9.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124          | DFFPOSX1 | 0.000 |   6.757 |    9.836 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.079 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.079 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -2.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]/CL |  ^   | nclk | DFFPOSX1 | 0.704 |   0.878 |   -2.201 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[2][2]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.832
- Setup                         1.400
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.782
- Arrival Time                  6.698
= Slack Time                    3.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.083 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.083 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    5.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    5.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.005 |   3.577 |    6.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | NOR2X1   | 0.646 |   4.224 |    7.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | BUFX2    | 0.010 |   4.233 |    7.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | BUFX2    | 0.795 |   5.028 |    8.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/D               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | AOI22X1  | 0.061 |   5.089 |    8.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI22X1  | 0.205 |   5.294 |    8.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI21X1  | 0.001 |   5.295 |    8.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | AOI21X1  | 0.251 |   5.546 |    8.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | OR2X1    | 0.002 |   5.548 |    8.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | OR2X1    | 0.276 |   5.824 |    8.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | MUX2X1   | 0.001 |   5.825 |    8.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | MUX2X1   | 0.115 |   5.940 |    9.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/A     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | BUFX2    | 0.000 |   5.940 |    9.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/Y     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | BUFX2    | 0.524 |   6.465 |    9.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | MUX2X1   | 0.025 |   6.490 |    9.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131          | MUX2X1   | 0.207 |   6.698 |    9.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131          | DFFPOSX1 | 0.001 |   6.698 |    9.782 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.083 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.083 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]/CL |  ^   | nclk | DFFPOSX1 | 0.658 |   0.832 |   -2.251 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[0][3]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.035
- Setup                         1.485
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.901
- Arrival Time                  6.769
= Slack Time                    3.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.131 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.131 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.027 |   4.980 |    8.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI22X1  | 0.301 |   5.281 |    8.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI21X1  | 0.002 |   5.282 |    8.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | AOI21X1  | 0.202 |   5.484 |    8.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | OR2X1    | 0.001 |   5.485 |    8.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | OR2X1    | 0.319 |   5.804 |    8.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | MUX2X1   | 0.002 |   5.806 |    8.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.707 |   6.513 |    9.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.010 |   6.522 |    9.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148          | MUX2X1   | 0.247 |   6.769 |    9.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148          | DFFPOSX1 | 0.001 |   6.769 |    9.901 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.131 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.131 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -2.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/CL |  ^   | nclk | DFFPOSX1 | 0.861 |   1.035 |   -2.096 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[0][2]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.862
- Setup                         1.390
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.821
- Arrival Time                  6.675
= Slack Time                    3.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.147 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.147 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.005 |   3.577 |    6.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | NOR2X1   | 0.646 |   4.223 |    7.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | BUFX2    | 0.010 |   4.233 |    7.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | BUFX2    | 0.795 |   5.028 |    8.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/D               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | AOI22X1  | 0.061 |   5.089 |    8.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI22X1  | 0.205 |   5.294 |    8.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI21X1  | 0.001 |   5.295 |    8.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | AOI21X1  | 0.251 |   5.546 |    8.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | OR2X1    | 0.002 |   5.548 |    8.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | OR2X1    | 0.276 |   5.824 |    8.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | MUX2X1   | 0.001 |   5.825 |    8.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | MUX2X1   | 0.115 |   5.940 |    9.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/A     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | BUFX2    | 0.000 |   5.940 |    9.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/Y     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | BUFX2    | 0.524 |   6.465 |    9.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | MUX2X1   | 0.026 |   6.491 |    9.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147          | MUX2X1   | 0.183 |   6.674 |    9.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147          | DFFPOSX1 | 0.001 |   6.675 |    9.821 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.147 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.147 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -2.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]/CL |  ^   | nclk | DFFPOSX1 | 0.688 |   0.862 |   -2.285 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[6][3]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.076
- Setup                         1.499
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.927
- Arrival Time                  6.769
= Slack Time                    3.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.158 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.158 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.730 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.027 |   4.980 |    8.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI22X1  | 0.301 |   5.281 |    8.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI21X1  | 0.002 |   5.282 |    8.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | AOI21X1  | 0.202 |   5.484 |    8.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | OR2X1    | 0.001 |   5.485 |    8.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | OR2X1    | 0.319 |   5.804 |    8.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | MUX2X1   | 0.002 |   5.806 |    8.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.707 |   6.513 |    9.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.010 |   6.523 |    9.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100          | MUX2X1   | 0.246 |   6.768 |    9.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100          | DFFPOSX1 | 0.001 |   6.769 |    9.927 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.158 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.158 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -2.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/CL |  ^   | nclk | DFFPOSX1 | 0.902 |   1.076 |   -2.081 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[6][2]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.900
- Setup                         1.397
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.852
- Arrival Time                  6.688
= Slack Time                    3.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.165 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.165 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.005 |   3.577 |    6.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | NOR2X1   | 0.646 |   4.224 |    7.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | BUFX2    | 0.010 |   4.233 |    7.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | BUFX2    | 0.795 |   5.028 |    8.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/D               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | AOI22X1  | 0.061 |   5.089 |    8.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI22X1  | 0.205 |   5.294 |    8.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI21X1  | 0.001 |   5.295 |    8.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | AOI21X1  | 0.251 |   5.546 |    8.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | OR2X1    | 0.002 |   5.548 |    8.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | OR2X1    | 0.276 |   5.824 |    8.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | MUX2X1   | 0.001 |   5.825 |    8.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | MUX2X1   | 0.115 |   5.940 |    9.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/A     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | BUFX2    | 0.000 |   5.940 |    9.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/Y     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | BUFX2    | 0.524 |   6.465 |    9.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | MUX2X1   | 0.025 |   6.489 |    9.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99           | MUX2X1   | 0.197 |   6.687 |    9.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99           | DFFPOSX1 | 0.001 |   6.688 |    9.852 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.165 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.165 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -2.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]/CL |  ^   | nclk | DFFPOSX1 | 0.726 |   0.900 |   -2.265 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[7][4]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.952
- Setup                         1.397
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.905
- Arrival Time                  6.717
= Slack Time                    3.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.188 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.188 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.039 |   4.991 |    8.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI22X1  | 0.317 |   5.308 |    8.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI21X1  | 0.002 |   5.310 |    8.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | AOI21X1  | 0.180 |   5.490 |    8.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | OR2X1    | 0.000 |   5.490 |    8.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | OR2X1    | 0.310 |   5.800 |    8.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | MUX2X1   | 0.002 |   5.802 |    8.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.669 |   6.471 |    9.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.008 |   6.479 |    9.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93           | MUX2X1   | 0.237 |   6.716 |    9.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93           | DFFPOSX1 | 0.001 |   6.717 |    9.905 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.188 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.188 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]/CL |  ^   | nclk | DFFPOSX1 | 0.778 |   0.952 |   -2.236 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[4][3]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.148
- Setup                         1.518
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.980
- Arrival Time                  6.781
= Slack Time                    3.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.199 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.199 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.027 |   4.980 |    8.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI22X1  | 0.301 |   5.281 |    8.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI21X1  | 0.002 |   5.282 |    8.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | AOI21X1  | 0.202 |   5.484 |    8.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | OR2X1    | 0.001 |   5.485 |    8.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | OR2X1    | 0.319 |   5.804 |    9.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | MUX2X1   | 0.002 |   5.806 |    9.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.707 |   6.513 |    9.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.014 |   6.526 |    9.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116          | MUX2X1   | 0.254 |   6.780 |    9.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116          | DFFPOSX1 | 0.001 |   6.781 |    9.980 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.199 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.199 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]/CL |  ^   | nclk | DFFPOSX1 | 0.974 |   1.148 |   -2.051 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[4][2]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.924
- Setup                         1.395
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.879
- Arrival Time                  6.679
= Slack Time                    3.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.200 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.200 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.005 |   3.577 |    6.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | NOR2X1   | 0.646 |   4.224 |    7.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | BUFX2    | 0.010 |   4.233 |    7.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | BUFX2    | 0.795 |   5.028 |    8.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/D               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | AOI22X1  | 0.061 |   5.089 |    8.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI22X1  | 0.205 |   5.294 |    8.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI21X1  | 0.001 |   5.295 |    8.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | AOI21X1  | 0.251 |   5.546 |    8.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | OR2X1    | 0.002 |   5.548 |    8.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | OR2X1    | 0.276 |   5.824 |    9.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | MUX2X1   | 0.001 |   5.825 |    9.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | MUX2X1   | 0.115 |   5.940 |    9.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/A     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | BUFX2    | 0.000 |   5.940 |    9.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/Y     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | BUFX2    | 0.524 |   6.465 |    9.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | MUX2X1   | 0.022 |   6.487 |    9.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115          | MUX2X1   | 0.191 |   6.678 |    9.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115          | DFFPOSX1 | 0.001 |   6.679 |    9.879 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.200 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.200 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/CL |  ^   | nclk | DFFPOSX1 | 0.750 |   0.924 |   -2.276 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[5][1]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.956
- Setup                         1.403
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.903
- Arrival Time                  6.698
= Slack Time                    3.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.205 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.205 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.047 |   4.999 |    8.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI22X1  | 0.301 |   5.300 |    8.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI21X1  | 0.002 |   5.302 |    8.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | AOI21X1  | 0.264 |   5.566 |    8.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | OR2X1    | 0.002 |   5.568 |    8.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | OR2X1    | 0.261 |   5.829 |    9.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | MUX2X1   | 0.001 |   5.830 |    9.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.628 |   6.458 |    9.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.002 |   6.460 |    9.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106          | MUX2X1   | 0.237 |   6.697 |    9.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106          | DFFPOSX1 | 0.001 |   6.698 |    9.903 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.205 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.205 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]/CL |  ^   | nclk | DFFPOSX1 | 0.782 |   0.956 |   -2.249 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[1][0]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.968
- Setup                         1.393
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.924
- Arrival Time                  6.717
= Slack Time                    3.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.208 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.208 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.048 |   5.001 |    8.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI22X1  | 0.296 |   5.297 |    8.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI21X1  | 0.001 |   5.298 |    8.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | AOI21X1  | 0.180 |   5.478 |    8.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | OR2X1    | 0.001 |   5.479 |    8.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | OR2X1    | 0.309 |   5.787 |    8.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | MUX2X1   | 0.001 |   5.788 |    8.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.680 |   6.468 |    9.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.004 |   6.473 |    9.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137          | MUX2X1   | 0.243 |   6.716 |    9.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137          | DFFPOSX1 | 0.001 |   6.717 |    9.924 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.208 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.208 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]/CL |  ^   | nclk | DFFPOSX1 | 0.794 |   0.967 |   -2.240 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[6][0]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.976
- Setup                         1.392
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.934
- Arrival Time                  6.726
= Slack Time                    3.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.208 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.208 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.048 |   5.001 |    8.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI22X1  | 0.296 |   5.297 |    8.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI21X1  | 0.001 |   5.298 |    8.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | AOI21X1  | 0.180 |   5.478 |    8.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | OR2X1    | 0.001 |   5.479 |    8.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | OR2X1    | 0.309 |   5.787 |    8.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | MUX2X1   | 0.001 |   5.788 |    8.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.680 |   6.468 |    9.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.011 |   6.480 |    9.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97           | MUX2X1   | 0.246 |   6.725 |    9.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97           | DFFPOSX1 | 0.001 |   6.726 |    9.934 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.208 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.208 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/CL |  ^   | nclk | DFFPOSX1 | 0.802 |   0.976 |   -2.232 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[7][1]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.954
- Setup                         1.406
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.898
- Arrival Time                  6.689
= Slack Time                    3.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.209 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.209 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.047 |   4.999 |    8.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI22X1  | 0.301 |   5.300 |    8.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI21X1  | 0.002 |   5.302 |    8.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | AOI21X1  | 0.264 |   5.566 |    8.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | OR2X1    | 0.002 |   5.568 |    8.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | OR2X1    | 0.261 |   5.829 |    9.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | MUX2X1   | 0.001 |   5.830 |    9.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.628 |   6.458 |    9.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.002 |   6.460 |    9.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90           | MUX2X1   | 0.229 |   6.689 |    9.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90           | DFFPOSX1 | 0.001 |   6.689 |    9.898 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.209 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.209 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]/CL |  ^   | nclk | DFFPOSX1 | 0.780 |   0.954 |   -2.255 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[3][0]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.970
- Setup                         1.395
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.925
- Arrival Time                  6.715
= Slack Time                    3.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.210 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.210 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.048 |   5.001 |    8.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI22X1  | 0.296 |   5.297 |    8.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI21X1  | 0.001 |   5.298 |    8.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | AOI21X1  | 0.180 |   5.478 |    8.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | OR2X1    | 0.001 |   5.479 |    8.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | OR2X1    | 0.309 |   5.788 |    8.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | MUX2X1   | 0.001 |   5.788 |    8.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.680 |   6.468 |    9.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.007 |   6.475 |    9.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121          | MUX2X1   | 0.239 |   6.714 |    9.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121          | DFFPOSX1 | 0.001 |   6.715 |    9.925 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.210 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.210 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]/CL |  ^   | nclk | DFFPOSX1 | 0.796 |   0.970 |   -2.240 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[1][1]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.965
- Setup                         1.403
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.912
- Arrival Time                  6.702
= Slack Time                    3.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.210 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.210 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.047 |   4.999 |    8.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI22X1  | 0.301 |   5.300 |    8.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI21X1  | 0.002 |   5.302 |    8.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | AOI21X1  | 0.264 |   5.566 |    8.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | OR2X1    | 0.002 |   5.568 |    8.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | OR2X1    | 0.261 |   5.829 |    9.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | MUX2X1   | 0.001 |   5.830 |    9.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.628 |   6.458 |    9.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.004 |   6.462 |    9.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138          | MUX2X1   | 0.239 |   6.701 |    9.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138          | DFFPOSX1 | 0.001 |   6.702 |    9.912 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.210 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.210 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]/CL |  ^   | nclk | DFFPOSX1 | 0.791 |   0.965 |   -2.246 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[4][0]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.976
- Setup                         1.395
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.931
- Arrival Time                  6.718
= Slack Time                    3.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.213 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.213 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.048 |   5.001 |    8.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI22X1  | 0.296 |   5.297 |    8.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI21X1  | 0.001 |   5.298 |    8.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | AOI21X1  | 0.180 |   5.478 |    8.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | OR2X1    | 0.001 |   5.479 |    8.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | OR2X1    | 0.309 |   5.788 |    9.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | MUX2X1   | 0.001 |   5.788 |    9.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.680 |   6.468 |    9.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.011 |   6.479 |    9.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113          | MUX2X1   | 0.238 |   6.717 |    9.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113          | DFFPOSX1 | 0.001 |   6.718 |    9.931 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.213 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.213 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/CL |  ^   | nclk | DFFPOSX1 | 0.802 |   0.976 |   -2.237 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[0][7]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.088
- Setup                         1.509
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.929
- Arrival Time                  6.714
= Slack Time                    3.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.215 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.215 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.011 |   4.964 |    8.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI22X1  | 0.290 |   5.254 |    8.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI21X1  | 0.001 |   5.255 |    8.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | AOI21X1  | 0.193 |   5.447 |    8.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | OR2X1    | 0.001 |   5.449 |    8.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | OR2X1    | 0.330 |   5.778 |    8.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | MUX2X1   | 0.002 |   5.780 |    8.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.661 |   6.441 |    9.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.021 |   6.463 |    9.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152          | MUX2X1   | 0.251 |   6.714 |    9.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152          | DFFPOSX1 | 0.001 |   6.714 |    9.929 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.215 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.215 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]/CL |  ^   | nclk | DFFPOSX1 | 0.914 |   1.088 |   -2.127 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[0][1]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.983
- Setup                         1.402
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.932
- Arrival Time                  6.713
= Slack Time                    3.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.219 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.219 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.047 |   4.999 |    8.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI22X1  | 0.301 |   5.300 |    8.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI21X1  | 0.002 |   5.302 |    8.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | AOI21X1  | 0.264 |   5.566 |    8.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | OR2X1    | 0.002 |   5.568 |    8.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | OR2X1    | 0.261 |   5.829 |    9.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | MUX2X1   | 0.001 |   5.830 |    9.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.628 |   6.458 |    9.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.013 |   6.471 |    9.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146          | MUX2X1   | 0.241 |   6.712 |    9.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146          | DFFPOSX1 | 0.001 |   6.713 |    9.932 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.219 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.219 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]/CL |  ^   | nclk | DFFPOSX1 | 0.809 |   0.983 |   -2.235 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[3][1]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.957
- Setup                         1.408
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.900
- Arrival Time                  6.680
= Slack Time                    3.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.220 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.220 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.047 |   4.999 |    8.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI22X1  | 0.301 |   5.300 |    8.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI21X1  | 0.002 |   5.302 |    8.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | AOI21X1  | 0.264 |   5.566 |    8.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | OR2X1    | 0.002 |   5.568 |    8.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | OR2X1    | 0.261 |   5.829 |    9.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | MUX2X1   | 0.001 |   5.830 |    9.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.628 |   6.458 |    9.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.001 |   6.459 |    9.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122          | MUX2X1   | 0.221 |   6.680 |    9.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122          | DFFPOSX1 | 0.000 |   6.680 |    9.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.220 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.220 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/CL |  ^   | nclk | DFFPOSX1 | 0.783 |   0.957 |   -2.262 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[2][1]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.982
- Setup                         1.405
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.928
- Arrival Time                  6.702
= Slack Time                    3.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.225 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.225 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.047 |   4.999 |    8.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI22X1  | 0.301 |   5.300 |    8.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI21X1  | 0.002 |   5.302 |    8.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | AOI21X1  | 0.264 |   5.566 |    8.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | OR2X1    | 0.002 |   5.568 |    8.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | OR2X1    | 0.261 |   5.829 |    9.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | MUX2X1   | 0.001 |   5.830 |    9.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.628 |   6.458 |    9.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.012 |   6.470 |    9.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130          | MUX2X1   | 0.231 |   6.701 |    9.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130          | DFFPOSX1 | 0.001 |   6.702 |    9.928 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.225 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.225 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/CL |  ^   | nclk | DFFPOSX1 | 0.808 |   0.982 |   -2.243 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[4][1]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.978
- Setup                         1.406
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.922
- Arrival Time                  6.696
= Slack Time                    3.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.226 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.226 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.047 |   4.999 |    8.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI22X1  | 0.301 |   5.300 |    8.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI21X1  | 0.002 |   5.302 |    8.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | AOI21X1  | 0.264 |   5.566 |    8.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | OR2X1    | 0.002 |   5.568 |    8.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | OR2X1    | 0.261 |   5.829 |    9.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | MUX2X1   | 0.001 |   5.830 |    9.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.628 |   6.458 |    9.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.010 |   6.467 |    9.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114          | MUX2X1   | 0.228 |   6.695 |    9.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114          | DFFPOSX1 | 0.001 |   6.696 |    9.922 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.226 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.226 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]/CL |  ^   | nclk | DFFPOSX1 | 0.804 |   0.978 |   -2.248 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[6][1]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.982
- Setup                         1.405
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.926
- Arrival Time                  6.698
= Slack Time                    3.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.228 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.228 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.047 |   4.999 |    8.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI22X1  | 0.301 |   5.300 |    8.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71           | AOI21X1  | 0.002 |   5.302 |    8.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | AOI21X1  | 0.264 |   5.566 |    8.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75           | OR2X1    | 0.002 |   5.568 |    8.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | OR2X1    | 0.261 |   5.829 |    9.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23           | MUX2X1   | 0.001 |   5.830 |    9.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.628 |   6.458 |    9.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184          | MUX2X1   | 0.011 |   6.468 |    9.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98           | MUX2X1   | 0.229 |   6.697 |    9.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98           | DFFPOSX1 | 0.001 |   6.698 |    9.926 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.228 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.228 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]/CL |  ^   | nclk | DFFPOSX1 | 0.808 |   0.982 |   -2.247 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[2][7]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.141
- Setup                         1.523
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.968
- Arrival Time                  6.720
= Slack Time                    3.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.248 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.248 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.011 |   4.964 |    8.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI22X1  | 0.290 |   5.254 |    8.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI21X1  | 0.001 |   5.255 |    8.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | AOI21X1  | 0.193 |   5.447 |    8.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | OR2X1    | 0.001 |   5.449 |    8.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | OR2X1    | 0.330 |   5.779 |    9.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | MUX2X1   | 0.002 |   5.780 |    9.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.661 |   6.441 |    9.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.021 |   6.463 |    9.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136          | MUX2X1   | 0.256 |   6.719 |    9.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136          | DFFPOSX1 | 0.001 |   6.720 |    9.968 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.248 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.248 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]/CL |  ^   | nclk | DFFPOSX1 | 0.967 |   1.141 |   -2.107 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[5][2]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.952
- Setup                         1.388
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.914
- Arrival Time                  6.656
= Slack Time                    3.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.258 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.258 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.005 |   3.577 |    6.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | NOR2X1   | 0.646 |   4.223 |    7.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | BUFX2    | 0.010 |   4.233 |    7.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | BUFX2    | 0.795 |   5.028 |    8.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/D               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | AOI22X1  | 0.061 |   5.089 |    8.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI22X1  | 0.205 |   5.294 |    8.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI21X1  | 0.001 |   5.295 |    8.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | AOI21X1  | 0.251 |   5.546 |    8.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | OR2X1    | 0.002 |   5.548 |    8.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | OR2X1    | 0.276 |   5.824 |    9.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | MUX2X1   | 0.001 |   5.825 |    9.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | MUX2X1   | 0.115 |   5.940 |    9.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/A     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | BUFX2    | 0.000 |   5.940 |    9.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/Y     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | BUFX2    | 0.524 |   6.465 |    9.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | MUX2X1   | 0.011 |   6.476 |    9.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107          | MUX2X1   | 0.180 |   6.656 |    9.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107          | DFFPOSX1 | 0.000 |   6.656 |    9.914 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.258 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.258 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/CL |  ^   | nclk | DFFPOSX1 | 0.778 |   0.952 |   -2.306 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[7][2]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.952
- Setup                         1.388
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                 9.914
- Arrival Time                  6.649
= Slack Time                    3.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.265 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.265 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    4.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.005 |   3.577 |    6.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | NOR2X1   | 0.646 |   4.224 |    7.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | BUFX2    | 0.010 |   4.233 |    7.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | BUFX2    | 0.795 |   5.028 |    8.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/D               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | AOI22X1  | 0.061 |   5.089 |    8.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI22X1  | 0.205 |   5.294 |    8.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI21X1  | 0.001 |   5.295 |    8.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | AOI21X1  | 0.251 |   5.546 |    8.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | OR2X1    | 0.002 |   5.548 |    8.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | OR2X1    | 0.276 |   5.824 |    9.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | MUX2X1   | 0.001 |   5.825 |    9.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | MUX2X1   | 0.115 |   5.940 |    9.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/A     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | BUFX2    | 0.000 |   5.940 |    9.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/Y     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | BUFX2    | 0.524 |   6.465 |    9.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | MUX2X1   | 0.004 |   6.469 |    9.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91           | MUX2X1   | 0.180 |   6.649 |    9.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91           | DFFPOSX1 | 0.000 |   6.649 |    9.914 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.265 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.265 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]/CL |  ^   | nclk | DFFPOSX1 | 0.778 |   0.952 |   -2.313 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[5][3]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.294
- Setup                         1.559
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.085
- Arrival Time                  6.773
= Slack Time                    3.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.311 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.311 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.883 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.027 |   4.980 |    8.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI22X1  | 0.301 |   5.281 |    8.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI21X1  | 0.002 |   5.282 |    8.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | AOI21X1  | 0.202 |   5.484 |    8.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | OR2X1    | 0.001 |   5.485 |    8.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | OR2X1    | 0.319 |   5.804 |    9.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | MUX2X1   | 0.002 |   5.806 |    9.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.707 |   6.513 |    9.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.013 |   6.525 |    9.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108          | MUX2X1   | 0.247 |   6.773 |   10.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108          | DFFPOSX1 | 0.001 |   6.773 |   10.085 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.311 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.311 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]/CL |  ^   | nclk | DFFPOSX1 | 1.120 |   1.293 |   -2.018 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[1][7]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.243
- Setup                         1.557
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.036
- Arrival Time                  6.708
= Slack Time                    3.327
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.327 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.327 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.011 |   4.964 |    8.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI22X1  | 0.290 |   5.254 |    8.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI21X1  | 0.001 |   5.255 |    8.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | AOI21X1  | 0.193 |   5.447 |    8.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | OR2X1    | 0.001 |   5.449 |    8.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | OR2X1    | 0.330 |   5.778 |    9.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | MUX2X1   | 0.002 |   5.780 |    9.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.661 |   6.441 |    9.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.019 |   6.460 |    9.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144          | MUX2X1   | 0.247 |   6.707 |   10.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144          | DFFPOSX1 | 0.001 |   6.708 |   10.036 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.327 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.327 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]/CL |  ^   | nclk | DFFPOSX1 | 1.069 |   1.243 |   -2.085 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[7][3]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.335
- Setup                         1.565
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.120
- Arrival Time                  6.774
= Slack Time                    3.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.346 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.346 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.027 |   4.980 |    8.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI22X1  | 0.301 |   5.281 |    8.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI21X1  | 0.002 |   5.282 |    8.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | AOI21X1  | 0.202 |   5.484 |    8.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | OR2X1    | 0.001 |   5.485 |    8.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | OR2X1    | 0.319 |   5.804 |    9.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | MUX2X1   | 0.002 |   5.806 |    9.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.707 |   6.513 |    9.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.012 |   6.525 |    9.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92           | MUX2X1   | 0.248 |   6.773 |   10.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92           | DFFPOSX1 | 0.001 |   6.774 |   10.120 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.346 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.346 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]/CL |  ^   | nclk | DFFPOSX1 | 1.161 |   1.335 |   -2.011 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[0][4]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.373
- Setup                         1.581
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.142
- Arrival Time                  6.732
= Slack Time                    3.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.410 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.410 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.039 |   4.991 |    8.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI22X1  | 0.317 |   5.308 |    8.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI21X1  | 0.002 |   5.310 |    8.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | AOI21X1  | 0.180 |   5.490 |    8.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | OR2X1    | 0.000 |   5.490 |    8.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | OR2X1    | 0.310 |   5.800 |    9.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | MUX2X1   | 0.002 |   5.802 |    9.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.669 |   6.471 |    9.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.016 |   6.487 |    9.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149          | MUX2X1   | 0.244 |   6.731 |   10.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149          | DFFPOSX1 | 0.001 |   6.732 |   10.142 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.410 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.410 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]/CL |  ^   | nclk | DFFPOSX1 | 1.199 |   1.373 |   -2.037 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[3][7]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.349
- Setup                         1.580
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.118
- Arrival Time                  6.700
= Slack Time                    3.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.418 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.418 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    6.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    6.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.011 |   4.964 |    8.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI22X1  | 0.290 |   5.254 |    8.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI21X1  | 0.001 |   5.255 |    8.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | AOI21X1  | 0.193 |   5.447 |    8.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | OR2X1    | 0.001 |   5.449 |    8.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | OR2X1    | 0.330 |   5.779 |    9.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | MUX2X1   | 0.002 |   5.780 |    9.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.661 |   6.441 |    9.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.019 |   6.460 |    9.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128          | MUX2X1   | 0.239 |   6.699 |   10.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128          | DFFPOSX1 | 0.001 |   6.700 |   10.118 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.418 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.418 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]/CL |  ^   | nclk | DFFPOSX1 | 1.175 |   1.349 |   -2.069 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[1][3]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.490
- Setup                         1.590
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.250
- Arrival Time                  6.758
= Slack Time                    3.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.491 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.491 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.027 |   4.980 |    8.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI22X1  | 0.301 |   5.281 |    8.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85           | AOI21X1  | 0.002 |   5.282 |    8.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | AOI21X1  | 0.202 |   5.484 |    8.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86           | OR2X1    | 0.001 |   5.485 |    8.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | OR2X1    | 0.319 |   5.804 |    9.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21           | MUX2X1   | 0.002 |   5.806 |    9.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.707 |   6.513 |   10.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197          | MUX2X1   | 0.010 |   6.523 |   10.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140          | MUX2X1   | 0.235 |   6.758 |   10.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140          | DFFPOSX1 | 0.000 |   6.758 |   10.250 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.491 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.491 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]/CL |  ^   | nclk | DFFPOSX1 | 1.316 |   1.490 |   -2.001 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[3][4]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.451
- Setup                         1.598
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.203
- Arrival Time                  6.703
= Slack Time                    3.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.500 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.500 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.039 |   4.991 |    8.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI22X1  | 0.317 |   5.308 |    8.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI21X1  | 0.002 |   5.310 |    8.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | AOI21X1  | 0.180 |   5.490 |    8.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | OR2X1    | 0.000 |   5.490 |    8.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | OR2X1    | 0.310 |   5.800 |    9.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | MUX2X1   | 0.002 |   5.802 |    9.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.669 |   6.471 |    9.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.001 |   6.472 |    9.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125          | MUX2X1   | 0.230 |   6.702 |   10.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125          | DFFPOSX1 | 0.000 |   6.703 |   10.203 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.500 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.500 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]/CL |  ^   | nclk | DFFPOSX1 | 1.277 |   1.451 |   -2.049 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[2][4]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.479
- Setup                         1.600
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.228
- Arrival Time                  6.715
= Slack Time                    3.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.513 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.513 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.039 |   4.991 |    8.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI22X1  | 0.317 |   5.308 |    8.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI21X1  | 0.002 |   5.310 |    8.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | AOI21X1  | 0.180 |   5.490 |    9.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | OR2X1    | 0.000 |   5.490 |    9.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | OR2X1    | 0.310 |   5.800 |    9.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | MUX2X1   | 0.002 |   5.802 |    9.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.669 |   6.471 |    9.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.015 |   6.486 |   10.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133          | MUX2X1   | 0.228 |   6.714 |   10.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133          | DFFPOSX1 | 0.000 |   6.715 |   10.228 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.513 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.513 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]/CL |  ^   | nclk | DFFPOSX1 | 1.305 |   1.478 |   -2.035 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[4][4]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.484
- Setup                         1.596
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.237
- Arrival Time                  6.723
= Slack Time                    3.514
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.514 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.514 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.039 |   4.991 |    8.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI22X1  | 0.317 |   5.308 |    8.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI21X1  | 0.002 |   5.310 |    8.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | AOI21X1  | 0.180 |   5.490 |    9.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | OR2X1    | 0.000 |   5.490 |    9.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | OR2X1    | 0.310 |   5.800 |    9.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | MUX2X1   | 0.002 |   5.802 |    9.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.669 |   6.471 |    9.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.015 |   6.486 |   10.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117          | MUX2X1   | 0.236 |   6.723 |   10.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117          | DFFPOSX1 | 0.001 |   6.723 |   10.237 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.514 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.514 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]/CL |  ^   | nclk | DFFPOSX1 | 1.310 |   1.484 |   -2.031 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[5][4]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.478
- Setup                         1.599
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.229
- Arrival Time                  6.713
= Slack Time                    3.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.516 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.516 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.039 |   4.991 |    8.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI22X1  | 0.317 |   5.308 |    8.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI21X1  | 0.002 |   5.310 |    8.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | AOI21X1  | 0.180 |   5.490 |    9.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | OR2X1    | 0.000 |   5.490 |    9.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | OR2X1    | 0.310 |   5.800 |    9.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | MUX2X1   | 0.002 |   5.802 |    9.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.669 |   6.471 |    9.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.010 |   6.480 |    9.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109          | MUX2X1   | 0.232 |   6.712 |   10.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109          | DFFPOSX1 | 0.000 |   6.713 |   10.229 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.516 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.516 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]/CL |  ^   | nclk | DFFPOSX1 | 1.304 |   1.478 |   -2.039 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[1][4]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.477
- Setup                         1.600
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.227
- Arrival Time                  6.708
= Slack Time                    3.519
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.519 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.519 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.039 |   4.991 |    8.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI22X1  | 0.317 |   5.308 |    8.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI21X1  | 0.002 |   5.310 |    8.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | AOI21X1  | 0.180 |   5.490 |    9.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | OR2X1    | 0.000 |   5.490 |    9.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | OR2X1    | 0.310 |   5.800 |    9.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | MUX2X1   | 0.002 |   5.802 |    9.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.669 |   6.471 |    9.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.007 |   6.478 |    9.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141          | MUX2X1   | 0.229 |   6.707 |   10.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141          | DFFPOSX1 | 0.000 |   6.708 |   10.227 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.519 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.519 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]/CL |  ^   | nclk | DFFPOSX1 | 1.303 |   1.477 |   -2.042 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[6][4]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.492
- Setup                         1.596
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.246
- Arrival Time                  6.724
= Slack Time                    3.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.522 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.522 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.039 |   4.991 |    8.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI22X1  | 0.317 |   5.308 |    8.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155          | AOI21X1  | 0.002 |   5.310 |    8.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | AOI21X1  | 0.180 |   5.490 |    9.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156          | OR2X1    | 0.000 |   5.490 |    9.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | OR2X1    | 0.310 |   5.800 |    9.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20           | MUX2X1   | 0.002 |   5.802 |    9.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.669 |   6.471 |    9.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195          | MUX2X1   | 0.016 |   6.487 |   10.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101          | MUX2X1   | 0.236 |   6.723 |   10.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101          | DFFPOSX1 | 0.001 |   6.724 |   10.246 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.522 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.522 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]/CL |  ^   | nclk | DFFPOSX1 | 1.318 |   1.492 |   -2.030 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[7][0]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.495
- Setup                         1.584
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.261
- Arrival Time                  6.736
= Slack Time                    3.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.526 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.526 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.048 |   5.001 |    8.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI22X1  | 0.296 |   5.297 |    8.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI21X1  | 0.001 |   5.298 |    8.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | AOI21X1  | 0.180 |   5.478 |    9.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | OR2X1    | 0.001 |   5.479 |    9.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | OR2X1    | 0.309 |   5.788 |    9.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | MUX2X1   | 0.001 |   5.788 |    9.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.680 |   6.468 |    9.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.013 |   6.481 |   10.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89           | MUX2X1   | 0.254 |   6.735 |   10.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89           | DFFPOSX1 | 0.001 |   6.736 |   10.261 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.526 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.526 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]/CL |  ^   | nclk | DFFPOSX1 | 1.321 |   1.495 |   -2.030 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[5][0]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.497
- Setup                         1.593
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.254
- Arrival Time                  6.720
= Slack Time                    3.534
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.534 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.534 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.048 |   5.001 |    8.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI22X1  | 0.296 |   5.297 |    8.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67           | AOI21X1  | 0.001 |   5.298 |    8.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | AOI21X1  | 0.180 |   5.478 |    9.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/B               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68           | OR2X1    | 0.001 |   5.479 |    9.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | OR2X1    | 0.309 |   5.788 |    9.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24           | MUX2X1   | 0.001 |   5.788 |    9.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.680 |   6.468 |   10.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186          | MUX2X1   | 0.013 |   6.481 |   10.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105          | MUX2X1   | 0.238 |   6.719 |   10.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105          | DFFPOSX1 | 0.001 |   6.720 |   10.254 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.534 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.534 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/CL |  ^   | nclk | DFFPOSX1 | 1.324 |   1.497 |   -2.037 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/curr_state_reg[2]/Q               (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.797
- Setup                         0.629
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                11.517
- Arrival Time                  7.961
= Slack Time                    3.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                              |      |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------------+------+----------------------------------------+---------+-------+---------+----------| 
     | clk                                          |  ^   | clk                                    |         |       |   0.000 |    3.556 | 
     | U5/YPAD                                      |  ^   | clk                                    | PADINC  | 0.000 |   0.000 |    3.556 | 
     | U5/DI                                        |  ^   | nclk                                   | PADINC  | 0.174 |   0.174 |    3.730 | 
     | I0/LD/CTRL/curr_state_reg[2]/CLK             |  ^   | nclk                                   | DFFSR   | 1.605 |   1.779 |    5.335 | 
     | I0/LD/CTRL/curr_state_reg[2]/Q               |  v   | I0/LD/CTRL/curr_state[2]               | DFFSR   | 1.263 |   3.042 |    6.599 | 
     | I0/LD/CTRL/U88/A                             |  v   | I0/LD/CTRL/curr_state[2]               | INVX1   | 0.015 |   3.057 |    6.613 | 
     | I0/LD/CTRL/U88/Y                             |  ^   | I0/LD/CTRL/n60                         | INVX1   | 0.497 |   3.554 |    7.110 | 
     | I0/LD/CTRL/U87/A                             |  ^   | I0/LD/CTRL/n60                         | NOR2X1  | 0.002 |   3.556 |    7.112 | 
     | I0/LD/CTRL/U87/Y                             |  v   | I0/LD/CTRL/n71                         | NOR2X1  | 0.432 |   3.988 |    7.544 | 
     | I0/LD/CTRL/U86/B                             |  v   | I0/LD/CTRL/n71                         | NAND3X1 | 0.001 |   3.989 |    7.546 | 
     | I0/LD/CTRL/U86/Y                             |  ^   | I0/LD/CTRL/n2                          | NAND3X1 | 0.451 |   4.440 |    7.996 | 
     | I0/LD/CTRL/U85/A                             |  ^   | I0/LD/CTRL/n2                          | INVX1   | 0.003 |   4.443 |    8.000 | 
     | I0/LD/CTRL/U85/Y                             |  v   | I0/LD/CTRL/n63                         | INVX1   | 0.295 |   4.738 |    8.294 | 
     | I0/LD/CTRL/U79/A                             |  v   | I0/LD/CTRL/n63                         | NOR2X1  | 0.001 |   4.738 |    8.295 | 
     | I0/LD/CTRL/U79/Y                             |  ^   | I0/LD/read_done_int                    | NOR2X1  | 0.302 |   5.040 |    8.597 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15/B              |  ^   | I0/LD/read_done_int                    | NOR2X1  | 0.002 |   5.042 |    8.599 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2   | NOR2X1  | 0.453 |   5.495 |    9.051 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18/C         |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2   | NAND3X1 | 0.004 |   5.499 |    9.056 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18/Y         |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11     | NAND3X1 | 0.239 |   5.738 |    9.295 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17/A         |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11     | INVX1   | 0.001 |   5.739 |    9.295 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17/Y         |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10     | INVX1   | 0.266 |   6.005 |    9.562 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13/B         |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10     | NAND2X1 | 0.003 |   6.008 |    9.564 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13/Y         |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9      | NAND2X1 | 0.220 |   6.228 |    9.785 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12/A         |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9      | XNOR2X1 | 0.000 |   6.228 |    9.785 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12/Y         |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]  | XNOR2X1 | 0.533 |   6.762 |   10.318 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11/A         |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]  | XOR2X1  | 0.008 |   6.769 |   10.325 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11/Y         |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]  | XOR2X1  | 0.393 |   7.162 |   10.718 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U20/B              |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]  | XOR2X1  | 0.003 |   7.165 |   10.721 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U20/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2] | XOR2X1  | 0.372 |   7.537 |   11.093 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U19/B              |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2] | XOR2X1  | 0.003 |   7.540 |   11.096 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U19/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/n17          | XOR2X1  | 0.214 |   7.753 |   11.309 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/n17          | NAND2X1 | 0.001 |   7.754 |   11.310 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/n3           | NAND2X1 | 0.096 |   7.850 |   11.406 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17/B              |  v   | I0/LD/T_FIFO/IP_FIFO/URFC/n3           | NOR2X1  | 0.000 |   7.850 |   11.406 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/N3           | NOR2X1  | 0.110 |   7.960 |   11.517 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D |  ^   | I0/LD/T_FIFO/IP_FIFO/URFC/N3           | DFFSR   | 0.001 |   7.961 |   11.517 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                |      |      |        |       |  Time   |   Time   | 
     |------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                            |  ^   | clk  |        |       |   0.000 |   -3.556 | 
     | U5/YPAD                                        |  ^   | clk  | PADINC | 0.000 |   0.000 |   -3.556 | 
     | U5/DI                                          |  ^   | nclk | PADINC | 0.174 |   0.174 |   -3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/CLK |  ^   | nclk | DFFSR  | 1.623 |   1.797 |   -1.760 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[1][2]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.479
- Setup                         1.590
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.239
- Arrival Time                  6.668
= Slack Time                    3.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.571 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.571 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.005 |   3.577 |    7.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | NOR2X1   | 0.646 |   4.224 |    7.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | BUFX2    | 0.010 |   4.233 |    7.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | BUFX2    | 0.795 |   5.028 |    8.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/D               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | AOI22X1  | 0.061 |   5.089 |    8.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI22X1  | 0.205 |   5.294 |    8.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI21X1  | 0.001 |   5.295 |    8.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | AOI21X1  | 0.251 |   5.546 |    9.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | OR2X1    | 0.002 |   5.548 |    9.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | OR2X1    | 0.276 |   5.824 |    9.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | MUX2X1   | 0.001 |   5.825 |    9.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | MUX2X1   | 0.115 |   5.940 |    9.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/A     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | BUFX2    | 0.000 |   5.940 |    9.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/Y     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | BUFX2    | 0.524 |   6.465 |   10.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | MUX2X1   | 0.014 |   6.479 |   10.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139          | MUX2X1   | 0.189 |   6.668 |   10.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139          | DFFPOSX1 | 0.001 |   6.668 |   10.239 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.571 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.571 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]/CL |  ^   | nclk | DFFPOSX1 | 1.305 |   1.479 |   -2.092 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[3][2]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.497
- Setup                         1.594
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.253
- Arrival Time                  6.682
= Slack Time                    3.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.571 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.571 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.005 |   3.577 |    7.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | NOR2X1   | 0.646 |   4.224 |    7.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172          | BUFX2    | 0.010 |   4.233 |    7.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | BUFX2    | 0.795 |   5.028 |    8.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/D               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172 | AOI22X1  | 0.061 |   5.089 |    8.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91/Y               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI22X1  | 0.205 |   5.294 |    8.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77           | AOI21X1  | 0.001 |   5.295 |    8.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | AOI21X1  | 0.251 |   5.546 |    9.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/A               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81           | OR2X1    | 0.002 |   5.548 |    9.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | OR2X1    | 0.276 |   5.824 |    9.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22           | MUX2X1   | 0.001 |   5.825 |    9.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | MUX2X1   | 0.115 |   5.940 |    9.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/A     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181          | BUFX2    | 0.000 |   5.940 |    9.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC26_n181/Y     |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | BUFX2    | 0.524 |   6.465 |   10.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_n181 | MUX2X1   | 0.019 |   6.484 |   10.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123          | MUX2X1   | 0.197 |   6.681 |   10.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123          | DFFPOSX1 | 0.001 |   6.682 |   10.253 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.571 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.571 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/CL |  ^   | nclk | DFFPOSX1 | 1.324 |   1.497 |   -2.074 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[5][7]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.618
- Setup                         1.601
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.368
- Arrival Time                  6.708
= Slack Time                    3.659
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.659 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.659 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.011 |   4.964 |    8.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI22X1  | 0.290 |   5.254 |    8.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI21X1  | 0.001 |   5.255 |    8.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | AOI21X1  | 0.193 |   5.447 |    9.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | OR2X1    | 0.001 |   5.449 |    9.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | OR2X1    | 0.330 |   5.779 |    9.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | MUX2X1   | 0.002 |   5.780 |    9.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.661 |   6.441 |   10.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.015 |   6.456 |   10.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112          | MUX2X1   | 0.251 |   6.707 |   10.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112          | DFFPOSX1 | 0.001 |   6.708 |   10.368 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.659 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.659 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]/CL |  ^   | nclk | DFFPOSX1 | 1.444 |   1.618 |   -2.041 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[7][7]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.632
- Setup                         1.607
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.375
- Arrival Time                  6.693
= Slack Time                    3.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.682 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.682 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.011 |   4.964 |    8.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI22X1  | 0.290 |   5.254 |    8.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI21X1  | 0.001 |   5.255 |    8.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | AOI21X1  | 0.193 |   5.447 |    9.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | OR2X1    | 0.001 |   5.449 |    9.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | OR2X1    | 0.330 |   5.778 |    9.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | MUX2X1   | 0.002 |   5.780 |    9.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.661 |   6.441 |   10.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.010 |   6.451 |   10.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96           | MUX2X1   | 0.241 |   6.692 |   10.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96           | DFFPOSX1 | 0.001 |   6.693 |   10.375 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.682 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.682 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]/CL |  ^   | nclk | DFFPOSX1 | 1.458 |   1.632 |   -2.050 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[4][7]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.655
- Setup                         1.612
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.393
- Arrival Time                  6.679
= Slack Time                    3.714
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.714 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.714 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.011 |   4.964 |    8.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI22X1  | 0.290 |   5.254 |    8.968 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI21X1  | 0.001 |   5.255 |    8.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | AOI21X1  | 0.193 |   5.447 |    9.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | OR2X1    | 0.001 |   5.449 |    9.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | OR2X1    | 0.330 |   5.779 |    9.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | MUX2X1   | 0.002 |   5.780 |    9.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.661 |   6.441 |   10.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.005 |   6.447 |   10.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120          | MUX2X1   | 0.232 |   6.678 |   10.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120          | DFFPOSX1 | 0.001 |   6.679 |   10.393 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.714 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.714 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]/CL |  ^   | nclk | DFFPOSX1 | 1.481 |   1.655 |   -2.059 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_
reg[6][7]/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.703
- Setup                         1.608
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.446
- Arrival Time                  6.692
= Slack Time                    3.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |                                             |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                         |          |       |   0.000 |    3.754 | 
     | U5/YPAD                                           |  ^   | clk                                         | PADINC   | 0.000 |   0.000 |    3.754 | 
     | U5/DI                                             |  ^   | nclk                                        | PADINC   | 0.174 |   0.174 |    3.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/CLK        |  ^   | nclk                                        | DFFSR    | 1.532 |   1.706 |    5.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]/Q          |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | DFFSR    | 1.174 |   2.880 |    6.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/A              |  ^   | I0/LD/T_FIFO/IP_FIFO/waddr[2]               | INVX1    | 0.015 |   2.895 |    6.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | INVX1    | 0.677 |   3.572 |    7.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/A               |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211          | NOR2X1   | 0.007 |   3.579 |    7.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73/Y               |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | NOR2X1   | 0.547 |   4.126 |    7.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/A     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173          | BUFX2    | 0.008 |   4.134 |    7.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173/Y     |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | BUFX2    | 0.818 |   4.952 |    8.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173 | AOI22X1  | 0.011 |   4.964 |    8.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI22X1  | 0.290 |   5.254 |    9.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/A              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177          | AOI21X1  | 0.001 |   5.255 |    9.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | AOI21X1  | 0.193 |   5.447 |    9.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178          | OR2X1    | 0.001 |   5.449 |    9.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | OR2X1    | 0.330 |   5.778 |    9.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/B              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17           | MUX2X1   | 0.002 |   5.780 |    9.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265/Y              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.661 |   6.441 |   10.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263/B              |  v   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188          | MUX2X1   | 0.006 |   6.448 |   10.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263/Y              |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104          | MUX2X1   | 0.243 |   6.691 |   10.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D |  ^   | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104          | DFFPOSX1 | 0.001 |   6.692 |   10.446 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |      |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |          |       |   0.000 |   -3.754 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -3.754 | 
     | U5/DI                                              |  ^   | nclk | PADINC   | 0.174 |   0.174 |   -3.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/CL |  ^   | nclk | DFFPOSX1 | 1.529 |   1.703 |   -2.051 | 
     | K                                                  |      |      |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/CTRL/curr_state_reg[1]/CLK 
Endpoint:   I0/LD/CTRL/curr_state_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/curr_state_reg[2]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          0.273
- Setup                         0.357
+ Phase Shift                  10.400
- Uncertainty                   0.050
= Required Time                10.265
- Arrival Time                  6.448
= Slack Time                    3.818
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |           Net            |  Cell   | Delay | Arrival | Required | 
     |                                  |      |                          |         |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------+---------+-------+---------+----------| 
     | clk                              |  ^   | clk                      |         |       |   0.000 |    3.818 | 
     | U5/YPAD                          |  ^   | clk                      | PADINC  | 0.000 |   0.000 |    3.818 | 
     | U5/DI                            |  ^   | nclk                     | PADINC  | 0.174 |   0.174 |    3.992 | 
     | I0/LD/CTRL/curr_state_reg[2]/CLK |  ^   | nclk                     | DFFSR   | 1.605 |   1.779 |    5.597 | 
     | I0/LD/CTRL/curr_state_reg[2]/Q   |  ^   | I0/LD/CTRL/curr_state[2] | DFFSR   | 1.157 |   2.936 |    6.754 | 
     | I0/LD/CTRL/U88/A                 |  ^   | I0/LD/CTRL/curr_state[2] | INVX1   | 0.015 |   2.951 |    6.769 | 
     | I0/LD/CTRL/U88/Y                 |  v   | I0/LD/CTRL/n60           | INVX1   | 0.499 |   3.450 |    7.268 | 
     | I0/LD/CTRL/U75/A                 |  v   | I0/LD/CTRL/n60           | NOR2X1  | 0.004 |   3.454 |    7.272 | 
     | I0/LD/CTRL/U75/Y                 |  ^   | I0/LD/CTRL/n10           | NOR2X1  | 0.191 |   3.645 |    7.463 | 
     | I0/LD/CTRL/U74/A                 |  ^   | I0/LD/CTRL/n10           | INVX1   | 0.001 |   3.646 |    7.463 | 
     | I0/LD/CTRL/U74/Y                 |  v   | I0/LD/CTRL/n6            | INVX1   | 0.491 |   4.136 |    7.954 | 
     | I0/LD/CTRL/U55/A                 |  v   | I0/LD/CTRL/n6            | OAI21X1 | 0.007 |   4.143 |    7.961 | 
     | I0/LD/CTRL/U55/Y                 |  ^   | I0/LD/stop_int           | OAI21X1 | 0.404 |   4.547 |    8.364 | 
     | I0/LD/CTRL/U50/C                 |  ^   | I0/LD/stop_int           | AOI21X1 | 0.001 |   4.547 |    8.365 | 
     | I0/LD/CTRL/U50/Y                 |  v   | I0/LD/CTRL/n61           | AOI21X1 | 0.216 |   4.764 |    8.581 | 
     | I0/LD/CTRL/U49/C                 |  v   | I0/LD/CTRL/n61           | OAI21X1 | 0.001 |   4.764 |    8.582 | 
     | I0/LD/CTRL/U49/Y                 |  ^   | I0/LD/CTRL/n38           | OAI21X1 | 0.397 |   5.161 |    8.979 | 
     | I0/LD/CTRL/U45/A                 |  ^   | I0/LD/CTRL/n38           | OAI21X1 | 0.002 |   5.163 |    8.981 | 
     | I0/LD/CTRL/U45/Y                 |  v   | I0/LD/CTRL/n56           | OAI21X1 | 0.183 |   5.346 |    9.164 | 
     | I0/LD/CTRL/U44/C                 |  v   | I0/LD/CTRL/n56           | OAI21X1 | 0.002 |   5.348 |    9.166 | 
     | I0/LD/CTRL/U44/Y                 |  ^   | I0/LD/CTRL/n17           | OAI21X1 | 0.553 |   5.901 |    9.719 | 
     | I0/LD/CTRL/U23/S                 |  ^   | I0/LD/CTRL/n17           | MUX2X1  | 0.002 |   5.903 |    9.721 | 
     | I0/LD/CTRL/U23/Y                 |  v   | I0/LD/CTRL/n31           | MUX2X1  | 0.365 |   6.269 |   10.086 | 
     | I0/LD/CTRL/U20/A                 |  v   | I0/LD/CTRL/n31           | NAND2X1 | 0.001 |   6.270 |   10.088 | 
     | I0/LD/CTRL/U20/Y                 |  ^   | I0/LD/CTRL/n95           | NAND2X1 | 0.177 |   6.447 |   10.265 | 
     | I0/LD/CTRL/curr_state_reg[1]/D   |  ^   | I0/LD/CTRL/n95           | DFFSR   | 0.001 |   6.448 |   10.265 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                  |      |      |        |       |  Time   |   Time   | 
     |----------------------------------+------+------+--------+-------+---------+----------| 
     | clk                              |  ^   | clk  |        |       |   0.000 |   -3.818 | 
     | U5/YPAD                          |  ^   | clk  | PADINC | 0.000 |   0.000 |   -3.818 | 
     | U5/DI                            |  ^   | nclk | PADINC | 0.174 |   0.174 |   -3.644 | 
     | I0/LD/CTRL/curr_state_reg[1]/CLK |  ^   | nclk | DFFSR  | 0.099 |   0.273 |   -3.545 | 
     +--------------------------------------------------------------------------------------+ 

