$date
	Wed Jul 23 23:29:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 4 ! result [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 2 $ op [1:0] $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 2 ( op [1:0] $end
$var reg 4 ) result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 )
b0 (
b11 '
b101 &
b0 %
b0 $
b11 #
b101 "
b1000 !
$end
#10
b10 !
b10 )
b1 $
b1 (
b1 %
#20
b1 !
b1 )
b10 $
b10 (
b10 %
#30
b111 !
b111 )
b11 $
b11 (
b11 %
#40
b100 %
