library work;
use work.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity memory is
	port
		(
			mem_w, clk : in std_logic;
			addr, data : in std_logic_vector (15 downto 0);
			output : out std_logic_vector (15 downto 0)
		);
end entity;

architecture behv of memory is
	type mem is array(0 to 2**16 - 1) of std_logic_vector(15 downto 0);
	signal ram : mem;
	signal 
begin
	output <= ram(to_integer(unsigned(addr)));
	main : process(clk)
		if rising_edge(clk) and mem_w = '1' then
			ram(to_integer(unsigned(addr))) <= data;
		end if;
	end process;
end architecture;