{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654770924268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654770924268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 15:05:24 2022 " "Processing started: Thu Jun 09 15:05:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654770924268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654770924268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654770924268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1654770926399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../Codes/WB_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Generator " "Found entity 1: Val2_Generator" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Reg " "Found entity 1: Status_Reg" {  } { { "../Codes/Status_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926517 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(26) " "Verilog HDL information at SRAM_Controller.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654770926522 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(35) " "Verilog HDL information at SRAM_Controller.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654770926523 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(72) " "Verilog HDL warning at SRAM_Controller.v(72): extended using \"x\" or \"z\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654770926523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Codes/Register.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "../Codes/Mux4to1.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../Codes/Mux2to1.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../Codes/MEM_Stage_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "../Codes/InstMemory.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../Codes/IF_Stage_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../Codes/IF_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../Codes/ID_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit2 " "Found entity 1: Hazard_Detection_Unit2" {  } { { "../Codes/Hazard_Detection_Unit2.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Codes/Hazard_Detection_Unit.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../Codes/Fowarding_Unit.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../Codes/EXE_Stage_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Codes/ControlUnit.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../Codes/ConditionCheck.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache_Controller " "Found entity 1: Cache_Controller" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Cache.v(90) " "Verilog HDL warning at Cache.v(90): extended using \"x\" or \"z\"" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654770926631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/arm_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/arm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_cpu " "Found entity 1: ARM_cpu" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654770926649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654770926649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_cacheR Cache_Controller.v(27) " "Verilog HDL Implicit Net warning at Cache_Controller.v(27): created implicit net for \"write_cacheR\"" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654770926649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_cacheW Cache_Controller.v(28) " "Verilog HDL Implicit Net warning at Cache_Controller.v(28): created implicit net for \"write_cacheW\"" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654770926650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_cpu " "Elaborating entity \"ARM_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654770926771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage IF_Stage:if_stage " "Elaborating entity \"IF_Stage\" for hierarchy \"IF_Stage:if_stage\"" {  } { { "../Codes/ARM_cpu.v" "if_stage" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IF_Stage:if_stage\|Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"IF_Stage:if_stage\|Register:PC_reg\"" {  } { { "../Codes/IF_Stage.v" "PC_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 IF_Stage:if_stage\|Mux2to1:mux32b " "Elaborating entity \"Mux2to1\" for hierarchy \"IF_Stage:if_stage\|Mux2to1:mux32b\"" {  } { { "../Codes/IF_Stage.v" "mux32b" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory IF_Stage:if_stage\|InstMemory:InstMem " "Elaborating entity \"InstMemory\" for hierarchy \"IF_Stage:if_stage\|InstMemory:InstMem\"" {  } { { "../Codes/IF_Stage.v" "InstMem" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926857 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstMemory.v(8) " "Net \"mem.data_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654770926858 "|ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstMemory.v(8) " "Net \"mem.waddr_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654770926859 "|ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstMemory.v(8) " "Net \"mem.we_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654770926859 "|ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg IF_Stage_Reg:if_stage_reg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"IF_Stage_Reg:if_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "if_stage_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ID_Stage:id_stage " "Elaborating entity \"ID_Stage\" for hierarchy \"ID_Stage:id_stage\"" {  } { { "../Codes/ARM_cpu.v" "id_stage" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ID_Stage:id_stage\|Mux2to1:mux4b " "Elaborating entity \"Mux2to1\" for hierarchy \"ID_Stage:id_stage\|Mux2to1:mux4b\"" {  } { { "../Codes/ID_Stage.v" "mux4b" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ID_Stage:id_stage\|Mux2to1:mux9b " "Elaborating entity \"Mux2to1\" for hierarchy \"ID_Stage:id_stage\|Mux2to1:mux9b\"" {  } { { "../Codes/ID_Stage.v" "mux9b" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ID_Stage:id_stage\|ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ID_Stage:id_stage\|ControlUnit:control_unit\"" {  } { { "../Codes/ID_Stage.v" "control_unit" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ID_Stage:id_stage\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ID_Stage:id_stage\|ConditionCheck:condition_check\"" {  } { { "../Codes/ID_Stage.v" "condition_check" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_Stage:id_stage\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_Stage:id_stage\|RegisterFile:reg_file\"" {  } { { "../Codes/ID_Stage.v" "reg_file" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926892 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(20) " "Verilog HDL Always Construct warning at RegisterFile.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654770926900 "|ARM_cpu|ID_Stage:id_stage|RegisterFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit Hazard_Detection_Unit:hazard_unit1 " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"Hazard_Detection_Unit:hazard_unit1\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit1" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit2 Hazard_Detection_Unit2:hazard_unit2 " "Elaborating entity \"Hazard_Detection_Unit2\" for hierarchy \"Hazard_Detection_Unit2:hazard_unit2\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit2" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ID_Stage_Reg:id_stage_reg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ID_Stage_Reg:id_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "id_stage_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage EXE_Stage:exe_stage " "Elaborating entity \"EXE_Stage\" for hierarchy \"EXE_Stage:exe_stage\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_Stage:exe_stage\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"EXE_Stage:exe_stage\|ALU:alu_unit\"" {  } { { "../Codes/EXE_Stage.v" "alu_unit" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926929 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x1 ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"x1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926931 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x2 ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"x2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926931 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x3 ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"x3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926931 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x4 ALU.v(23) " "Verilog HDL Always Construct warning at ALU.v(23): variable \"x4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926932 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x5 ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): variable \"x5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926932 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x6 ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): variable \"x6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926932 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x7 ALU.v(26) " "Verilog HDL Always Construct warning at ALU.v(26): variable \"x7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926932 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x8 ALU.v(27) " "Verilog HDL Always Construct warning at ALU.v(27): variable \"x8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926932 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x9 ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): variable \"x9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926932 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2_Generator EXE_Stage:exe_stage\|Val2_Generator:val2_gen " "Elaborating entity \"Val2_Generator\" for hierarchy \"EXE_Stage:exe_stage\|Val2_Generator:val2_gen\"" {  } { { "../Codes/EXE_Stage.v" "val2_gen" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926935 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_wire Val2_Ganerator.v(30) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(30): variable \"rotate_wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926938 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(30) " "Verilog HDL assignment warning at Val2_Ganerator.v(30): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654770926938 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immd Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"immd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926938 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_im Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"rotate_im\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926938 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(34) " "Verilog HDL assignment warning at Val2_Ganerator.v(34): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654770926938 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val2 Val2_Ganerator.v(21) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(21): inferring latch(es) for variable \"val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654770926938 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[0\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[0\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926938 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[1\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[1\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[2\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[2\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[3\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[3\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[4\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[4\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[5\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[5\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[6\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[6\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[7\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[7\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[8\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[8\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[9\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[9\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[10\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[10\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[11\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[11\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[12\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[12\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[13\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[13\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926939 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[14\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[14\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[15\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[15\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[16\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[16\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[17\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[17\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[18\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[18\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[19\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[19\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[20\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[20\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[21\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[21\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[22\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[22\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[23\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[23\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[24\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[24\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[25\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[25\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[26\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[26\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[27\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[27\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926940 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[28\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[28\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926941 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[29\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[29\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926941 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[30\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[30\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926941 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[31\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[31\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926941 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 EXE_Stage:exe_stage\|Mux4to1:mux_rn " "Elaborating entity \"Mux4to1\" for hierarchy \"EXE_Stage:exe_stage\|Mux4to1:mux_rn\"" {  } { { "../Codes/EXE_Stage.v" "mux_rn" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg EXE_Stage_Reg:exe_stage_reg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"EXE_Stage_Reg:exe_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Reg Status_Reg:st_reg " "Elaborating entity \"Status_Reg\" for hierarchy \"Status_Reg:st_reg\"" {  } { { "../Codes/ARM_cpu.v" "st_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:forwarding_unit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:forwarding_unit\"" {  } { { "../Codes/ARM_cpu.v" "forwarding_unit" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:mux_wb_en " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:mux_wb_en\"" {  } { { "../Codes/ARM_cpu.v" "mux_wb_en" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:sram_controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:sram_controller\"" {  } { { "../Codes/ARM_cpu.v" "sram_controller" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926971 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(48) " "Verilog HDL Always Construct warning at SRAM_Controller.v(48): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926974 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(50) " "Verilog HDL Always Construct warning at SRAM_Controller.v(50): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926974 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(52) " "Verilog HDL Always Construct warning at SRAM_Controller.v(52): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926974 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(54) " "Verilog HDL Always Construct warning at SRAM_Controller.v(54): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926974 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(58) " "Verilog HDL Always Construct warning at SRAM_Controller.v(58): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926975 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(60) " "Verilog HDL Always Construct warning at SRAM_Controller.v(60): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654770926975 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_data0 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"low_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654770926975 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_data0 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"high_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654770926975 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_data1 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"low_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654770926975 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_data1 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"high_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654770926975 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[0\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926975 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[1\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926975 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[2\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926975 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[3\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[4\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[5\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[6\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[7\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[8\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[9\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[10\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[11\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[12\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[13\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926976 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[14\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[15\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[0\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[1\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[2\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[3\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[4\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[5\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[6\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[7\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[8\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[9\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[10\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926977 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[11\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[12\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[13\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[14\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[15\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[0\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[1\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[2\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[3\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[4\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[5\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[6\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[7\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926978 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[8\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[9\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[10\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[11\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[12\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[13\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[14\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[15\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[0\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[1\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[2\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[3\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926979 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[4\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[5\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[6\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[7\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[8\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[9\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[10\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[11\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[12\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[13\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[14\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[15\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654770926980 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache_Controller Cache_Controller:cache_ctrl " "Elaborating entity \"Cache_Controller\" for hierarchy \"Cache_Controller:cache_ctrl\"" {  } { { "../Codes/ARM_cpu.v" "cache_ctrl" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Cache_Controller.v(42) " "Verilog HDL assignment warning at Cache_Controller.v(42): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654770926988 "|ARM_cpu|Cache_Controller:cache_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache_Controller:cache_ctrl\|Cache:cache_mem " "Elaborating entity \"Cache\" for hierarchy \"Cache_Controller:cache_ctrl\|Cache:cache_mem\"" {  } { { "../Codes/Cache_Controller.v" "cache_mem" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770926992 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Cache.v(35) " "Verilog HDL Always Construct warning at Cache.v(35): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654770927025 "|ARM_cpu|Cache_Controller:cache_ctrl|Cache:cache_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage_Reg MEM_Stage_Reg:memory_stage_reg " "Elaborating entity \"MEM_Stage_Reg\" for hierarchy \"MEM_Stage_Reg:memory_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "memory_stage_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770927031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage WB_Stage:wb_stage " "Elaborating entity \"WB_Stage\" for hierarchy \"WB_Stage:wb_stage\"" {  } { { "../Codes/ARM_cpu.v" "wb_stage" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654770927038 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[43\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[43\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[42\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[42\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[41\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[41\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[40\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[40\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[39\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[39\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[38\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[38\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[37\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[37\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[36\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[36\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[35\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[35\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[34\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[34\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[33\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[33\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[32\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[32\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[31\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[30\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[29\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[28\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[27\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[26\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[25\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[24\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[23\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[22\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[21\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[20\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[19\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[18\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[17\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[16\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[15\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[14\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[13\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[12\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[11\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[10\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[9\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[8\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[7\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[6\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[5\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[4\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[3\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[2\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[1\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[0\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[44\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[44\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[45\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[45\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[46\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[46\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[47\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[47\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[48\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[48\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[49\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[49\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[50\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[50\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[51\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[51\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[52\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[52\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[53\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[53\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[54\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[54\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[55\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[55\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[56\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[56\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[57\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[57\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[58\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[58\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[59\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[59\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[60\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[60\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[61\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[61\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[62\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[62\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[63\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[63\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654770928288 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1654770928288 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0 " "Inferred RAM node \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654770933333 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1 " "Inferred RAM node \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654770933335 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0 " "Inferred RAM node \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654770933338 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0 " "Inferred RAM node \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654770933344 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1654770937398 ""}
