<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___peripheral__declaration" xml:lang="en-US">
<title>Peripheral_declaration</title>
<indexterm><primary>Peripheral_declaration</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b"/>#define <emphasis role="strong">TIM2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM2_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9"/>#define <emphasis role="strong">TIM3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM3_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec"/>#define <emphasis role="strong">TIM4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM4_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14"/>#define <emphasis role="strong">TIM5</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM5_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gac7b4ed55f9201b498b38c962cca97314"/>#define <emphasis role="strong">TIM6</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM6_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga49267c49946fd61db6af8b49bcf16394"/>#define <emphasis role="strong">TIM7</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM7_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga2397f8a0f8e7aa10cf8e8c049e431e53"/>#define <emphasis role="strong">TIM12</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM12_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga5a959a833074d59bf6cc7fb437c65b18"/>#define <emphasis role="strong">TIM13</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM13_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga2dd30f46fad69dd73e1d8941a43daffe"/>#define <emphasis role="strong">TIM14</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM14_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga5359a088f5d8b20ce74d920e46059304"/>#define <emphasis role="strong">RTC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link> *) RTC_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga9821fd01757986612ddb8982e2fe27f1"/>#define <emphasis role="strong">WWDG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link> *) WWDG_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gad16b79dd94ee85d261d08a8ee94187e7"/>#define <emphasis role="strong">IWDG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link> *) IWDG_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga9efe6de71871a01dd38abcb229f30c02"/>#define <emphasis role="strong">I2S2ext</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) I2S2ext_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gaf2c3d8ce359dcfbb2261e07ed42af72b"/>#define <emphasis role="strong">SPI2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI2_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gab2339cbf25502bf562b19208b1b257fc"/>#define <emphasis role="strong">SPI3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI3_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga15b3a03302ed53911099c5216da0b1cf"/>#define <emphasis role="strong">I2S3ext</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) I2S3ext_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gaf114a9eab03ca08a6fb720e511595930"/>#define <emphasis role="strong">USART2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART2_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga2350115553c1fe0a7bc14e6a7ec6a225"/>#define <emphasis role="strong">USART3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART3_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga7c035f6f443c999fc043b2b7fb598800"/>#define <emphasis role="strong">UART4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) UART4_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga9274e37cf5e8a174fc5dd627b98ec0fe"/>#define <emphasis role="strong">UART5</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) UART5_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gab45d257574da6fe1f091cc45b7eda6cc"/>#define <emphasis role="strong">I2C1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C1_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gafa60ac20c1921ef1002083bb3e1f5d16"/>#define <emphasis role="strong">I2C2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C2_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga1489b37ed2bca9d9c659119590583bda"/>#define <emphasis role="strong">I2C3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C3_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga4964ecb6a5c689aaf8ee2832b8093aac"/>#define <emphasis role="strong">CAN1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) CAN1_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gac5e4c86ed487dc91418b156e24808033"/>#define <emphasis role="strong">CAN2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) CAN2_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e"/>#define <emphasis role="strong">PWR</emphasis>&#160;&#160;&#160;((<link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link> *) PWR_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga4aa2a4ab86ce00c23035e5cee2e7fc7e"/>#define <emphasis role="strong">DAC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_a_c___type_def">DAC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb"/>#define <emphasis role="strong">TIM1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM1_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e"/>#define <emphasis role="strong">TIM8</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM8_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga92871691058ff7ccffd7635930cb08da"/>#define <emphasis role="strong">USART1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART1_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga2dab39a19ce3dd05fe360dcbb7b5dc84"/>#define <emphasis role="strong">USART6</emphasis>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART6_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga54d148b91f3d356713f7e367a2243bea"/>#define <emphasis role="strong">ADC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link> *) ADC_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga90d2d5c526ce5c0a551f533eccbee71a"/>#define <emphasis role="strong">ADC1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC1_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gac5503ae96c26b4475226f96715a1bf1e"/>#define <emphasis role="strong">ADC2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC2_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gae917784606daf6b04c9b7b96b40c2f74"/>#define <emphasis role="strong">ADC3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC3_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga8149aa2760fffac16bc75216d5fd9331"/>#define <emphasis role="strong">SDIO</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link> *) SDIO_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gad483be344a28ac800be8f03654a9612f"/>#define <emphasis role="strong">SPI1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI1_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga3c833fe1c486cb62250ccbca32899cb8"/>#define <emphasis role="strong">SYSCFG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link> *) SYSCFG_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac"/>#define <emphasis role="strong">EXTI</emphasis>&#160;&#160;&#160;((<link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link> *) EXTI_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gaf52b4b4c36110a0addfa98059f54a50e"/>#define <emphasis role="strong">TIM9</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM9_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga46b2ad3f5f506f0f8df0d2ec3e767267"/>#define <emphasis role="strong">TIM10</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM10_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gacfd11ef966c7165f57e2cebe0abc71ad"/>#define <emphasis role="strong">TIM11</emphasis>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gac485358099728ddae050db37924dd6b7"/>#define <emphasis role="strong">GPIOA</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOA_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga68b66ac73be4c836db878a42e1fea3cd"/>#define <emphasis role="strong">GPIOB</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOB_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08"/>#define <emphasis role="strong">GPIOC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOC_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac"/>#define <emphasis role="strong">GPIOD</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOD_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763"/>#define <emphasis role="strong">GPIOE</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOE_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d"/>#define <emphasis role="strong">GPIOF</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOF_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414"/>#define <emphasis role="strong">GPIOG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOG_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285"/>#define <emphasis role="strong">GPIOH</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOH_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade"/>#define <emphasis role="strong">GPIOI</emphasis>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOI_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga4381bb54c2dbc34500521165aa7b89b1"/>#define <emphasis role="strong">CRC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link> *) CRC_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4"/>#define <emphasis role="strong">RCC</emphasis>&#160;&#160;&#160;((<link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link> *) RCC_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b"/>#define <emphasis role="strong">FLASH</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link> *) FLASH_R_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9"/>#define <emphasis role="strong">DMA1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) DMA1_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga61247dd5d594289c404dd8774202dfd8"/>#define <emphasis role="strong">DMA1_Stream0</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream0_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gaf7d82f110f19982d483eebc465d222b2"/>#define <emphasis role="strong">DMA1_Stream1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream1_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gad0e2140b8eeec3594035f1a7bf2a7250"/>#define <emphasis role="strong">DMA1_Stream2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream2_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga96ac1af7a92469fe86a9fbdec091f25d"/>#define <emphasis role="strong">DMA1_Stream3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream3_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga87df45f4b82e0b3a8c1b17f1a77aecdb"/>#define <emphasis role="strong">DMA1_Stream4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream4_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gac3abc20f80e25c19b02104ad34eae652"/>#define <emphasis role="strong">DMA1_Stream5</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream5_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gac95127480470900755953f1cfe68567d"/>#define <emphasis role="strong">DMA1_Stream6</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream6_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"/>#define <emphasis role="strong">DMA1_Stream7</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream7_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d"/>#define <emphasis role="strong">DMA2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) DMA2_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga3a2efe5fd7a7a79be3b08a1670bbd016"/>#define <emphasis role="strong">DMA2_Stream0</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream0_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gae96f15d34d3c41c16fce69bc2878151a"/>#define <emphasis role="strong">DMA2_Stream1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream1_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga71bb410664b861ff0520f08976e24ee1"/>#define <emphasis role="strong">DMA2_Stream2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream2_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gaa6ead6a5ca6b8df70b5505aaeec6fd2e"/>#define <emphasis role="strong">DMA2_Stream3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream3_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gae32674772021620800275dd3b6d62c2f"/>#define <emphasis role="strong">DMA2_Stream4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream4_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gac40f58718761251875b5a897287efd83"/>#define <emphasis role="strong">DMA2_Stream5</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream5_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga11a00b283e0911cd427e277e5a314ccc"/>#define <emphasis role="strong">DMA2_Stream6</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream6_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gacc135dbca0eca67d5aa0abc555f053ce"/>#define <emphasis role="strong">DMA2_Stream7</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream7_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga3a3f60de4318afbd0b3318e7a416aadc"/>#define <emphasis role="strong">ETH</emphasis>&#160;&#160;&#160;((<link linkend="_struct_e_t_h___type_def">ETH_TypeDef</link> *) ETH_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga049d9f61cb078d642e68f3c22bb6d90c"/>#define <emphasis role="strong">DCMI</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_c_m_i___type_def">DCMI_TypeDef</link> *) DCMI_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gaf8c417168aefe66429b5f1b6adc9effa"/>#define <emphasis role="strong">CRYP</emphasis>&#160;&#160;&#160;((<link linkend="_struct_c_r_y_p___type_def">CRYP_TypeDef</link> *) CRYP_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga7172fe24d1ffc31d15b20a77ea9f34dd"/>#define <emphasis role="strong">HASH</emphasis>&#160;&#160;&#160;((<link linkend="_struct_h_a_s_h___type_def">HASH_TypeDef</link> *) HASH_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga5b0885b8b55bbc13691092b704d9309f"/>#define <emphasis role="strong">RNG</emphasis>&#160;&#160;&#160;((<link linkend="_struct_r_n_g___type_def">RNG_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c">RNG_BASE</link>)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga2a759bad07fe730c99f9e1490e646220"/>#define <emphasis role="strong">FSMC_Bank1</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank1___type_def">FSMC_Bank1_TypeDef</link> *) FSMC_Bank1_R_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga422986101f42a8811ae89ac69deb2759"/>#define <emphasis role="strong">FSMC_Bank1E</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank1_e___type_def">FSMC_Bank1E_TypeDef</link> *) FSMC_Bank1E_R_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1gabb3dfb5e88694aa2983ecabd33a55e0a"/>#define <emphasis role="strong">FSMC_Bank2</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank2___type_def">FSMC_Bank2_TypeDef</link> *) FSMC_Bank2_R_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga411eedc00b5b2b22b494004d4f41b736"/>#define <emphasis role="strong">FSMC_Bank3</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank3___type_def">FSMC_Bank3_TypeDef</link> *) FSMC_Bank3_R_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga5aa00e4ac522693c6a21bc23ef5a96df"/>#define <emphasis role="strong">FSMC_Bank4</emphasis>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank4___type_def">FSMC_Bank4_TypeDef</link> *) FSMC_Bank4_R_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__declaration_1ga92ec6d9ec2251fda7d4ce09748cd74b4"/>#define <emphasis role="strong">DBGMCU</emphasis>&#160;&#160;&#160;((<link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link> *) DBGMCU_BASE)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
</section>
