vhdl fifo_generator_v13_2_8  \
"../../../../../../FSRCNN-accelerater-main/design_1/ipshared/c97d/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_99M_0/sim/design_1_rst_ps8_0_99M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../../../FSRCNN-accelerater-main/design_1/ip/design_1_AxiMappingLayer_0_0/src/dsp_macro_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_utils_v3_0_10  \
"../../../../../../FSRCNN-accelerater-main/design_1/ip/design_1_AxiMappingLayer_0_0/src/dsp_macro_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../../../FSRCNN-accelerater-main/design_1/ip/design_1_AxiMappingLayer_0_0/src/dsp_macro_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl dsp_macro_v1_0_3  \
"../../../../../../FSRCNN-accelerater-main/design_1/ip/design_1_AxiMappingLayer_0_0/src/dsp_macro_0/hdl/dsp_macro_v1_0_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_AxiMappingLayer_0_0/src/dsp_macro_0/sim/dsp_macro_0.vhd" \
"../../../bd/design_1/ip/design_1_AxiMappingLayer_0_0/src/dsp_Requant/sim/dsp_Requant.vhd" \
"../../../bd/design_1/ip/design_1_Expanding_Layer_0_0/Expanding_Layer.srcs/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" \

# Do not sort compile order
nosort
