<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>About Verilog Blocking Assignments</title><link rel="Prev" href="inferring_rom.htm" title="Previous" /><link rel="Next" href="srceditor.05.18.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/srceditor.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="ppftfspFIQy94202uLuKJxg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/blocking_assignments.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1093794">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="hdl_design_entry.htm#1093794">HDL Design Entry</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="LSE_coding_tips.htm#1093794">Coding Tips for Lattice Synthesis Engine (LSE)</a> &gt; About Verilog Blocking Assignments</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1093794" class="Heading3"><span></span>About Verilog Blocking Assignments</h4><p id="ww1093795" class="BodyAfterHead"><span></span>LSE support for Verilog blocking assignments to inferred RAM and ROM, such as “ram[(addr)]&nbsp;=&nbsp;data;,” is limited to a single such assignment. Multiple blocking assignments, such as you might use for true dual-port RAM (see <span class="Hyperlink"><a href="../../User%20Guides/Design%20Entry/blocking_assignments.htm#ww1093805" title="About Verilog Blocking Assignments">this figure</a></span>), or a mix of blocking and non-blocking assignments are not supported. Instead, use non-blocking assignments (&lt;=). See <span class="Hyperlink"><a href="../../User%20Guides/Design%20Entry/blocking_assignments.htm#ww1093835" title="About Verilog Blocking Assignments">this figure</a></span>. </p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1093805" class="FigureTitle">Example of RAM with Multiple Blocking Assignments (Wrong)</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1093818" class="Code">always @(posedge clka)</pre><pre id="ww1093819" class="Code">begin</pre><pre id="ww1093820" class="Code">&nbsp;&nbsp;if (write_ena) </pre><pre id="ww1093821" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;ram[addra] = dina; // Blocking assignment A</pre><pre id="ww1093822" class="Code">&nbsp;&nbsp;douta = ram[addra];</pre><pre id="ww1093823" class="Code">end</pre><pre id="ww1093824" class="Code">always @(posedge clkb)</pre><pre id="ww1093825" class="Code">begin</pre><pre id="ww1093826" class="Code">&nbsp;&nbsp;if (write_enb) </pre><pre id="ww1093827" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;ram[addrb] = dinb; // Blocking assignment B</pre><pre id="ww1093828" class="Code">&nbsp;&nbsp;doutb = ram[addrb];</pre><pre id="ww1093829" class="Code">end</pre></td></tr></table></div><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1093835" class="FigureTitle">Example Rewritten with Non-blocking Assignments (Right)</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1093848" class="Code">always @(posedge clka)</pre><pre id="ww1093849" class="Code">begin</pre><pre id="ww1093850" class="Code">&nbsp;&nbsp;if (write_ena) </pre><pre id="ww1093851" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;ram[addra] <span style="font-weight: bold">&lt;=</span> dina;</pre><pre id="ww1093852" class="Code">&nbsp;&nbsp;douta <span style="font-weight: bold">&lt;=</span> ram[addra];</pre><pre id="ww1093853" class="Code">end</pre><pre id="ww1093854" class="Code">always @(posedge clkb)</pre><pre id="ww1093855" class="Code">begin</pre><pre id="ww1093856" class="Code">&nbsp;&nbsp;if (write_enb) </pre><pre id="ww1093857" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;ram[addrb] <span style="font-weight: bold">&lt;=</span> dinb;</pre><pre id="ww1093858" class="Code">&nbsp;&nbsp;doutb <span style="font-weight: bold">&lt;=</span> ram[addrb];</pre><pre id="ww1093859" class="Code">end</pre></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>